// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/25/2020 03:35:28"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module my8051 (
	clk,
	rst,
	p0);
input 	clk;
input 	rst;
output 	[7:0] p0;

// Design Ports Information
// p0[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p0[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("my8051_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \core|Mult0|auto_generated|mac_out2~0 ;
wire \core|Mult0|auto_generated|mac_out2~1 ;
wire \p0[0]~output_o ;
wire \p0[1]~output_o ;
wire \p0[2]~output_o ;
wire \p0[3]~output_o ;
wire \p0[4]~output_o ;
wire \p0[5]~output_o ;
wire \p0[6]~output_o ;
wire \p0[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \core|pc_add1[0]~1 ;
wire \core|pc_add1[1]~3 ;
wire \core|pc_add1[2]~5 ;
wire \core|pc_add1[3]~7 ;
wire \core|pc_add1[4]~8_combout ;
wire \rst~input_o ;
wire \core|length3~0_combout ;
wire \core|pc_add1[4]~9 ;
wire \core|pc_add1[5]~11 ;
wire \core|pc_add1[6]~12_combout ;
wire \core|Add24~1 ;
wire \core|Add24~2_combout ;
wire \core|Equal78~0_combout ;
wire \core|pipeline0_cmd[6]~1_combout ;
wire \core|pipeline0_cmd[0]~0_combout ;
wire \core|pipeline0_cmd[1]~5_combout ;
wire \core|Equal177~0_combout ;
wire \core|Equal176~8_combout ;
wire \core|pipeline1_cmd[4]~0_combout ;
wire \core|Equal92~0_combout ;
wire \core|pipeline1_cmd[5]~1_combout ;
wire \core|xdata_rd_en~0_combout ;
wire \core|xdata_rd_en~1_combout ;
wire \core|pipeline1_cmd[6]~3_combout ;
wire \core|pipeline1_cmd[7]~2_combout ;
wire \core|Equal233~1_combout ;
wire \core|always6~49_combout ;
wire \core|always14~2_combout ;
wire \core|Equal277~54_combout ;
wire \core|xdata_wr_en~0_combout ;
wire \core|Add24~13 ;
wire \core|Add24~14_combout ;
wire \core|dp[7]~15_combout ;
wire \core|Equal277~56_combout ;
wire \core|pipeline1_cmd[0]~5_combout ;
wire \core|always16~5_combout ;
wire \core|always16~6_combout ;
wire \core|Equal205~0_combout ;
wire \core|Equal89~9_combout ;
wire \core|Equal98~0_combout ;
wire \core|Equal250~2_combout ;
wire \core|pipeline2_cmd[5]~7_combout ;
wire \core|Equal211~2_combout ;
wire \core|pipeline2_cmd[7]~6_combout ;
wire \core|Equal88~0_combout ;
wire \core|Equal88~2_combout ;
wire \core|Equal249~0_combout ;
wire \core|Equal248~0_combout ;
wire \core|wr_acc~12_combout ;
wire \core|Equal206~0_combout ;
wire \core|Equal252~8_combout ;
wire \core|Equal95~0_combout ;
wire \core|Equal89~8_combout ;
wire \core|always16~2_combout ;
wire \core|always16~3_combout ;
wire \core|pipeline1_cmd[3]~4_combout ;
wire \core|Equal244~0_combout ;
wire \core|pipeline2_cmd[4]~0_combout ;
wire \core|pipeline2_cmd[6]~5_combout ;
wire \core|Equal82~2_combout ;
wire \core|Equal223~2_combout ;
wire \core|add_c~0_combout ;
wire \core|always16~4_combout ;
wire \core|add_b[7]~0_combout ;
wire \core|Equal277~39_combout ;
wire \core|Equal277~85_combout ;
wire \core|wr_acc~21_combout ;
wire \core|wr_acc~13_combout ;
wire \core|always15~1_combout ;
wire \core|Equal205~1_combout ;
wire \core|Equal277~57_combout ;
wire \core|Equal277~65_combout ;
wire \core|always15~0_combout ;
wire \core|always15~2_combout ;
wire \core|Equal277~81_combout ;
wire \core|Equal277~74_combout ;
wire \core|Equal92~1_combout ;
wire \core|Equal277~72_combout ;
wire \core|Equal277~73_combout ;
wire \core|pc_add1[0]~0_combout ;
wire \core|Equal94~3_combout ;
wire \core|Equal94~12_combout ;
wire \core|Equal82~0_combout ;
wire \core|Equal83~8_combout ;
wire \core|Equal84~2_combout ;
wire \core|Equal238~0_combout ;
wire \core|Equal238~1_combout ;
wire \core|Equal220~0_combout ;
wire \core|Equal93~1_combout ;
wire \core|ram_wr_data_bit_operate~0_combout ;
wire \core|ram_wr_data_bit_operate~1_combout ;
wire \core|ram_wr_data_bit_operate~2_combout ;
wire \core|Equal213~0_combout ;
wire \core|Equal225~0_combout ;
wire \core|Equal212~3_combout ;
wire \core|always12~6_combout ;
wire \core|Equal218~0_combout ;
wire \core|Equal88~1_combout ;
wire \core|Equal223~3_combout ;
wire \core|Equal228~0_combout ;
wire \core|Equal277~55_combout ;
wire \core|Equal210~0_combout ;
wire \core|always11~2_combout ;
wire \core|always11~12_combout ;
wire \core|Equal226~8_combout ;
wire \core|pipeline2_cmd[1]~4_combout ;
wire \core|Equal235~0_combout ;
wire \core|data_wr_en_buf~3_combout ;
wire \core|always12~4_combout ;
wire \core|ram_wr_data_buf~24_combout ;
wire \core|ram_wr_data_buf~32_combout ;
wire \core|Equal205~2_combout ;
wire \core|pipeline2_cmd[2]~3_combout ;
wire \core|Equal215~3_combout ;
wire \core|Equal221~0_combout ;
wire \core|always18~0_combout ;
wire \core|always18~2_combout ;
wire \core|Equal92~2_combout ;
wire \core|rom_code_rel~2_combout ;
wire \core|Equal222~0_combout ;
wire \core|data_wr_en_buf~4_combout ;
wire \core|always18~1_combout ;
wire \core|Add4~0_combout ;
wire \core|Add4~1_combout ;
wire \core|sub_flag~0_combout ;
wire \core|Add4~2_combout ;
wire \core|Add4~3_combout ;
wire \core|add_a[0]~0_combout ;
wire \core|Equal209~0_combout ;
wire \core|Equal207~1_combout ;
wire \core|data_wr_en_buf~1_combout ;
wire \core|always11~9_combout ;
wire \core|always11~10_combout ;
wire \core|ram_wr_addr_buf[6]~27_combout ;
wire \core|Equal277~84_combout ;
wire \core|ram_wr_addr_buf[1]~46_combout ;
wire \core|always11~3_combout ;
wire \core|pipeline1_cmd[2]~6_combout ;
wire \core|pipeline1_cmd[1]~7_combout ;
wire \core|Equal139~0_combout ;
wire \core|Equal231~0_combout ;
wire \core|Equal232~0_combout ;
wire \core|always11~4_combout ;
wire \core|ram_wr_addr_buf[1]~47_combout ;
wire \core|Equal277~61_combout ;
wire \core|always6~62_combout ;
wire \core|pipeline2_cmd[3]~2_combout ;
wire \core|Equal240~0_combout ;
wire \core|Equal95~1_combout ;
wire \core|always12~7_combout ;
wire \core|always24~0_combout ;
wire \core|always24~2_combout ;
wire \core|sp[0]~11_combout ;
wire \core|pipeline2_cmd[0]~1_combout ;
wire \core|Equal212~2_combout ;
wire \core|Equal215~2_combout ;
wire \core|Equal212~4_combout ;
wire \core|always12~0_combout ;
wire \core|Equal82~1_combout ;
wire \core|Equal216~0_combout ;
wire \core|Equal213~1_combout ;
wire \core|always12~1_combout ;
wire \core|Equal217~0_combout ;
wire \core|Equal217~1_combout ;
wire \core|data_wr_en_buf~0_combout ;
wire \core|always11~7_combout ;
wire \core|data_wr_en_buf~5_combout ;
wire \core|always11~8_combout ;
wire \core|ram_wr_addr_buf[2]~50_combout ;
wire \core|Equal224~0_combout ;
wire \core|always11~5_combout ;
wire \core|always11~6_combout ;
wire \core|ram_wr_addr_buf[1]~41_combout ;
wire \core|ram_wr_addr_buf[1]~42_combout ;
wire \core|ram_wr_addr_buf[0]~64_combout ;
wire \core|sp_add1[0]~0_combout ;
wire \core|ram_wr_addr_buf[0]~63_combout ;
wire \core|ram_wr_addr_buf[1]~43_combout ;
wire \core|ram_wr_addr_buf[0]~65_combout ;
wire \core|ram_wr_addr_buf[0]~66_combout ;
wire \core|ram_wr_addr_buf[0]~67_combout ;
wire \core|ram_wr_addr_buf[0]~68_combout ;
wire \core|ram_wr_addr_buf[0]~69_combout ;
wire \core|Equal277~71_combout ;
wire \core|acc[4]~39_combout ;
wire \core|da_high~2_combout ;
wire \core|ram_wr_data_buf~98_combout ;
wire \core|Equal277~80_combout ;
wire \core|add_a[3]~3_combout ;
wire \core|Add4~18_combout ;
wire \core|Add4~19_combout ;
wire \core|Add4~20_combout ;
wire \core|Add4~13_combout ;
wire \core|WideXor0~0_combout ;
wire \core|always6~59_combout ;
wire \core|always6~60_combout ;
wire \core|always6~58_combout ;
wire \core|pipeline0_cmd[3]~4_combout ;
wire \core|pipeline0_cmd[2]~6_combout ;
wire \core|data_rd_en_buf~8_combout ;
wire \core|always6~17_combout ;
wire \core|always6~16_combout ;
wire \core|always6~13_combout ;
wire \core|always6~63_combout ;
wire \core|pipeline0_cmd[5]~3_combout ;
wire \core|pipeline0_cmd[4]~2_combout ;
wire \core|Equal79~0_combout ;
wire \core|Equal79~1_combout ;
wire \core|Equal178~0_combout ;
wire \core|ram_rd_addr_buf[1]~25_combout ;
wire \core|ram_rd_addr_buf[5]~78_combout ;
wire \core|Equal277~67_combout ;
wire \core|Equal277~82_combout ;
wire \core|acc~113_combout ;
wire \core|always6~55_combout ;
wire \core|always6~56_combout ;
wire \core|always6~68_combout ;
wire \core|always6~69_combout ;
wire \core|always6~64_combout ;
wire \core|acc~21_combout ;
wire \core|always6~61_combout ;
wire \core|always6~50_combout ;
wire \core|always6~51_combout ;
wire \core|always6~52_combout ;
wire \core|Equal277~58_combout ;
wire \core|always6~53_combout ;
wire \core|always6~54_combout ;
wire \core|always6~57_combout ;
wire \core|always6~66_combout ;
wire \core|always6~67_combout ;
wire \core|always6~65_combout ;
wire \core|ram_rd_addr_buf[5]~26_combout ;
wire \core|use_sp~0_combout ;
wire \core|ram_rd_addr_buf[5]~28_combout ;
wire \core|sp[1]~16 ;
wire \core|sp[2]~17_combout ;
wire \core|Equal97~0_combout ;
wire \core|sp[1]~10_combout ;
wire \core|sp[1]~29_combout ;
wire \core|sp[1]~13_combout ;
wire \core|sp[7]~14_combout ;
wire \core|sp[2]~18 ;
wire \core|sp[3]~19_combout ;
wire \core|sp[3]~20 ;
wire \core|sp[4]~21_combout ;
wire \core|same_byte[4]~feeder_combout ;
wire \core|ram_rd_addr_buf[1]~80_combout ;
wire \core|ram_rd_addr_buf~39_combout ;
wire \core|ram_rd_addr_buf[6]~20_combout ;
wire \core|Add25~0_combout ;
wire \core|ram_rd_addr_buf~40_combout ;
wire \core|ram_rd_addr_buf~41_combout ;
wire \core|ram_rd_addr_buf~42_combout ;
wire \core|ram_rd_addr_buf~43_combout ;
wire \core|ram_rd_addr_buf~79_combout ;
wire \core|ram_rd_addr_buf[0]~44_combout ;
wire \core|ram_rd_addr_buf[0]~75_combout ;
wire \core|psw_f0~0_combout ;
wire \core|psw_rs1~q ;
wire \core|ram_rd_addr_buf[3]~65_combout ;
wire \core|data_rd_en_buf~9_combout ;
wire \core|Add25~1 ;
wire \core|Add25~3 ;
wire \core|Add25~5 ;
wire \core|Add25~7 ;
wire \core|Add25~8_combout ;
wire \core|ram_rd_addr_buf~19_combout ;
wire \core|ram_rd_addr_buf~60_combout ;
wire \core|ram_rd_addr_buf~61_combout ;
wire \core|ram_rd_addr_buf~62_combout ;
wire \core|ram_rd_addr_buf~63_combout ;
wire \core|ram_rd_addr_buf~64_combout ;
wire \core|ram_rd_addr_buf[4]~66_combout ;
wire \core|ram_rd_addr_buf[5]~27_combout ;
wire \core|sp[5]~24 ;
wire \core|sp[6]~25_combout ;
wire \core|Add25~9 ;
wire \core|Add25~11 ;
wire \core|Add25~12_combout ;
wire \core|ram_rd_addr_buf[6]~29_combout ;
wire \core|ram_rd_addr_buf[6]~30_combout ;
wire \core|ram_rd_addr_buf[6]~31_combout ;
wire \core|ram_rd_addr_buf[6]~32_combout ;
wire \core|ram_rd_addr_buf[6]~33_combout ;
wire \core|always10~4_combout ;
wire \core|ram_rd_addr_buf[1]~45_combout ;
wire \core|Add25~4_combout ;
wire \core|ram_rd_addr_buf[2]~54_combout ;
wire \core|ram_rd_addr_buf[1]~47_combout ;
wire \core|ram_rd_addr_buf[1]~48_combout ;
wire \core|ram_rd_addr_buf[2]~55_combout ;
wire \core|ram_rd_addr_buf[2]~56_combout ;
wire \core|ram_rd_addr_buf[2]~57_combout ;
wire \core|ram_rd_addr_buf[2]~58_combout ;
wire \core|ram_rd_addr_buf[2]~59_combout ;
wire \core|psw_rs0~q ;
wire \core|ram_rd_addr_buf[3]~67_combout ;
wire \core|Add25~6_combout ;
wire \core|ram_rd_addr_buf[3]~68_combout ;
wire \core|ram_rd_addr_buf[3]~69_combout ;
wire \core|ram_rd_addr_buf[3]~70_combout ;
wire \core|ram_rd_addr_buf[3]~71_combout ;
wire \core|ram_rd_addr_buf[3]~72_combout ;
wire \core|ram_rd_addr_buf[3]~73_combout ;
wire \core|ram_rd_addr_buf[7]~18_combout ;
wire \core|ram_rd_addr_buf[7]~81_combout ;
wire \core|ram_rd_addr_buf[7]~76_combout ;
wire \core|sp[6]~26 ;
wire \core|sp[7]~27_combout ;
wire \core|Add25~13 ;
wire \core|Add25~14_combout ;
wire \core|ram_rd_addr_buf~77_combout ;
wire \core|ram_rd_addr_buf[7]~21_combout ;
wire \core|ram_rd_addr_buf[7]~22_combout ;
wire \core|ram_rd_addr_buf[7]~23_combout ;
wire \core|ram_rd_addr_buf[7]~24_combout ;
wire \core|data_rd_en_buf~10_combout ;
wire \core|data_rd_en_buf~15_combout ;
wire \core|data_rd_en_buf~12_combout ;
wire \core|data_rd_en_buf~11_combout ;
wire \core|data_rd_en_buf~13_combout ;
wire \core|data_rd_en_buf~14_combout ;
wire \core|always11~11_combout ;
wire \core|ram_wr_addr_buf[2]~39_combout ;
wire \core|sp_add1[0]~1 ;
wire \core|sp_add1[1]~3 ;
wire \core|sp_add1[2]~4_combout ;
wire \core|ram_wr_addr_buf[2]~40_combout ;
wire \core|ram_wr_addr_buf[2]~44_combout ;
wire \core|ram_wr_addr_buf[2]~45_combout ;
wire \core|ram_wr_addr_buf[2]~48_combout ;
wire \core|ram_wr_addr_buf[2]~49_combout ;
wire \core|ram_wr_addr_buf[2]~51_combout ;
wire \core|ram_wr_addr_buf~29_combout ;
wire \core|ram_wr_addr_buf~30_combout ;
wire \core|ram_wr_addr_buf~31_combout ;
wire \core|sp_add1[2]~5 ;
wire \core|sp_add1[3]~6_combout ;
wire \core|ram_wr_addr_buf~32_combout ;
wire \core|ram_wr_addr_buf~33_combout ;
wire \core|ram_wr_addr_buf~34_combout ;
wire \core|ram_wr_addr_buf~35_combout ;
wire \core|ram_wr_addr_buf[3]~36_combout ;
wire \core|ram_wr_addr_buf[3]~37_combout ;
wire \core|ram_wr_addr_buf[3]~38_combout ;
wire \core|ram_wr_addr_buf[7]~7_combout ;
wire \core|ram_wr_addr_buf[7]~84_combout ;
wire \core|sp_add1[3]~7 ;
wire \core|sp_add1[4]~9 ;
wire \core|sp_add1[5]~11 ;
wire \core|sp_add1[6]~13 ;
wire \core|sp_add1[7]~14_combout ;
wire \core|ram_wr_addr_buf~10_combout ;
wire \core|ram_wr_addr_buf~11_combout ;
wire \core|ram_wr_addr_buf~12_combout ;
wire \core|ram_wr_addr_buf~13_combout ;
wire \core|ram_wr_addr_buf~14_combout ;
wire \core|ram_wr_addr_buf[7]~15_combout ;
wire \core|ram_wr_addr_buf[7]~16_combout ;
wire \core|Equal202~0_combout ;
wire \core|Equal200~3_combout ;
wire \core|data_wr_en~0_combout ;
wire \core|ram_wr_addr_buf[10]~21_combout ;
wire \core|ram_wr_addr_buf[6]~22_combout ;
wire \core|ram_wr_addr_buf[6]~24_combout ;
wire \core|ram_wr_addr_buf[6]~18_combout ;
wire \core|sp_add1[6]~12_combout ;
wire \core|ram_wr_addr_buf[6]~83_combout ;
wire \core|ram_wr_addr_buf[6]~17_combout ;
wire \core|ram_wr_addr_buf[6]~52_combout ;
wire \core|ram_wr_addr_buf[6]~53_combout ;
wire \core|ram_wr_addr_buf[6]~23_combout ;
wire \core|ram_wr_addr_buf[6]~54_combout ;
wire \core|ram_wr_addr_buf[6]~55_combout ;
wire \core|ram_wr_addr_buf[2]~80_combout ;
wire \core|Add25~2_combout ;
wire \core|ram_rd_addr_buf[1]~46_combout ;
wire \core|ram_rd_addr_buf[1]~49_combout ;
wire \core|ram_rd_addr_buf[1]~50_combout ;
wire \core|ram_rd_addr_buf[1]~51_combout ;
wire \core|ram_rd_addr_buf[1]~52_combout ;
wire \core|ram_rd_addr_buf[1]~53_combout ;
wire \core|data_same~0_combout ;
wire \core|data_same~1_combout ;
wire \core|data_same~2_combout ;
wire \core|data_same~3_combout ;
wire \core|ram_wr_addr_buf~70_combout ;
wire \core|ram_wr_addr_buf~71_combout ;
wire \core|ram_wr_addr_buf~72_combout ;
wire \core|sp_add1[4]~8_combout ;
wire \core|ram_wr_addr_buf~73_combout ;
wire \core|ram_wr_addr_buf~74_combout ;
wire \core|ram_wr_addr_buf~75_combout ;
wire \core|ram_wr_addr_buf~76_combout ;
wire \core|ram_wr_addr_buf~77_combout ;
wire \core|ram_wr_addr_buf[4]~78_combout ;
wire \core|Equal107~2_combout ;
wire \core|Equal107~3_combout ;
wire \core|Equal107~4_combout ;
wire \core|data_same~4_combout ;
wire \core|data_same~5_combout ;
wire \core|data_same~combout ;
wire \ram|sfr_rd_en~0_combout ;
wire \core|always10~0_combout ;
wire \core|always10~6_combout ;
wire \core|always10~1_combout ;
wire \core|always10~2_combout ;
wire \core|ram_rd_data_0[7]~0_combout ;
wire \core|Add16~0_combout ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \core|Mult0|auto_generated|mac_mult1~0 ;
wire \core|Mult0|auto_generated|mac_mult1~1 ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \core|ram_wr_addr_buf[4]~79_combout ;
wire \core|b[4]~0_combout ;
wire \core|Add15~0_combout ;
wire \core|acc_div_ans[5]~6_combout ;
wire \core|y5~1_combout ;
wire \core|acc_div_ans[6]~2_combout ;
wire \core|y5~2_combout ;
wire \core|LessThan1~0_combout ;
wire \core|acc_div_ans[6]~4_combout ;
wire \core|LessThan1~1_combout ;
wire \core|acc_div_ans[7]~5_combout ;
wire \core|LessThan1~2_combout ;
wire \core|acc_div_ans[5]~7_combout ;
wire \core|Add15~8_combout ;
wire \core|Add16~1 ;
wire \core|Add16~2_combout ;
wire \core|Add16~10_combout ;
wire \core|Add17~1 ;
wire \core|Add17~3 ;
wire \core|Add17~4_combout ;
wire \core|y5~0_combout ;
wire \core|Add15~1 ;
wire \core|Add15~3 ;
wire \core|Add15~4_combout ;
wire \core|Add15~6_combout ;
wire \core|Add15~2_combout ;
wire \core|Add15~7_combout ;
wire \core|Add16~3 ;
wire \core|Add16~5 ;
wire \core|Add16~6_combout ;
wire \core|Add16~8_combout ;
wire \core|acc_div_ans[3]~17_combout ;
wire \core|acc_div_ans[3]~18_combout ;
wire \core|LessThan3~2_combout ;
wire \core|acc_div_ans[3]~19_combout ;
wire \core|LessThan3~0_combout ;
wire \core|Add16~4_combout ;
wire \core|Add16~9_combout ;
wire \core|LessThan3~1_combout ;
wire \core|acc_div_ans[3]~13_combout ;
wire \core|acc_div_ans[3]~14_combout ;
wire \core|acc_div_ans[3]~12_combout ;
wire \core|acc_div_ans[3]~15_combout ;
wire \core|acc_div_ans[3]~20_combout ;
wire \core|Add17~12_combout ;
wire \core|Add17~5 ;
wire \core|Add17~7 ;
wire \core|Add17~8_combout ;
wire \core|Add17~10_combout ;
wire \core|Add17~6_combout ;
wire \core|Add17~11_combout ;
wire \core|Add17~0_combout ;
wire \core|Add17~14_combout ;
wire \core|LessThan4~1_cout ;
wire \core|LessThan4~3_cout ;
wire \core|LessThan4~5_cout ;
wire \core|LessThan4~7_cout ;
wire \core|LessThan4~9_cout ;
wire \core|LessThan4~10_combout ;
wire \core|Add18~1 ;
wire \core|Add18~3 ;
wire \core|Add18~5 ;
wire \core|Add18~6_combout ;
wire \core|Add18~14_combout ;
wire \core|Add18~7 ;
wire \core|Add18~8_combout ;
wire \core|Add18~13_combout ;
wire \core|Add18~2_combout ;
wire \core|Add18~16_combout ;
wire \core|Add18~0_combout ;
wire \core|Add18~17_combout ;
wire \core|LessThan5~1_cout ;
wire \core|LessThan5~3_cout ;
wire \core|LessThan5~5_cout ;
wire \core|LessThan5~7_cout ;
wire \core|LessThan5~9_cout ;
wire \core|LessThan5~11_cout ;
wire \core|LessThan5~12_combout ;
wire \core|Add19~1 ;
wire \core|Add19~3 ;
wire \core|Add19~5 ;
wire \core|Add19~7 ;
wire \core|Add19~8_combout ;
wire \core|Add19~16_combout ;
wire \core|Add19~4_combout ;
wire \core|Add19~18_combout ;
wire \core|Add19~2_combout ;
wire \core|Add19~19_combout ;
wire \core|Add20~1 ;
wire \core|Add20~3 ;
wire \core|Add20~5 ;
wire \core|Add20~7 ;
wire \core|Add20~9 ;
wire \core|Add20~10_combout ;
wire \core|b~5_combout ;
wire \core|b~6_combout ;
wire \core|always25~0_combout ;
wire \core|b[7]~4_combout ;
wire \core|acc_div_ans[4]~3_combout ;
wire \core|acc_div_ans[4]~10_combout ;
wire \core|acc_div_ans[4]~8_combout ;
wire \core|acc_div_ans[4]~9_combout ;
wire \core|acc_div_ans[4]~11_combout ;
wire \core|Add16~11_combout ;
wire \core|Add17~2_combout ;
wire \core|Add17~13_combout ;
wire \core|Add18~4_combout ;
wire \core|Add18~15_combout ;
wire \core|Add19~6_combout ;
wire \core|Add19~17_combout ;
wire \core|Add20~8_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \core|b~9_combout ;
wire \core|b~10_combout ;
wire \core|ram_rd_data_0[7]~3_combout ;
wire \core|ram_rd_data_0[7]~2_combout ;
wire \ram|address[0]~4_combout ;
wire \ram|address[0]~4clkctrl_outclk ;
wire \core|data_wr_en~1_combout ;
wire \ram|main_wr_en~combout ;
wire \ram|main_rd_en~combout ;
wire \ram|always0~0_combout ;
wire \ram|address[0]~17_combout ;
wire \ram|address[0]~18_combout ;
wire \ram|address[1]~5_combout ;
wire \ram|address[2]~6_combout ;
wire \ram|address[3]~7_combout ;
wire \ram|address[4]~10_combout ;
wire \ram|address[6]~8_combout ;
wire \ram|address[5]~11_combout ;
wire \ram|address[6]~9_combout ;
wire \core|Equal277~60_combout ;
wire \core|acc_or[1]~17_combout ;
wire \core|acc_or[1]~25_combout ;
wire \core|ram_wr_data_buf~20_combout ;
wire \core|acc_xor~1_combout ;
wire \core|Equal277~59_combout ;
wire \core|acc_and~2_combout ;
wire \core|acc_and[1]~3_combout ;
wire \core|ram_wr_data_buf~47_combout ;
wire \core|data_wr_en_buf~2_combout ;
wire \core|always12~2_combout ;
wire \core|always12~3_combout ;
wire \core|data_wr_en_buf~10_combout ;
wire \core|ram_wr_data_buf~43_combout ;
wire \core|ram_rd_data_0[7]~1_combout ;
wire \core|psw_user~feeder_combout ;
wire \core|psw_user~q ;
wire \ram|address[0]~18clkctrl_outclk ;
wire \ram|address[7]~12_combout ;
wire \core|ram_wr_addr_buf[10]~81_combout ;
wire \core|ram_rd_addr_buf[15]~74_combout ;
wire \ram|address[8]~13_combout ;
wire \ram|address[9]~14_combout ;
wire \ram|address[10]~15_combout ;
wire \ram|address[11]~16_combout ;
wire \ram|sfr|p2_reg[1]~feeder_combout ;
wire \ram|sfr|p0_out_en~0_combout ;
wire \ram|sfr|p0_out_en~1_combout ;
wire \ram|sfr|p0_reg[0]~0_combout ;
wire \ram|sfr|p2_reg[7]~0_combout ;
wire \ram|sfr|p1_out_en~0_combout ;
wire \core|data_wr_en~2_combout ;
wire \ram|sfr|p1_reg[7]~0_combout ;
wire \ram|sfr|p2_out_en~3_combout ;
wire \ram|sfr|p3_reg[7]~0_combout ;
wire \ram|sfr|p2_out_en~2_combout ;
wire \ram|sfr|p2_out_en~combout ;
wire \ram|sfr|Selector6~1_combout ;
wire \p0[1]~input_o ;
wire \ram|sfr|Selector6~2_combout ;
wire \ram|sfr|p1_out_en~1_combout ;
wire \ram|sfr|p1_out_en~combout ;
wire \ram|sfr|p3_reg[7]~1_combout ;
wire \ram|sfr|p3_out_en~0_combout ;
wire \ram|sfr|p3_out_en~combout ;
wire \ram|sfr|Selector6~0_combout ;
wire \ram|sfr|Selector6~3_combout ;
wire \ram|sfr_rd_en~0clkctrl_outclk ;
wire \ram|rd_data[1]~14_combout ;
wire \ram|rd_data[1]~15_combout ;
wire \core|ram_rd_data_0[1]~39_combout ;
wire \core|ram_rd_data_0[1]~40_combout ;
wire \core|ram_rd_data_0[1]~41_combout ;
wire \core|ram_rd_data_0[1]~42_combout ;
wire \core|ram_wr_data_buf~100_combout ;
wire \core|ram_wr_data_buf~41_combout ;
wire \core|pc_add1[1]~2_combout ;
wire \core|always5~24_combout ;
wire \core|always5~25_combout ;
wire \core|Equal99~3_combout ;
wire \core|Equal99~12_combout ;
wire \core|rom_addr[8]~23_combout ;
wire \core|rom_code_base~7_combout ;
wire \core|rom_code_base~3_combout ;
wire \core|rom_code_base~32_combout ;
wire \core|rom_code_base[9]~25_combout ;
wire \core|Equal277~63_combout ;
wire \core|rom_code_rel~0_combout ;
wire \core|Equal277~62_combout ;
wire \core|Equal83~9_combout ;
wire \core|Equal88~3_combout ;
wire \core|Equal89~10_combout ;
wire \core|Equal89~11_combout ;
wire \core|Equal91~0_combout ;
wire \core|Equal90~8_combout ;
wire \core|psw_cy~8_combout ;
wire \core|rom_code_rel~1_combout ;
wire \core|Equal277~78_combout ;
wire \core|rom_code_rel~3_combout ;
wire \core|Equal277~64_combout ;
wire \core|rom_code_rel~4_combout ;
wire \core|rom_code_rel[15]~12_combout ;
wire \core|always5~23_combout ;
wire \core|rom_addr[13]~19_combout ;
wire \core|pc_add1[6]~13 ;
wire \core|pc_add1[7]~14_combout ;
wire \core|rom_code_base[7]~23_combout ;
wire \core|rom_code_rel[6]~11_combout ;
wire \core|rom_code_rel[5]~10_combout ;
wire \core|pc_add1[5]~10_combout ;
wire \core|rom_code_base[5]~21_combout ;
wire \core|rom_code_rel[4]~9_combout ;
wire \core|rom_code_rel[3]~8_combout ;
wire \core|pc_add1[3]~6_combout ;
wire \core|rom_code_base[3]~19_combout ;
wire \core|rom_code_rel[2]~7_combout ;
wire \core|rom_code_rel[1]~6_combout ;
wire \core|rom_code_base[1]~17_combout ;
wire \core|rom_code_rel[0]~5_combout ;
wire \core|rom_code_addr[0]~1 ;
wire \core|rom_code_addr[1]~3 ;
wire \core|rom_code_addr[2]~5 ;
wire \core|rom_code_addr[3]~7 ;
wire \core|rom_code_addr[4]~9 ;
wire \core|rom_code_addr[5]~11 ;
wire \core|rom_code_addr[6]~13 ;
wire \core|rom_code_addr[7]~15 ;
wire \core|rom_code_addr[8]~16_combout ;
wire \core|always5~20_combout ;
wire \core|Equal105~0_combout ;
wire \core|Equal105~1_combout ;
wire \core|Equal105~2_combout ;
wire \core|Equal105~3_combout ;
wire \core|Equal105~4_combout ;
wire \core|always5~21_combout ;
wire \core|Equal104~3_combout ;
wire \core|Equal104~1_combout ;
wire \core|Equal104~2_combout ;
wire \core|Equal104~0_combout ;
wire \core|Equal104~4_combout ;
wire \core|always5~6_combout ;
wire \core|always5~3_combout ;
wire \core|always5~26_combout ;
wire \core|always5~18_combout ;
wire \core|Equal102~1_combout ;
wire \core|Equal102~0_combout ;
wire \core|Equal102~3_combout ;
wire \core|Equal102~2_combout ;
wire \core|Equal102~4_combout ;
wire \core|always5~19_combout ;
wire \core|Equal101~1_combout ;
wire \core|Equal101~2_combout ;
wire \core|always5~15_combout ;
wire \core|Equal103~2_combout ;
wire \core|Equal103~1_combout ;
wire \core|Equal103~3_combout ;
wire \core|Equal103~0_combout ;
wire \core|Equal103~4_combout ;
wire \core|always5~16_combout ;
wire \core|Mux0~2_combout ;
wire \core|Mux0~3_combout ;
wire \core|Mux0~0_combout ;
wire \core|Mux0~1_combout ;
wire \core|Mux0~4_combout ;
wire \core|always5~17_combout ;
wire \core|Equal106~0_combout ;
wire \core|Equal106~1_combout ;
wire \core|always5~13_combout ;
wire \core|always5~14_combout ;
wire \core|always5~22_combout ;
wire \core|rom_addr[8]~20_combout ;
wire \core|rom_addr[8]~21_combout ;
wire \core|rom_addr[8]~22_combout ;
wire \core|rom_addr[8]~24_combout ;
wire \core|pc_add1[7]~15 ;
wire \core|pc_add1[8]~16_combout ;
wire \core|rom_code_base[8]~24_combout ;
wire \core|rom_code_addr[8]~17 ;
wire \core|rom_code_addr[9]~18_combout ;
wire \core|rom_addr[9]~25_combout ;
wire \core|rom_addr[9]~26_combout ;
wire \core|rom_addr[9]~27_combout ;
wire \core|pc_add1[8]~17 ;
wire \core|pc_add1[9]~18_combout ;
wire \core|ram_wr_data_buf~37_combout ;
wire \core|ram_wr_data_buf~36_combout ;
wire \core|ram_wr_data_buf~38_combout ;
wire \core|ram_wr_data_buf~39_combout ;
wire \core|Decoder0~1_combout ;
wire \core|Equal236~0_combout ;
wire \core|ram_wr_data_bit_operate~3_combout ;
wire \core|ram_wr_data_bit_operate~4_combout ;
wire \core|ram_wr_data_buf~29_combout ;
wire \core|ram_wr_data_buf~40_combout ;
wire \core|ram_wr_data_buf~42_combout ;
wire \core|ram_wr_data_buf~25_combout ;
wire \core|ram_wr_data_buf~26_combout ;
wire \core|ram_wr_data_buf~44_combout ;
wire \core|ram_wr_data_buf~18_combout ;
wire \core|ram_wr_data_buf~45_combout ;
wire \core|ram_wr_data_buf~46_combout ;
wire \core|ram_wr_data_buf~48_combout ;
wire \core|ram_wr_data_buf[1]~49_combout ;
wire \p0[4]~input_o ;
wire \ram|sfr|p2_reg[4]~feeder_combout ;
wire \ram|sfr|Selector3~1_combout ;
wire \ram|sfr|Selector3~2_combout ;
wire \ram|sfr|Selector3~0_combout ;
wire \ram|sfr|Selector3~3_combout ;
wire \ram|rd_data[4]~6_combout ;
wire \ram|rd_data[4]~7_combout ;
wire \core|ram_rd_data_0[4]~19_combout ;
wire \core|ram_rd_data_0[4]~20_combout ;
wire \core|ram_rd_data_0[4]~21_combout ;
wire \core|ram_rd_data_0[4]~22_combout ;
wire \core|ram_rd_data_0[4]~23_combout ;
wire \core|add_a[4]~4_combout ;
wire \core|Add8~0_combout ;
wire \core|Add8~1_combout ;
wire \core|Add8~2_combout ;
wire \core|Add4~22 ;
wire \core|Add4~23_combout ;
wire \core|Add8~4_cout ;
wire \core|Add8~5_combout ;
wire \core|acc_and~8_combout ;
wire \core|acc_and[4]~9_combout ;
wire \core|acc_or[4]~20_combout ;
wire \core|acc_or[4]~28_combout ;
wire \core|acc_xor~4_combout ;
wire \core|ram_wr_data_buf~71_combout ;
wire \core|ram_wr_data_buf~104_combout ;
wire \core|ram_wr_data_buf~23_combout ;
wire \core|ram_wr_data_buf~67_combout ;
wire \core|ram_wr_data_buf~68_combout ;
wire \core|ram_wr_data_buf~69_combout ;
wire \core|ram_wr_data_buf~103_combout ;
wire \core|Decoder0~4_combout ;
wire \core|ram_wr_data_buf~65_combout ;
wire \core|ram_wr_data_buf~66_combout ;
wire \core|ram_wr_data_buf~27_combout ;
wire \core|rom_addr[13]~32_combout ;
wire \core|rom_addr[13]~33_combout ;
wire \core|rom_addr[13]~0_combout ;
wire \core|rom_addr[13]~31_combout ;
wire \core|rom_code_base[12]~28_combout ;
wire \core|rom_addr[10]~28_combout ;
wire \core|rom_code_addr[9]~19 ;
wire \core|rom_code_addr[10]~20_combout ;
wire \core|rom_addr[10]~29_combout ;
wire \core|rom_addr[10]~30_combout ;
wire \core|pc_add1[9]~19 ;
wire \core|pc_add1[10]~20_combout ;
wire \core|rom_code_base[10]~26_combout ;
wire \core|rom_code_addr[10]~21 ;
wire \core|rom_code_addr[11]~22_combout ;
wire \core|rom_addr[11]~34_combout ;
wire \core|rom_addr[11]~35_combout ;
wire \core|pc_add1[10]~21 ;
wire \core|pc_add1[11]~22_combout ;
wire \core|rom_code_base[11]~27_combout ;
wire \core|rom_code_addr[11]~23 ;
wire \core|rom_code_addr[12]~24_combout ;
wire \core|rom_addr[12]~36_combout ;
wire \core|rom_addr[12]~37_combout ;
wire \core|pc_add1[11]~23 ;
wire \core|pc_add1[12]~24_combout ;
wire \core|ram_wr_data_buf~64_combout ;
wire \core|ram_wr_data_buf~70_combout ;
wire \core|ram_wr_data_buf~72_combout ;
wire \core|same_byte[4]~3_combout ;
wire \core|sp[4]~22 ;
wire \core|sp[5]~23_combout ;
wire \core|Add25~10_combout ;
wire \core|ram_rd_addr_buf[5]~34_combout ;
wire \core|ram_rd_addr_buf[5]~35_combout ;
wire \core|ram_rd_addr_buf[5]~36_combout ;
wire \core|ram_rd_addr_buf[5]~37_combout ;
wire \core|ram_rd_addr_buf[5]~38_combout ;
wire \core|always10~3_combout ;
wire \core|Add24~27 ;
wire \core|Add24~28_combout ;
wire \core|dp[14]~10_combout ;
wire \core|Equal202~2_combout ;
wire \core|always23~0_combout ;
wire \core|always23~1_combout ;
wire \core|dp[14]~16_combout ;
wire \core|dp[15]~17_combout ;
wire \core|wr_acc~22_combout ;
wire \core|psw_ac~2_combout ;
wire \core|psw_ac~3_combout ;
wire \core|psw_ac~q ;
wire \ram|sfr|Selector1~0_combout ;
wire \p0[6]~input_o ;
wire \ram|sfr|p2_reg[6]~feeder_combout ;
wire \ram|sfr|Selector1~1_combout ;
wire \ram|sfr|Selector1~2_combout ;
wire \ram|sfr|Selector1~3_combout ;
wire \ram|rd_data[6]~4_combout ;
wire \ram|rd_data[6]~5_combout ;
wire \core|ram_rd_data_0[6]~14_combout ;
wire \core|ram_rd_data_0[6]~15_combout ;
wire \core|ram_rd_data_0[6]~16_combout ;
wire \core|ram_rd_data_0[6]~17_combout ;
wire \core|ram_rd_data_0[6]~18_combout ;
wire \core|add_a[6]~6_combout ;
wire \core|Add8~12_combout ;
wire \core|Add8~13_combout ;
wire \core|Add8~14_combout ;
wire \core|Add8~7_combout ;
wire \core|Add8~8_combout ;
wire \core|Add8~9_combout ;
wire \core|Add8~6 ;
wire \core|Add8~11 ;
wire \core|Add8~15_combout ;
wire \core|acc_and~12_combout ;
wire \core|acc_and[6]~13_combout ;
wire \core|acc_xor~6_combout ;
wire \core|acc_or[6]~22_combout ;
wire \core|acc_or[6]~30_combout ;
wire \core|ram_wr_data_buf~87_combout ;
wire \core|ram_wr_data_buf~106_combout ;
wire \core|Decoder0~6_combout ;
wire \core|ram_wr_data_buf~82_combout ;
wire \core|ram_wr_data_buf~83_combout ;
wire \core|ram_wr_data_buf~84_combout ;
wire \core|rom_code_base[14]~30_combout ;
wire \core|rom_code_addr[12]~25 ;
wire \core|rom_code_addr[13]~26_combout ;
wire \core|rom_addr[13]~38_combout ;
wire \core|rom_addr[13]~39_combout ;
wire \core|pc_add1[12]~25 ;
wire \core|pc_add1[13]~26_combout ;
wire \core|rom_code_base[13]~29_combout ;
wire \core|rom_code_addr[13]~27 ;
wire \core|rom_code_addr[14]~28_combout ;
wire \core|rom_addr[14]~40_combout ;
wire \core|rom_addr[14]~41_combout ;
wire \core|pc_add1[13]~27 ;
wire \core|pc_add1[14]~28_combout ;
wire \core|ram_wr_data_buf~80_combout ;
wire \core|ram_wr_data_buf~81_combout ;
wire \core|ram_wr_data_buf~85_combout ;
wire \core|ram_wr_data_buf~86_combout ;
wire \core|ram_wr_data_buf~88_combout ;
wire \core|same_byte[6]~1_combout ;
wire \core|Add19~9 ;
wire \core|Add19~10_combout ;
wire \core|Add19~15_combout ;
wire \core|Add20~11 ;
wire \core|Add20~12_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \core|b~7_combout ;
wire \core|b~8_combout ;
wire \core|acc_div_ans[2]~16_combout ;
wire \core|Add18~9 ;
wire \core|Add18~10_combout ;
wire \core|Add18~12_combout ;
wire \core|Add19~11 ;
wire \core|Add19~12_combout ;
wire \core|Add19~14_combout ;
wire \core|LessThan6~1_cout ;
wire \core|LessThan6~3_cout ;
wire \core|LessThan6~5_cout ;
wire \core|LessThan6~7_cout ;
wire \core|LessThan6~9_cout ;
wire \core|LessThan6~11_cout ;
wire \core|LessThan6~13_cout ;
wire \core|LessThan6~14_combout ;
wire \core|b[4]~1_combout ;
wire \core|Add20~6_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \core|b~15_combout ;
wire \core|b~16_combout ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \core|Add20~4_combout ;
wire \core|b~13_combout ;
wire \core|b~14_combout ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \core|Add20~13 ;
wire \core|Add20~14_combout ;
wire \core|b~11_combout ;
wire \core|b~12_combout ;
wire \core|Add19~0_combout ;
wire \core|Add19~20_combout ;
wire \core|Add20~2_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \core|b~17_combout ;
wire \core|b~18_combout ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \core|Add20~0_combout ;
wire \core|b~2_combout ;
wire \core|b~3_combout ;
wire \core|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \core|Equal267~0_combout ;
wire \core|always14~8_combout ;
wire \core|always14~9_combout ;
wire \core|always14~3_combout ;
wire \core|Equal263~2_combout ;
wire \core|always14~10_combout ;
wire \core|Equal271~2_combout ;
wire \core|always14~4_combout ;
wire \core|always14~14_combout ;
wire \core|acc[4]~40_combout ;
wire \core|Equal277~69_combout ;
wire \core|Equal277~70_combout ;
wire \core|acc~22_combout ;
wire \core|acc~111_combout ;
wire \core|acc~44_combout ;
wire \core|acc~42_combout ;
wire \core|Equal277~75_combout ;
wire \core|acc~63_combout ;
wire \core|acc~62_combout ;
wire \core|always14~11_combout ;
wire \core|always14~12_combout ;
wire \core|always14~13_combout ;
wire \core|wr_acc~18_combout ;
wire \core|always14~16_combout ;
wire \core|Equal281~0_combout ;
wire \core|always14~5_combout ;
wire \core|Equal280~0_combout ;
wire \core|always14~6_combout ;
wire \core|always14~7_combout ;
wire \core|acc~64_combout ;
wire \core|acc~65_combout ;
wire \core|acc_or[2]~18_combout ;
wire \core|acc_or[2]~26_combout ;
wire \core|acc[4]~47_combout ;
wire \core|acc~66_combout ;
wire \core|acc_and~4_combout ;
wire \core|acc_and[2]~5_combout ;
wire \core|acc_xor~2_combout ;
wire \core|acc~67_combout ;
wire \core|acc_div_ans[2]~22_combout ;
wire \core|acc~68_combout ;
wire \core|acc~69_combout ;
wire \core|ram_wr_data_buf~55_combout ;
wire \core|ram_wr_data_buf~50_combout ;
wire \core|Decoder0~2_combout ;
wire \core|ram_wr_data_buf~51_combout ;
wire \core|pc_add1[2]~4_combout ;
wire \core|ram_wr_data_buf~52_combout ;
wire \core|Add8~16 ;
wire \core|Add8~17_combout ;
wire \core|Add11~1_combout ;
wire \core|psw_ov~2_combout ;
wire \core|psw_ov~3_combout ;
wire \core|Equal287~0_combout ;
wire \core|Equal287~1_combout ;
wire \core|psw_ov~4_combout ;
wire \core|psw_ov~5_combout ;
wire \core|psw_ov~6_combout ;
wire \core|psw_ov~q ;
wire \ram|sfr|Selector5~0_combout ;
wire \p0[2]~input_o ;
wire \ram|sfr|Selector5~1_combout ;
wire \ram|sfr|Selector5~2_combout ;
wire \ram|sfr|Selector5~3_combout ;
wire \ram|rd_data[2]~10_combout ;
wire \ram|rd_data[2]~11_combout ;
wire \core|ram_rd_data_0[2]~29_combout ;
wire \core|ram_rd_data_0[2]~30_combout ;
wire \core|ram_rd_data_0[2]~31_combout ;
wire \core|ram_rd_data_0[2]~32_combout ;
wire \core|ram_wr_data_buf~101_combout ;
wire \core|ram_wr_data_buf~53_combout ;
wire \core|ram_wr_data_buf~54_combout ;
wire \core|ram_wr_data_buf~56_combout ;
wire \core|acc[2]~6_combout ;
wire \core|acc~38_combout ;
wire \core|acc~24_combout ;
wire \core|acc[4]~52_combout ;
wire \core|acc[4]~112_combout ;
wire \core|da_high~9_combout ;
wire \core|acc[3]~70_combout ;
wire \core|acc[3]~71_combout ;
wire \core|add_a[2]~2_combout ;
wire \core|Add4~8_combout ;
wire \core|Add4~9_combout ;
wire \core|Add4~10_combout ;
wire \core|Add4~7 ;
wire \core|Add4~12 ;
wire \core|Add4~16_combout ;
wire \core|same_byte[2]~5_combout ;
wire \core|always10~8_combout ;
wire \core|ram_rd_data_0[2]~33_combout ;
wire \core|Add4~14_combout ;
wire \core|Add4~15_combout ;
wire \core|Add4~17 ;
wire \core|Add4~21_combout ;
wire \core|same_byte[3]~4_combout ;
wire \core|same_byte[3]~feeder_combout ;
wire \core|always10~7_combout ;
wire \core|ram_rd_data_0[3]~34_combout ;
wire \ram|sfr|p2_reg[3]~feeder_combout ;
wire \ram|sfr|Selector4~1_combout ;
wire \p0[3]~input_o ;
wire \ram|sfr|Selector4~2_combout ;
wire \ram|sfr|Selector4~0_combout ;
wire \ram|sfr|Selector4~3_combout ;
wire \ram|rd_data[3]~12_combout ;
wire \ram|rd_data[3]~13_combout ;
wire \core|ram_rd_data_0[3]~35_combout ;
wire \core|ram_rd_data_0[3]~36_combout ;
wire \core|ram_rd_data_0[3]~37_combout ;
wire \core|ram_rd_data_0[3]~38_combout ;
wire \core|acc_xor~3_combout ;
wire \core|acc_and~6_combout ;
wire \core|acc_and[3]~7_combout ;
wire \core|ram_wr_data_buf~62_combout ;
wire \core|acc_or[3]~19_combout ;
wire \core|acc_or[3]~27_combout ;
wire \core|ram_wr_data_buf~102_combout ;
wire \core|ram_wr_data_buf~57_combout ;
wire \core|Decoder0~3_combout ;
wire \core|ram_wr_data_buf~58_combout ;
wire \core|ram_wr_data_buf~59_combout ;
wire \core|ram_wr_data_buf~60_combout ;
wire \core|ram_wr_data_buf~61_combout ;
wire \core|ram_wr_data_buf~63_combout ;
wire \core|Add21~0_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \core|acc~109_combout ;
wire \core|acc~107_combout ;
wire \core|acc~104_combout ;
wire \core|acc~103_combout ;
wire \core|acc~105_combout ;
wire \core|acc~106_combout ;
wire \core|acc~108_combout ;
wire \core|acc~110_combout ;
wire \core|acc[3]~5_combout ;
wire \core|LessThan8~0_combout ;
wire \core|da_high[0]~3_combout ;
wire \core|acc~96_combout ;
wire \core|acc~97_combout ;
wire \core|acc~95_combout ;
wire \core|acc~98_combout ;
wire \core|acc~99_combout ;
wire \core|acc~100_combout ;
wire \core|acc~101_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \core|acc~102_combout ;
wire \core|acc[4]~4_combout ;
wire \core|acc[6]~53_combout ;
wire \core|da_high[0]~4 ;
wire \core|da_high[1]~6 ;
wire \core|da_high[2]~7_combout ;
wire \core|acc~41_combout ;
wire \core|acc~43_combout ;
wire \core|acc~45_combout ;
wire \core|acc~46_combout ;
wire \core|acc~48_combout ;
wire \core|acc~49_combout ;
wire \core|acc~50_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \core|acc~51_combout ;
wire \core|acc[6]~2_combout ;
wire \core|Equal101~0_combout ;
wire \core|da_high~0_combout ;
wire \core|da_high~1_combout ;
wire \core|da_high[1]~5_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \core|acc_or[5]~21_combout ;
wire \core|acc_or[5]~29_combout ;
wire \core|acc_and~10_combout ;
wire \core|acc_and[5]~11_combout ;
wire \core|acc~58_combout ;
wire \core|acc~54_combout ;
wire \core|acc~55_combout ;
wire \core|acc~56_combout ;
wire \core|acc~57_combout ;
wire \core|acc_xor~5_combout ;
wire \core|acc~59_combout ;
wire \core|acc~60_combout ;
wire \core|acc~61_combout ;
wire \core|ram_wr_data_buf~78_combout ;
wire \core|ram_wr_data_buf~105_combout ;
wire \core|Decoder0~5_combout ;
wire \core|ram_wr_data_buf~74_combout ;
wire \core|ram_wr_data_buf~75_combout ;
wire \core|ram_wr_data_buf~76_combout ;
wire \core|ram_wr_data_buf~73_combout ;
wire \core|ram_wr_data_buf~77_combout ;
wire \core|ram_wr_data_buf~79_combout ;
wire \core|acc[5]~3_combout ;
wire \core|add_a[5]~5_combout ;
wire \core|Add8~10_combout ;
wire \core|same_byte[5]~2_combout ;
wire \core|same_byte[5]~feeder_combout ;
wire \core|always10~5_combout ;
wire \core|psw_f0~q ;
wire \ram|sfr|Selector2~4_combout ;
wire \p0[5]~input_o ;
wire \ram|sfr|Selector2~3_combout ;
wire \ram|sfr|Selector2~2_combout ;
wire \ram|sfr|Selector2~5_combout ;
wire \ram|sfr|Selector2~6_combout ;
wire \ram|rd_data[5]~2_combout ;
wire \ram|rd_data[5]~3_combout ;
wire \core|ram_rd_data_0[5]~9_combout ;
wire \core|ram_rd_data_0[5]~10_combout ;
wire \core|ram_rd_data_0[5]~11_combout ;
wire \core|ram_rd_data_0[5]~12_combout ;
wire \core|ram_rd_data_0[5]~13_combout ;
wire \core|ram_rd_data_1[5]~feeder_combout ;
wire \core|ram_wr_addr_buf[5]~25_combout ;
wire \core|sp_add1[5]~10_combout ;
wire \core|ram_wr_addr_buf[5]~82_combout ;
wire \core|ram_wr_addr_buf[5]~19_combout ;
wire \core|ram_wr_addr_buf[5]~20_combout ;
wire \core|ram_wr_addr_buf[5]~26_combout ;
wire \core|Equal202~1_combout ;
wire \core|Equal299~0_combout ;
wire \core|always24~1_combout ;
wire \core|sp[0]~12 ;
wire \core|sp[1]~15_combout ;
wire \core|ram_wr_addr_buf[1]~57_combout ;
wire \core|sp_add1[1]~2_combout ;
wire \core|ram_wr_addr_buf[1]~56_combout ;
wire \core|ram_wr_addr_buf[1]~58_combout ;
wire \core|ram_wr_addr_buf[1]~59_combout ;
wire \core|ram_wr_addr_buf[1]~60_combout ;
wire \core|ram_wr_addr_buf[1]~61_combout ;
wire \core|ram_wr_addr_buf[1]~62_combout ;
wire \core|Equal200~2_combout ;
wire \core|ram_wr_addr_buf[5]~28_combout ;
wire \core|Equal201~0_combout ;
wire \core|psw_cy~9_combout ;
wire \core|Equal277~76_combout ;
wire \core|Equal277~83_combout ;
wire \core|psw_cy~22_combout ;
wire \core|psw_cy~10_combout ;
wire \core|psw_cy~11_combout ;
wire \core|Equal277~77_combout ;
wire \core|Equal292~0_combout ;
wire \core|Equal293~8_combout ;
wire \core|psw_cy~12_combout ;
wire \core|Equal294~0_combout ;
wire \core|psw_cy~13_combout ;
wire \core|psw_cy~14_combout ;
wire \core|psw_cy~26_combout ;
wire \core|psw_cy~18_combout ;
wire \core|LessThan9~1_cout ;
wire \core|LessThan9~3_cout ;
wire \core|LessThan9~5_cout ;
wire \core|LessThan9~7_cout ;
wire \core|LessThan9~9_cout ;
wire \core|LessThan9~11_cout ;
wire \core|LessThan9~13_cout ;
wire \core|LessThan9~14_combout ;
wire \core|LessThan10~1_cout ;
wire \core|LessThan10~3_cout ;
wire \core|LessThan10~5_cout ;
wire \core|LessThan10~7_cout ;
wire \core|LessThan10~9_cout ;
wire \core|LessThan10~11_cout ;
wire \core|LessThan10~13_cout ;
wire \core|LessThan10~14_combout ;
wire \core|LessThan12~1_cout ;
wire \core|LessThan12~3_cout ;
wire \core|LessThan12~5_cout ;
wire \core|LessThan12~7_cout ;
wire \core|LessThan12~9_cout ;
wire \core|LessThan12~11_cout ;
wire \core|LessThan12~13_cout ;
wire \core|LessThan12~14_combout ;
wire \core|LessThan11~1_cout ;
wire \core|LessThan11~3_cout ;
wire \core|LessThan11~5_cout ;
wire \core|LessThan11~7_cout ;
wire \core|LessThan11~9_cout ;
wire \core|LessThan11~11_cout ;
wire \core|LessThan11~13_cout ;
wire \core|LessThan11~14_combout ;
wire \core|psw_cy~15_combout ;
wire \core|psw_cy~16_combout ;
wire \core|psw_cy~17_combout ;
wire \core|psw_cy~27_combout ;
wire \core|psw_cy~19_combout ;
wire \core|psw_cy~20_combout ;
wire \core|psw_cy~21_combout ;
wire \core|psw_cy~23_combout ;
wire \core|psw_cy~24_combout ;
wire \core|psw_cy~25_combout ;
wire \core|psw_cy~28_combout ;
wire \core|psw_cy~29_combout ;
wire \core|psw_cy~q ;
wire \core|Equal277~66_combout ;
wire \core|always17~0_combout ;
wire \core|add_c~1_combout ;
wire \core|add_c~2_combout ;
wire \core|Add4~5_cout ;
wire \core|Add4~6_combout ;
wire \core|same_byte~6_combout ;
wire \core|WideXor0~1_combout ;
wire \core|WideXor0~combout ;
wire \p0[0]~input_o ;
wire \ram|sfr|Selector7~1_combout ;
wire \ram|sfr|Selector7~2_combout ;
wire \ram|sfr|Selector7~0_combout ;
wire \ram|sfr|Selector7~3_combout ;
wire \ram|rd_data[0]~0_combout ;
wire \ram|rd_data[0]~1_combout ;
wire \core|ram_rd_data_0[0]~4_combout ;
wire \core|ram_rd_data_0[0]~5_combout ;
wire \core|ram_rd_data_0[0]~6_combout ;
wire \core|ram_rd_data_0[0]~7_combout ;
wire \core|ram_rd_data_0[0]~8_combout ;
wire \core|ram_wr_data_buf~31_combout ;
wire \core|Decoder0~0_combout ;
wire \core|ram_wr_data_buf~99_combout ;
wire \core|ram_wr_data_buf~30_combout ;
wire \core|ram_wr_data_buf~33_combout ;
wire \core|acc_and~0_combout ;
wire \core|acc_and[0]~1_combout ;
wire \core|acc_xor~0_combout ;
wire \core|ram_wr_data_buf~21_combout ;
wire \core|acc_or[0]~16_combout ;
wire \core|acc_or[0]~24_combout ;
wire \core|ram_wr_data_buf~19_combout ;
wire \core|ram_wr_data_buf~22_combout ;
wire \core|ram_wr_data_buf~28_combout ;
wire \core|ram_wr_data_buf~34_combout ;
wire \core|Mult0|auto_generated|mac_out2~dataout ;
wire \core|acc~36_combout ;
wire \core|acc~23_combout ;
wire \core|acc~29_combout ;
wire \core|acc~30_combout ;
wire \core|acc~31_combout ;
wire \core|acc~25_combout ;
wire \core|acc~26_combout ;
wire \core|acc~27_combout ;
wire \core|acc~28_combout ;
wire \core|acc~32_combout ;
wire \core|acc~33_combout ;
wire \core|acc~34_combout ;
wire \core|acc~35_combout ;
wire \core|acc~37_combout ;
wire \core|acc[0]~0_combout ;
wire \core|Mult0|auto_generated|mac_mult1~dataout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \core|da_high~10_combout ;
wire \core|da_high[2]~8 ;
wire \core|da_high[3]~11_combout ;
wire \core|acc~93_combout ;
wire \core|acc_div_ans[7]~21_combout ;
wire \core|acc_or[7]~23_combout ;
wire \core|acc_or[7]~31_combout ;
wire \core|acc_xor~7_combout ;
wire \core|Equal277~68_combout ;
wire \core|acc~88_combout ;
wire \core|acc~87_combout ;
wire \core|acc~89_combout ;
wire \core|acc~83_combout ;
wire \core|acc~84_combout ;
wire \core|acc~85_combout ;
wire \core|acc~86_combout ;
wire \core|acc~90_combout ;
wire \core|acc~91_combout ;
wire \core|acc_and~14_combout ;
wire \core|acc_and[7]~15_combout ;
wire \core|acc~92_combout ;
wire \core|acc~94_combout ;
wire \core|Decoder0~7_combout ;
wire \core|ram_wr_data_buf~94_combout ;
wire \core|ram_wr_data_buf~95_combout ;
wire \core|ram_wr_data_buf~93_combout ;
wire \core|ram_wr_data_buf~96_combout ;
wire \core|ram_wr_data_buf~89_combout ;
wire \core|ram_wr_data_buf~90_combout ;
wire \core|ram_wr_data_buf~91_combout ;
wire \core|Add24~29 ;
wire \core|Add24~30_combout ;
wire \core|dp[15]~14_combout ;
wire \core|rom_code_base[15]~31_combout ;
wire \core|rom_code_addr[14]~29 ;
wire \core|rom_code_addr[15]~30_combout ;
wire \core|rom_addr[15]~42_combout ;
wire \core|rom_addr[15]~43_combout ;
wire \core|pc_add1[14]~29 ;
wire \core|pc_add1[15]~30_combout ;
wire \core|ram_wr_data_buf~92_combout ;
wire \core|ram_wr_data_buf~97_combout ;
wire \core|acc[7]~1_combout ;
wire \core|add_a[7]~7_combout ;
wire \core|Add11~0_combout ;
wire \core|same_byte[7]~0_combout ;
wire \core|dp[7]~18_combout ;
wire \core|Add24~15 ;
wire \core|Add24~16_combout ;
wire \core|dp[8]~0_combout ;
wire \core|Add24~17 ;
wire \core|Add24~18_combout ;
wire \core|dp[9]~4_combout ;
wire \core|Add24~19 ;
wire \core|Add24~20_combout ;
wire \core|dp[10]~2_combout ;
wire \core|Add24~21 ;
wire \core|Add24~22_combout ;
wire \core|dp[11]~6_combout ;
wire \core|Add24~23 ;
wire \core|Add24~24_combout ;
wire \core|dp[12]~12_combout ;
wire \core|Add24~25 ;
wire \core|Add24~26_combout ;
wire \core|dp[13]~8_combout ;
wire \core|xdata_same~1_combout ;
wire \core|xdata_same~0_combout ;
wire \core|xdata_same~2_combout ;
wire \core|data_same~6_combout ;
wire \core|xdata_same~3_combout ;
wire \core|always9~0_combout ;
wire \core|same_flag~q ;
wire \ram|sfr|Selector0~4_combout ;
wire \p0[7]~input_o ;
wire \ram|sfr|Selector0~3_combout ;
wire \ram|sfr|Selector0~2_combout ;
wire \ram|sfr|Selector0~5_combout ;
wire \ram|sfr|Selector0~6_combout ;
wire \ram|rd_data[7]~8_combout ;
wire \ram|rd_data[7]~9_combout ;
wire \core|ram_rd_data_0[7]~24_combout ;
wire \core|ram_rd_data_0[7]~25_combout ;
wire \core|ram_rd_data_0[7]~26_combout ;
wire \core|ram_rd_data_0[7]~27_combout ;
wire \core|ram_rd_data_0[7]~28_combout ;
wire \core|rom_addr[3]~2_combout ;
wire \core|rom_code_addr[7]~14_combout ;
wire \core|rom_addr[3]~1_combout ;
wire \core|rom_addr[7]~17_combout ;
wire \core|rom_addr[7]~18_combout ;
wire \core|dp[1]~5_combout ;
wire \core|Add24~3 ;
wire \core|Add24~5 ;
wire \core|Add24~6_combout ;
wire \core|dp[3]~7_combout ;
wire \core|Add24~7 ;
wire \core|Add24~8_combout ;
wire \core|dp[4]~13_combout ;
wire \core|Add24~9 ;
wire \core|Add24~10_combout ;
wire \core|dp[5]~9_combout ;
wire \core|Add24~11 ;
wire \core|Add24~12_combout ;
wire \core|dp[6]~11_combout ;
wire \core|rom_code_base[6]~22_combout ;
wire \core|rom_code_addr[6]~12_combout ;
wire \core|rom_addr[6]~15_combout ;
wire \core|rom_addr[6]~16_combout ;
wire \core|rom_code_addr[5]~10_combout ;
wire \core|rom_addr[5]~13_combout ;
wire \core|rom_addr[5]~14_combout ;
wire \core|length3~1_combout ;
wire \core|length3~3_combout ;
wire \core|length3~4_combout ;
wire \core|length3~2_combout ;
wire \core|length3~6_combout ;
wire \core|length3~7_combout ;
wire \core|length3~5_combout ;
wire \core|length3~8_combout ;
wire \core|length2f~0_combout ;
wire \core|length2f~1_combout ;
wire \core|length2f~2_combout ;
wire \core|length2f~3_combout ;
wire \core|length2f~4_combout ;
wire \core|always2~7_combout ;
wire \core|always2~6_combout ;
wire \core|always2~8_combout ;
wire \core|always2~9_combout ;
wire \core|always2~10_combout ;
wire \core|always2~11_combout ;
wire \core|always2~12_combout ;
wire \core|always2~2_combout ;
wire \core|always2~0_combout ;
wire \core|always2~1_combout ;
wire \core|always2~3_combout ;
wire \core|always2~4_combout ;
wire \core|always2~5_combout ;
wire \core|always2~13_combout ;
wire \core|command_flag~3_combout ;
wire \core|command_flag~2_combout ;
wire \core|command_flag~1_combout ;
wire \core|acc~20_combout ;
wire \core|Equal233~0_combout ;
wire \ram|always2~0_combout ;
wire \ram|xdata_rd_vld~q ;
wire \core|ram_wait~2_combout ;
wire \core|ram_wait~q ;
wire \core|data_rd_en~2_combout ;
wire \ram|always1~0_combout ;
wire \ram|data_rd_vld~q ;
wire \core|work_en~0_combout ;
wire \core|pc_en~0_combout ;
wire \core|rom_code_base[4]~20_combout ;
wire \core|rom_code_addr[4]~8_combout ;
wire \core|rom_addr[4]~11_combout ;
wire \core|rom_addr[4]~12_combout ;
wire \core|rom_code_addr[3]~6_combout ;
wire \core|rom_addr[3]~9_combout ;
wire \core|rom_addr[3]~10_combout ;
wire \core|Add24~4_combout ;
wire \core|dp[2]~3_combout ;
wire \core|rom_code_base[2]~18_combout ;
wire \core|rom_code_addr[2]~4_combout ;
wire \core|rom_addr[2]~7_combout ;
wire \core|rom_addr[2]~8_combout ;
wire \core|Equal207~0_combout ;
wire \core|always12~5_combout ;
wire \core|data_wr_en_buf~9_combout ;
wire \core|data_wr_en_buf~6_combout ;
wire \core|data_wr_en_buf~7_combout ;
wire \core|data_wr_en_buf~8_combout ;
wire \core|data_wr_en_buf~11_combout ;
wire \core|always14~15_combout ;
wire \core|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \core|acc~74_combout ;
wire \core|acc~75_combout ;
wire \core|acc~73_combout ;
wire \core|acc~72_combout ;
wire \core|acc~76_combout ;
wire \core|acc~77_combout ;
wire \core|acc~78_combout ;
wire \core|acc~79_combout ;
wire \core|acc~80_combout ;
wire \core|acc~81_combout ;
wire \core|acc~82_combout ;
wire \core|acc[1]~7_combout ;
wire \core|add_a[1]~1_combout ;
wire \core|Add4~11_combout ;
wire \core|same_byte~7_combout ;
wire \core|ram_rd_data_0[1]~43_combout ;
wire \core|rom_code_addr[1]~2_combout ;
wire \core|rom_addr[1]~5_combout ;
wire \core|rom_addr[1]~6_combout ;
wire \core|Add24~0_combout ;
wire \core|dp[0]~1_combout ;
wire \core|rom_code_base[0]~16_combout ;
wire \core|rom_code_addr[0]~0_combout ;
wire \core|rom_addr[0]~3_combout ;
wire \core|rom_addr[0]~4_combout ;
wire \core|Equal137~0_combout ;
wire \core|Equal277~79_combout ;
wire \core|wr_acc~19_combout ;
wire \core|wr_acc~17_combout ;
wire \core|wr_acc~16_combout ;
wire \core|wr_acc~23_combout ;
wire \core|wr_acc~20_combout ;
wire \core|wr_acc~14_combout ;
wire \core|wr_acc~15_combout ;
wire \core|wait_en~0_combout ;
wire \core|wait_en~1_combout ;
wire \core|command_flag~0_combout ;
wire \core|Equal93~0_combout ;
wire \core|Equal211~3_combout ;
wire \core|always15~3_combout ;
wire \core|ram_wr_data_buf[0]~35_combout ;
wire \ram|sfr|p0_reg[0]~1_combout ;
wire \ram|sfr|p0_out_en~2_combout ;
wire \ram|sfr|p0_out_en~3_combout ;
wire \ram|sfr|p0_out_en~combout ;
wire \ram|sfr|p0_reg[1]~feeder_combout ;
wire \ram|sfr|p0_reg[2]~feeder_combout ;
wire \ram|sfr|p0_reg[3]~feeder_combout ;
wire \ram|sfr|p0_reg[5]~feeder_combout ;
wire \ram|sfr|p0_reg[6]~feeder_combout ;
wire \ram|sfr|p0_reg[7]~feeder_combout ;
wire [7:0] \ram|sfr|p3_reg ;
wire [3:0] \core|command_flag ;
wire [7:0] \core|acc ;
wire [7:0] \core|same_byte ;
wire [15:0] \core|dp ;
wire [7:0] \ram|sfr|p0_reg ;
wire [7:0] \core|sp ;
wire [7:0] \ram|data|altsyncram_component|auto_generated|q_a ;
wire [7:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \ram|xdata|altsyncram_component|auto_generated|q_a ;
wire [15:0] \ram|address ;
wire [7:0] \core|pipeline2 ;
wire [7:0] \core|pipeline1 ;
wire [7:0] \ram|sfr|p2_reg ;
wire [7:0] \core|b ;
wire [7:0] \core|acc_xor ;
wire [15:0] \core|pc ;
wire [7:0] \core|ram_rd_data_1 ;
wire [7:0] \ram|sfr|p1_reg ;
wire [7:0] \ram|rd_data ;
wire [7:0] \ram|sfr|q ;

wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \core|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [1:0] \ram|xdata|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \ram|xdata|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \ram|xdata|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \ram|xdata|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \core|Mult0|auto_generated|mac_out2~0  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \core|Mult0|auto_generated|mac_out2~1  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \core|Mult0|auto_generated|mac_out2~dataout  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT1  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT2  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT3  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT4  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT5  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT6  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT7  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT8  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT9  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT10  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT11  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT12  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT13  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT14  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \core|Mult0|auto_generated|mac_out2~DATAOUT15  = \core|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \ram|xdata|altsyncram_component|auto_generated|q_a [0] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|xdata|altsyncram_component|auto_generated|q_a [5] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \ram|data|altsyncram_component|auto_generated|q_a [0] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|data|altsyncram_component|auto_generated|q_a [1] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|data|altsyncram_component|auto_generated|q_a [2] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram|data|altsyncram_component|auto_generated|q_a [3] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram|data|altsyncram_component|auto_generated|q_a [4] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram|data|altsyncram_component|auto_generated|q_a [5] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram|data|altsyncram_component|auto_generated|q_a [6] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram|data|altsyncram_component|auto_generated|q_a [7] = \ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram|xdata|altsyncram_component|auto_generated|q_a [4] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ram|xdata|altsyncram_component|auto_generated|q_a [6] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \ram|xdata|altsyncram_component|auto_generated|q_a [2] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \ram|xdata|altsyncram_component|auto_generated|q_a [7] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \ram|xdata|altsyncram_component|auto_generated|q_a [1] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \ram|xdata|altsyncram_component|auto_generated|q_a [3] = \ram|xdata|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \core|Mult0|auto_generated|mac_mult1~0  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \core|Mult0|auto_generated|mac_mult1~1  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \core|Mult0|auto_generated|mac_mult1~dataout  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT1  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT2  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT3  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT4  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT5  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT6  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT7  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT8  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT9  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT10  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT11  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT12  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT13  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT14  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \core|Mult0|auto_generated|mac_mult1~DATAOUT15  = \core|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \p0[0]~output (
	.i(\ram|sfr|p0_reg [0]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[0]~output .bus_hold = "false";
defparam \p0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \p0[1]~output (
	.i(\ram|sfr|p0_reg [1]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[1]~output .bus_hold = "false";
defparam \p0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \p0[2]~output (
	.i(\ram|sfr|p0_reg [2]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[2]~output .bus_hold = "false";
defparam \p0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \p0[3]~output (
	.i(\ram|sfr|p0_reg [3]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[3]~output .bus_hold = "false";
defparam \p0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \p0[4]~output (
	.i(\ram|sfr|p0_reg [4]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[4]~output .bus_hold = "false";
defparam \p0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \p0[5]~output (
	.i(\ram|sfr|p0_reg [5]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[5]~output .bus_hold = "false";
defparam \p0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \p0[6]~output (
	.i(\ram|sfr|p0_reg [6]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[6]~output .bus_hold = "false";
defparam \p0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \p0[7]~output (
	.i(\ram|sfr|p0_reg [7]),
	.oe(\ram|sfr|p0_out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\p0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \p0[7]~output .bus_hold = "false";
defparam \p0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \core|pc_add1[0]~0 (
// Equation(s):
// \core|pc_add1[0]~0_combout  = \core|rom_addr[0]~4_combout  $ (VCC)
// \core|pc_add1[0]~1  = CARRY(\core|rom_addr[0]~4_combout )

	.dataa(\core|rom_addr[0]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|pc_add1[0]~0_combout ),
	.cout(\core|pc_add1[0]~1 ));
// synopsys translate_off
defparam \core|pc_add1[0]~0 .lut_mask = 16'h55AA;
defparam \core|pc_add1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \core|pc_add1[1]~2 (
// Equation(s):
// \core|pc_add1[1]~2_combout  = (\core|rom_addr[1]~6_combout  & (!\core|pc_add1[0]~1 )) # (!\core|rom_addr[1]~6_combout  & ((\core|pc_add1[0]~1 ) # (GND)))
// \core|pc_add1[1]~3  = CARRY((!\core|pc_add1[0]~1 ) # (!\core|rom_addr[1]~6_combout ))

	.dataa(gnd),
	.datab(\core|rom_addr[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[0]~1 ),
	.combout(\core|pc_add1[1]~2_combout ),
	.cout(\core|pc_add1[1]~3 ));
// synopsys translate_off
defparam \core|pc_add1[1]~2 .lut_mask = 16'h3C3F;
defparam \core|pc_add1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \core|pc_add1[2]~4 (
// Equation(s):
// \core|pc_add1[2]~4_combout  = (\core|rom_addr[2]~8_combout  & (\core|pc_add1[1]~3  $ (GND))) # (!\core|rom_addr[2]~8_combout  & (!\core|pc_add1[1]~3  & VCC))
// \core|pc_add1[2]~5  = CARRY((\core|rom_addr[2]~8_combout  & !\core|pc_add1[1]~3 ))

	.dataa(\core|rom_addr[2]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[1]~3 ),
	.combout(\core|pc_add1[2]~4_combout ),
	.cout(\core|pc_add1[2]~5 ));
// synopsys translate_off
defparam \core|pc_add1[2]~4 .lut_mask = 16'hA50A;
defparam \core|pc_add1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \core|pc_add1[3]~6 (
// Equation(s):
// \core|pc_add1[3]~6_combout  = (\core|rom_addr[3]~10_combout  & (!\core|pc_add1[2]~5 )) # (!\core|rom_addr[3]~10_combout  & ((\core|pc_add1[2]~5 ) # (GND)))
// \core|pc_add1[3]~7  = CARRY((!\core|pc_add1[2]~5 ) # (!\core|rom_addr[3]~10_combout ))

	.dataa(gnd),
	.datab(\core|rom_addr[3]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[2]~5 ),
	.combout(\core|pc_add1[3]~6_combout ),
	.cout(\core|pc_add1[3]~7 ));
// synopsys translate_off
defparam \core|pc_add1[3]~6 .lut_mask = 16'h3C3F;
defparam \core|pc_add1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \core|pc_add1[4]~8 (
// Equation(s):
// \core|pc_add1[4]~8_combout  = (\core|rom_addr[4]~12_combout  & (\core|pc_add1[3]~7  $ (GND))) # (!\core|rom_addr[4]~12_combout  & (!\core|pc_add1[3]~7  & VCC))
// \core|pc_add1[4]~9  = CARRY((\core|rom_addr[4]~12_combout  & !\core|pc_add1[3]~7 ))

	.dataa(gnd),
	.datab(\core|rom_addr[4]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[3]~7 ),
	.combout(\core|pc_add1[4]~8_combout ),
	.cout(\core|pc_add1[4]~9 ));
// synopsys translate_off
defparam \core|pc_add1[4]~8 .lut_mask = 16'hC30C;
defparam \core|pc_add1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \core|length3~0 (
// Equation(s):
// \core|length3~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [2]) # (\rom|altsyncram_component|auto_generated|q_a [3])

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|length3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~0 .lut_mask = 16'hFFAA;
defparam \core|length3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \core|pc_add1[5]~10 (
// Equation(s):
// \core|pc_add1[5]~10_combout  = (\core|rom_addr[5]~14_combout  & (!\core|pc_add1[4]~9 )) # (!\core|rom_addr[5]~14_combout  & ((\core|pc_add1[4]~9 ) # (GND)))
// \core|pc_add1[5]~11  = CARRY((!\core|pc_add1[4]~9 ) # (!\core|rom_addr[5]~14_combout ))

	.dataa(\core|rom_addr[5]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[4]~9 ),
	.combout(\core|pc_add1[5]~10_combout ),
	.cout(\core|pc_add1[5]~11 ));
// synopsys translate_off
defparam \core|pc_add1[5]~10 .lut_mask = 16'h5A5F;
defparam \core|pc_add1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \core|pc_add1[6]~12 (
// Equation(s):
// \core|pc_add1[6]~12_combout  = (\core|rom_addr[6]~16_combout  & (\core|pc_add1[5]~11  $ (GND))) # (!\core|rom_addr[6]~16_combout  & (!\core|pc_add1[5]~11  & VCC))
// \core|pc_add1[6]~13  = CARRY((\core|rom_addr[6]~16_combout  & !\core|pc_add1[5]~11 ))

	.dataa(gnd),
	.datab(\core|rom_addr[6]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[5]~11 ),
	.combout(\core|pc_add1[6]~12_combout ),
	.cout(\core|pc_add1[6]~13 ));
// synopsys translate_off
defparam \core|pc_add1[6]~12 .lut_mask = 16'hC30C;
defparam \core|pc_add1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \core|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[6]~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[6] .is_wysiwyg = "true";
defparam \core|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \core|Add24~0 (
// Equation(s):
// \core|Add24~0_combout  = \core|dp [0] $ (VCC)
// \core|Add24~1  = CARRY(\core|dp [0])

	.dataa(\core|dp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add24~0_combout ),
	.cout(\core|Add24~1 ));
// synopsys translate_off
defparam \core|Add24~0 .lut_mask = 16'h55AA;
defparam \core|Add24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \core|Add24~2 (
// Equation(s):
// \core|Add24~2_combout  = (\core|dp [1] & (!\core|Add24~1 )) # (!\core|dp [1] & ((\core|Add24~1 ) # (GND)))
// \core|Add24~3  = CARRY((!\core|Add24~1 ) # (!\core|dp [1]))

	.dataa(gnd),
	.datab(\core|dp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~1 ),
	.combout(\core|Add24~2_combout ),
	.cout(\core|Add24~3 ));
// synopsys translate_off
defparam \core|Add24~2 .lut_mask = 16'h3C3F;
defparam \core|Add24~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \core|Equal78~0 (
// Equation(s):
// \core|Equal78~0_combout  = (!\rom|altsyncram_component|auto_generated|q_a [3] & (\core|command_flag [1] & (\rom|altsyncram_component|auto_generated|q_a [7] & !\rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|command_flag [1]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|Equal78~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal78~0 .lut_mask = 16'h0040;
defparam \core|Equal78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \core|pipeline0_cmd[6]~1 (
// Equation(s):
// \core|pipeline0_cmd[6]~1_combout  = (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[6]~1 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneive_lcell_comb \core|pipeline0_cmd[0]~0 (
// Equation(s):
// \core|pipeline0_cmd[0]~0_combout  = (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[0]~0 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \core|pipeline0_cmd[1]~5 (
// Equation(s):
// \core|pipeline0_cmd[1]~5_combout  = (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[1]~5 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \core|Equal177~0 (
// Equation(s):
// \core|Equal177~0_combout  = (\core|Equal78~0_combout  & (\core|pipeline0_cmd[6]~1_combout  & (!\core|pipeline0_cmd[0]~0_combout  & !\core|pipeline0_cmd[1]~5_combout )))

	.dataa(\core|Equal78~0_combout ),
	.datab(\core|pipeline0_cmd[6]~1_combout ),
	.datac(\core|pipeline0_cmd[0]~0_combout ),
	.datad(\core|pipeline0_cmd[1]~5_combout ),
	.cin(gnd),
	.combout(\core|Equal177~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal177~0 .lut_mask = 16'h0008;
defparam \core|Equal177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \core|Equal176~8 (
// Equation(s):
// \core|Equal176~8_combout  = (!\rom|altsyncram_component|auto_generated|q_a [4] & (\rom|altsyncram_component|auto_generated|q_a [5] & (\core|command_flag [1] & \core|Equal177~0_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|command_flag [1]),
	.datad(\core|Equal177~0_combout ),
	.cin(gnd),
	.combout(\core|Equal176~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal176~8 .lut_mask = 16'h4000;
defparam \core|Equal176~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \core|pipeline1_cmd[4]~0 (
// Equation(s):
// \core|pipeline1_cmd[4]~0_combout  = (\core|command_flag [2] & \core|pipeline1 [4])

	.dataa(\core|command_flag [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[4]~0 .lut_mask = 16'hAA00;
defparam \core|pipeline1_cmd[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \core|pipeline1[7] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[7] .is_wysiwyg = "true";
defparam \core|pipeline1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cycloneive_lcell_comb \core|Equal92~0 (
// Equation(s):
// \core|Equal92~0_combout  = (\core|pipeline1 [6] & (\core|command_flag [2] & \core|pipeline1 [7]))

	.dataa(gnd),
	.datab(\core|pipeline1 [6]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|Equal92~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal92~0 .lut_mask = 16'hC000;
defparam \core|Equal92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \core|pipeline1[5] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[5] .is_wysiwyg = "true";
defparam \core|pipeline1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \core|pipeline1_cmd[5]~1 (
// Equation(s):
// \core|pipeline1_cmd[5]~1_combout  = (\core|pipeline1 [5] & \core|command_flag [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|pipeline1 [5]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[5]~1 .lut_mask = 16'hF000;
defparam \core|pipeline1_cmd[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \core|xdata_rd_en~0 (
// Equation(s):
// \core|xdata_rd_en~0_combout  = (!\core|pipeline1_cmd[4]~0_combout  & (\core|Equal92~0_combout  & (\core|acc~20_combout  & \core|pipeline1_cmd[5]~1_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|Equal92~0_combout ),
	.datac(\core|acc~20_combout ),
	.datad(\core|pipeline1_cmd[5]~1_combout ),
	.cin(gnd),
	.combout(\core|xdata_rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_rd_en~0 .lut_mask = 16'h4000;
defparam \core|xdata_rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \core|xdata_rd_en~1 (
// Equation(s):
// \core|xdata_rd_en~1_combout  = (!\core|xdata_same~3_combout  & (\core|data_rd_en~2_combout  & ((\core|Equal176~8_combout ) # (\core|xdata_rd_en~0_combout ))))

	.dataa(\core|xdata_same~3_combout ),
	.datab(\core|Equal176~8_combout ),
	.datac(\core|xdata_rd_en~0_combout ),
	.datad(\core|data_rd_en~2_combout ),
	.cin(gnd),
	.combout(\core|xdata_rd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_rd_en~1 .lut_mask = 16'h5400;
defparam \core|xdata_rd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \core|pipeline1_cmd[6]~3 (
// Equation(s):
// \core|pipeline1_cmd[6]~3_combout  = (\core|command_flag [2] & \core|pipeline1 [6])

	.dataa(\core|command_flag [2]),
	.datab(gnd),
	.datac(\core|pipeline1 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[6]~3 .lut_mask = 16'hA0A0;
defparam \core|pipeline1_cmd[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cycloneive_lcell_comb \core|pipeline1_cmd[7]~2 (
// Equation(s):
// \core|pipeline1_cmd[7]~2_combout  = (\core|pipeline1 [7] & \core|command_flag [2])

	.dataa(gnd),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[7]~2 .lut_mask = 16'hCC00;
defparam \core|pipeline1_cmd[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \core|Equal233~1 (
// Equation(s):
// \core|Equal233~1_combout  = (\core|acc~20_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|acc~20_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal233~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal233~1 .lut_mask = 16'h8000;
defparam \core|Equal233~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \core|pipeline1[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[3] .is_wysiwyg = "true";
defparam \core|pipeline1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \core|pipeline1[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[2] .is_wysiwyg = "true";
defparam \core|pipeline1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cycloneive_lcell_comb \core|always6~49 (
// Equation(s):
// \core|always6~49_combout  = ((!\core|pipeline1 [3] & !\core|pipeline1 [2])) # (!\core|command_flag [2])

	.dataa(\core|pipeline1 [3]),
	.datab(\core|command_flag [2]),
	.datac(\core|pipeline1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|always6~49_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~49 .lut_mask = 16'h3737;
defparam \core|always6~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \core|pipeline1[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[1] .is_wysiwyg = "true";
defparam \core|pipeline1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \core|pipeline1[0] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[0] .is_wysiwyg = "true";
defparam \core|pipeline1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cycloneive_lcell_comb \core|always14~2 (
// Equation(s):
// \core|always14~2_combout  = (\core|pipeline1 [6] & (\core|command_flag [2] & (!\core|pipeline1 [1] & !\core|pipeline1 [0])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|command_flag [2]),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|always14~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~2 .lut_mask = 16'h0008;
defparam \core|always14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cycloneive_lcell_comb \core|Equal277~54 (
// Equation(s):
// \core|Equal277~54_combout  = (\core|pipeline1_cmd[7]~2_combout  & (\core|always6~49_combout  & (\core|Equal207~0_combout  & \core|always14~2_combout )))

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|always6~49_combout ),
	.datac(\core|Equal207~0_combout ),
	.datad(\core|always14~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~54 .lut_mask = 16'h8000;
defparam \core|Equal277~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \core|xdata_wr_en~0 (
// Equation(s):
// \core|xdata_wr_en~0_combout  = (\core|work_en~0_combout  & ((\core|Equal277~54_combout ) # ((\core|pipeline1_cmd[4]~0_combout  & \core|Equal233~1_combout ))))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|Equal233~1_combout ),
	.datac(\core|Equal277~54_combout ),
	.datad(\core|work_en~0_combout ),
	.cin(gnd),
	.combout(\core|xdata_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_wr_en~0 .lut_mask = 16'hF800;
defparam \core|xdata_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \core|Add24~12 (
// Equation(s):
// \core|Add24~12_combout  = (\core|dp [6] & (\core|Add24~11  $ (GND))) # (!\core|dp [6] & (!\core|Add24~11  & VCC))
// \core|Add24~13  = CARRY((\core|dp [6] & !\core|Add24~11 ))

	.dataa(gnd),
	.datab(\core|dp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~11 ),
	.combout(\core|Add24~12_combout ),
	.cout(\core|Add24~13 ));
// synopsys translate_off
defparam \core|Add24~12 .lut_mask = 16'hC30C;
defparam \core|Add24~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \core|Add24~14 (
// Equation(s):
// \core|Add24~14_combout  = (\core|dp [7] & (!\core|Add24~13 )) # (!\core|dp [7] & ((\core|Add24~13 ) # (GND)))
// \core|Add24~15  = CARRY((!\core|Add24~13 ) # (!\core|dp [7]))

	.dataa(gnd),
	.datab(\core|dp [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~13 ),
	.combout(\core|Add24~14_combout ),
	.cout(\core|Add24~15 ));
// synopsys translate_off
defparam \core|Add24~14 .lut_mask = 16'h3C3F;
defparam \core|Add24~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \core|dp[7]~15 (
// Equation(s):
// \core|dp[7]~15_combout  = (\core|Equal277~79_combout  & ((\core|Add24~14_combout ))) # (!\core|Equal277~79_combout  & (\rom|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|Equal277~79_combout ),
	.datac(gnd),
	.datad(\core|Add24~14_combout ),
	.cin(gnd),
	.combout(\core|dp[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[7]~15 .lut_mask = 16'hEE22;
defparam \core|dp[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \core|Equal277~56 (
// Equation(s):
// \core|Equal277~56_combout  = (\core|command_flag [2] & (!\core|pipeline1 [1] & (\core|pipeline1 [2] & !\core|pipeline1 [3])))

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|pipeline1 [2]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|Equal277~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~56 .lut_mask = 16'h0020;
defparam \core|Equal277~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneive_lcell_comb \core|pipeline1_cmd[0]~5 (
// Equation(s):
// \core|pipeline1_cmd[0]~5_combout  = (\core|pipeline1 [0] & \core|command_flag [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|pipeline1 [0]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[0]~5 .lut_mask = 16'hF000;
defparam \core|pipeline1_cmd[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N0
cycloneive_lcell_comb \core|always16~5 (
// Equation(s):
// \core|always16~5_combout  = (!\core|pipeline1_cmd[0]~5_combout  & ((\core|pipeline1_cmd[5]~1_combout  & ((!\core|pipeline1_cmd[7]~2_combout ))) # (!\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[4]~0_combout  & \core|pipeline1_cmd[7]~2_combout 
// ))))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|always16~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always16~5 .lut_mask = 16'h020C;
defparam \core|always16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \core|always16~6 (
// Equation(s):
// \core|always16~6_combout  = (\core|Equal277~56_combout  & (\core|always16~5_combout  & ((!\core|command_flag [2]) # (!\core|pipeline1 [6]))))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|Equal277~56_combout ),
	.datac(\core|always16~5_combout ),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|always16~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always16~6 .lut_mask = 16'h40C0;
defparam \core|always16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \core|Equal205~0 (
// Equation(s):
// \core|Equal205~0_combout  = (\core|command_flag [2] & (\core|pipeline1 [3] & !\core|pipeline1 [7]))

	.dataa(gnd),
	.datab(\core|command_flag [2]),
	.datac(\core|pipeline1 [3]),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|Equal205~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal205~0 .lut_mask = 16'h00C0;
defparam \core|Equal205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \core|pipeline2[6] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[6] .is_wysiwyg = "true";
defparam \core|pipeline2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \core|pipeline2[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[3] .is_wysiwyg = "true";
defparam \core|pipeline2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N9
dffeas \core|pipeline2[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[4] .is_wysiwyg = "true";
defparam \core|pipeline2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \core|Equal89~9 (
// Equation(s):
// \core|Equal89~9_combout  = (!\core|pipeline2 [6] & (!\core|pipeline2 [3] & (\core|pipeline2 [4] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [6]),
	.datab(\core|pipeline2 [3]),
	.datac(\core|pipeline2 [4]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal89~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal89~9 .lut_mask = 16'h1000;
defparam \core|Equal89~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \core|pipeline2[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[2] .is_wysiwyg = "true";
defparam \core|pipeline2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N3
dffeas \core|pipeline2[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[1] .is_wysiwyg = "true";
defparam \core|pipeline2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \core|pipeline2[5] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[5] .is_wysiwyg = "true";
defparam \core|pipeline2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \core|pipeline2[7] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[7] .is_wysiwyg = "true";
defparam \core|pipeline2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \core|Equal98~0 (
// Equation(s):
// \core|Equal98~0_combout  = (\core|pipeline2 [1] & (\core|pipeline2 [5] & (!\core|pipeline2 [7] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [1]),
	.datab(\core|pipeline2 [5]),
	.datac(\core|pipeline2 [7]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal98~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal98~0 .lut_mask = 16'h0800;
defparam \core|Equal98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \core|Equal250~2 (
// Equation(s):
// \core|Equal250~2_combout  = (\core|command_flag [3] & (\core|Equal89~9_combout  & (\core|pipeline2 [2] & \core|Equal98~0_combout )))

	.dataa(\core|command_flag [3]),
	.datab(\core|Equal89~9_combout ),
	.datac(\core|pipeline2 [2]),
	.datad(\core|Equal98~0_combout ),
	.cin(gnd),
	.combout(\core|Equal250~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal250~2 .lut_mask = 16'h8000;
defparam \core|Equal250~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \core|pipeline2_cmd[5]~7 (
// Equation(s):
// \core|pipeline2_cmd[5]~7_combout  = (\core|command_flag [3] & \core|pipeline2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[5]~7 .lut_mask = 16'hF000;
defparam \core|pipeline2_cmd[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \core|Equal211~2 (
// Equation(s):
// \core|Equal211~2_combout  = (\core|pipeline2 [4] & (!\core|pipeline2 [6] & \core|command_flag [3]))

	.dataa(gnd),
	.datab(\core|pipeline2 [4]),
	.datac(\core|pipeline2 [6]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal211~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal211~2 .lut_mask = 16'h0C00;
defparam \core|Equal211~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \core|pipeline2_cmd[7]~6 (
// Equation(s):
// \core|pipeline2_cmd[7]~6_combout  = (\core|pipeline2 [7] & \core|command_flag [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|pipeline2 [7]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[7]~6 .lut_mask = 16'hF000;
defparam \core|pipeline2_cmd[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \core|Equal88~0 (
// Equation(s):
// \core|Equal88~0_combout  = (!\core|pipeline2 [1] & (\core|command_flag [3] & (\core|pipeline2 [2] & !\core|pipeline2 [3])))

	.dataa(\core|pipeline2 [1]),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [2]),
	.datad(\core|pipeline2 [3]),
	.cin(gnd),
	.combout(\core|Equal88~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal88~0 .lut_mask = 16'h0040;
defparam \core|Equal88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \core|pipeline2[0] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|pipeline1 [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline2[0] .is_wysiwyg = "true";
defparam \core|pipeline2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \core|Equal88~2 (
// Equation(s):
// \core|Equal88~2_combout  = (\core|Equal88~0_combout  & (\core|command_flag [3] & \core|pipeline2 [0]))

	.dataa(\core|Equal88~0_combout ),
	.datab(gnd),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [0]),
	.cin(gnd),
	.combout(\core|Equal88~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal88~2 .lut_mask = 16'hA000;
defparam \core|Equal88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \core|Equal249~0 (
// Equation(s):
// \core|Equal249~0_combout  = (\core|pipeline2_cmd[5]~7_combout  & (\core|Equal211~2_combout  & (!\core|pipeline2_cmd[7]~6_combout  & \core|Equal88~2_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|pipeline2_cmd[7]~6_combout ),
	.datad(\core|Equal88~2_combout ),
	.cin(gnd),
	.combout(\core|Equal249~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal249~0 .lut_mask = 16'h0800;
defparam \core|Equal249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N20
cycloneive_lcell_comb \core|Equal248~0 (
// Equation(s):
// \core|Equal248~0_combout  = (!\core|pipeline1 [6] & (\core|pipeline1 [5] & (\core|command_flag [2] & \core|pipeline1 [4])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal248~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal248~0 .lut_mask = 16'h4000;
defparam \core|Equal248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \core|wr_acc~12 (
// Equation(s):
// \core|wr_acc~12_combout  = (!\core|Equal250~2_combout  & (!\core|Equal249~0_combout  & ((!\core|Equal248~0_combout ) # (!\core|Equal205~0_combout ))))

	.dataa(\core|Equal205~0_combout ),
	.datab(\core|Equal250~2_combout ),
	.datac(\core|Equal249~0_combout ),
	.datad(\core|Equal248~0_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~12 .lut_mask = 16'h0103;
defparam \core|wr_acc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N2
cycloneive_lcell_comb \core|Equal206~0 (
// Equation(s):
// \core|Equal206~0_combout  = (!\core|pipeline1 [6] & (!\core|pipeline1 [5] & (\core|command_flag [2] & \core|pipeline1 [4])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal206~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal206~0 .lut_mask = 16'h1000;
defparam \core|Equal206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \core|Equal252~8 (
// Equation(s):
// \core|Equal252~8_combout  = (\core|command_flag [2] & (\core|pipeline1 [3] & (\core|Equal206~0_combout  & \core|pipeline1 [7])))

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [3]),
	.datac(\core|Equal206~0_combout ),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|Equal252~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal252~8 .lut_mask = 16'h8000;
defparam \core|Equal252~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
cycloneive_lcell_comb \core|Equal95~0 (
// Equation(s):
// \core|Equal95~0_combout  = (\core|command_flag [3] & (\core|pipeline2 [1] & !\core|pipeline2 [5]))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [1]),
	.datac(gnd),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|Equal95~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal95~0 .lut_mask = 16'h0088;
defparam \core|Equal95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneive_lcell_comb \core|Equal89~8 (
// Equation(s):
// \core|Equal89~8_combout  = (\core|command_flag [3] & (\core|pipeline2 [7] & \core|pipeline2 [2]))

	.dataa(gnd),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [7]),
	.datad(\core|pipeline2 [2]),
	.cin(gnd),
	.combout(\core|Equal89~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal89~8 .lut_mask = 16'hC000;
defparam \core|Equal89~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneive_lcell_comb \core|always16~2 (
// Equation(s):
// \core|always16~2_combout  = (!\core|Equal252~8_combout  & (((!\core|Equal89~8_combout ) # (!\core|Equal95~0_combout )) # (!\core|Equal89~9_combout )))

	.dataa(\core|Equal89~9_combout ),
	.datab(\core|Equal252~8_combout ),
	.datac(\core|Equal95~0_combout ),
	.datad(\core|Equal89~8_combout ),
	.cin(gnd),
	.combout(\core|always16~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always16~2 .lut_mask = 16'h1333;
defparam \core|always16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \core|always16~3 (
// Equation(s):
// \core|always16~3_combout  = (\core|always16~2_combout  & (((!\core|Equal93~0_combout ) # (!\core|pipeline2_cmd[7]~6_combout )) # (!\core|Equal211~2_combout )))

	.dataa(\core|always16~2_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|pipeline2_cmd[7]~6_combout ),
	.datad(\core|Equal93~0_combout ),
	.cin(gnd),
	.combout(\core|always16~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always16~3 .lut_mask = 16'h2AAA;
defparam \core|always16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cycloneive_lcell_comb \core|pipeline1_cmd[3]~4 (
// Equation(s):
// \core|pipeline1_cmd[3]~4_combout  = (\core|command_flag [2] & \core|pipeline1 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[3]~4 .lut_mask = 16'hF000;
defparam \core|pipeline1_cmd[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \core|Equal244~0 (
// Equation(s):
// \core|Equal244~0_combout  = (\core|Equal137~0_combout  & (!\core|pipeline1_cmd[7]~2_combout  & (!\core|pipeline1_cmd[4]~0_combout  & \core|pipeline1_cmd[3]~4_combout )))

	.dataa(\core|Equal137~0_combout ),
	.datab(\core|pipeline1_cmd[7]~2_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|Equal244~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal244~0 .lut_mask = 16'h0200;
defparam \core|Equal244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
cycloneive_lcell_comb \core|pipeline2_cmd[4]~0 (
// Equation(s):
// \core|pipeline2_cmd[4]~0_combout  = (\core|command_flag [3] & \core|pipeline2 [4])

	.dataa(gnd),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[4]~0 .lut_mask = 16'hC0C0;
defparam \core|pipeline2_cmd[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \core|pipeline2_cmd[6]~5 (
// Equation(s):
// \core|pipeline2_cmd[6]~5_combout  = (\core|command_flag [3] & \core|pipeline2 [6])

	.dataa(gnd),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[6]~5 .lut_mask = 16'hC0C0;
defparam \core|pipeline2_cmd[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \core|Equal82~2 (
// Equation(s):
// \core|Equal82~2_combout  = (\core|pipeline2_cmd[5]~7_combout  & (!\core|pipeline2_cmd[4]~0_combout  & (!\core|pipeline2_cmd[7]~6_combout  & !\core|pipeline2_cmd[6]~5_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|pipeline2_cmd[4]~0_combout ),
	.datac(\core|pipeline2_cmd[7]~6_combout ),
	.datad(\core|pipeline2_cmd[6]~5_combout ),
	.cin(gnd),
	.combout(\core|Equal82~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal82~2 .lut_mask = 16'h0002;
defparam \core|Equal82~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \core|Equal223~2 (
// Equation(s):
// \core|Equal223~2_combout  = (\core|pipeline2 [2] & (\core|command_flag [3] & (\core|pipeline2 [1] & !\core|pipeline2 [3])))

	.dataa(\core|pipeline2 [2]),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [1]),
	.datad(\core|pipeline2 [3]),
	.cin(gnd),
	.combout(\core|Equal223~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal223~2 .lut_mask = 16'h0080;
defparam \core|Equal223~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \core|add_c~0 (
// Equation(s):
// \core|add_c~0_combout  = (!\core|Equal244~0_combout  & (((!\core|Equal223~2_combout  & !\core|Equal88~2_combout )) # (!\core|Equal82~2_combout )))

	.dataa(\core|Equal244~0_combout ),
	.datab(\core|Equal82~2_combout ),
	.datac(\core|Equal223~2_combout ),
	.datad(\core|Equal88~2_combout ),
	.cin(gnd),
	.combout(\core|add_c~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_c~0 .lut_mask = 16'h1115;
defparam \core|add_c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N8
cycloneive_lcell_comb \core|always16~4 (
// Equation(s):
// \core|always16~4_combout  = ((!\core|add_c~0_combout ) # (!\core|always16~3_combout )) # (!\core|wr_acc~12_combout )

	.dataa(\core|wr_acc~12_combout ),
	.datab(gnd),
	.datac(\core|always16~3_combout ),
	.datad(\core|add_c~0_combout ),
	.cin(gnd),
	.combout(\core|always16~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always16~4 .lut_mask = 16'h5FFF;
defparam \core|always16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \core|add_b[7]~0 (
// Equation(s):
// \core|add_b[7]~0_combout  = (\core|always16~4_combout  & (((\core|ram_rd_data_0[7]~28_combout )))) # (!\core|always16~4_combout  & (\core|always16~6_combout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\core|always16~6_combout ),
	.datab(\core|ram_rd_data_0[7]~28_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|add_b[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_b[7]~0 .lut_mask = 16'hCAC0;
defparam \core|add_b[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneive_lcell_comb \core|Equal277~39 (
// Equation(s):
// \core|Equal277~39_combout  = (!\core|pipeline1 [3] & !\core|pipeline1 [1])

	.dataa(\core|pipeline1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pipeline1 [1]),
	.cin(gnd),
	.combout(\core|Equal277~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~39 .lut_mask = 16'h0055;
defparam \core|Equal277~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneive_lcell_comb \core|Equal277~85 (
// Equation(s):
// \core|Equal277~85_combout  = (\core|pipeline1 [2] & (\core|Equal277~39_combout  & (!\core|pipeline1 [0] & \core|command_flag [2])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|Equal277~39_combout ),
	.datac(\core|pipeline1 [0]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal277~85_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~85 .lut_mask = 16'h0800;
defparam \core|Equal277~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N6
cycloneive_lcell_comb \core|wr_acc~21 (
// Equation(s):
// \core|wr_acc~21_combout  = (((\core|command_flag [2] & \core|pipeline1 [7])) # (!\core|Equal277~85_combout )) # (!\core|Equal137~0_combout )

	.dataa(\core|Equal137~0_combout ),
	.datab(\core|Equal277~85_combout ),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|wr_acc~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~21 .lut_mask = 16'hF777;
defparam \core|wr_acc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N26
cycloneive_lcell_comb \core|wr_acc~13 (
// Equation(s):
// \core|wr_acc~13_combout  = (\core|wr_acc~12_combout  & (\core|add_c~0_combout  & \core|wr_acc~21_combout ))

	.dataa(\core|wr_acc~12_combout ),
	.datab(gnd),
	.datac(\core|add_c~0_combout ),
	.datad(\core|wr_acc~21_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~13 .lut_mask = 16'hA000;
defparam \core|wr_acc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N30
cycloneive_lcell_comb \core|always15~1 (
// Equation(s):
// \core|always15~1_combout  = (\core|always16~3_combout  & (((!\core|pipeline1_cmd[7]~2_combout ) # (!\core|Equal206~0_combout )) # (!\core|Equal277~85_combout )))

	.dataa(\core|always16~3_combout ),
	.datab(\core|Equal277~85_combout ),
	.datac(\core|Equal206~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|always15~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always15~1 .lut_mask = 16'h2AAA;
defparam \core|always15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N14
cycloneive_lcell_comb \core|Equal205~1 (
// Equation(s):
// \core|Equal205~1_combout  = ((!\core|pipeline1 [6] & !\core|pipeline1 [5])) # (!\core|command_flag [2])

	.dataa(\core|pipeline1 [6]),
	.datab(gnd),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|Equal205~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal205~1 .lut_mask = 16'h0F5F;
defparam \core|Equal205~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
cycloneive_lcell_comb \core|Equal277~57 (
// Equation(s):
// \core|Equal277~57_combout  = (\core|Equal277~56_combout  & (!\core|pipeline1_cmd[4]~0_combout  & (!\core|pipeline1_cmd[0]~5_combout  & !\core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal277~56_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~57 .lut_mask = 16'h0002;
defparam \core|Equal277~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N24
cycloneive_lcell_comb \core|Equal277~65 (
// Equation(s):
// \core|Equal277~65_combout  = (!\core|pipeline1_cmd[7]~2_combout  & (\core|Equal206~0_combout  & (!\core|pipeline1_cmd[0]~5_combout  & \core|Equal277~56_combout )))

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|Equal206~0_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|Equal277~56_combout ),
	.cin(gnd),
	.combout(\core|Equal277~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~65 .lut_mask = 16'h0400;
defparam \core|Equal277~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N12
cycloneive_lcell_comb \core|always15~0 (
// Equation(s):
// \core|always15~0_combout  = (!\core|Equal277~65_combout  & ((!\core|Equal277~57_combout ) # (!\core|Equal205~1_combout )))

	.dataa(gnd),
	.datab(\core|Equal205~1_combout ),
	.datac(\core|Equal277~57_combout ),
	.datad(\core|Equal277~65_combout ),
	.cin(gnd),
	.combout(\core|always15~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always15~0 .lut_mask = 16'h003F;
defparam \core|always15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N2
cycloneive_lcell_comb \core|always15~2 (
// Equation(s):
// \core|always15~2_combout  = (\core|wr_acc~13_combout  & (\core|always15~1_combout  & \core|always15~0_combout ))

	.dataa(\core|wr_acc~13_combout ),
	.datab(gnd),
	.datac(\core|always15~1_combout ),
	.datad(\core|always15~0_combout ),
	.cin(gnd),
	.combout(\core|always15~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always15~2 .lut_mask = 16'hA000;
defparam \core|always15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneive_lcell_comb \core|Equal277~81 (
// Equation(s):
// \core|Equal277~81_combout  = (\core|Equal277~56_combout  & (((!\core|pipeline1 [0] & !\core|pipeline1 [4])) # (!\core|command_flag [2])))

	.dataa(\core|command_flag [2]),
	.datab(\core|Equal277~56_combout ),
	.datac(\core|pipeline1 [0]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal277~81_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~81 .lut_mask = 16'h444C;
defparam \core|Equal277~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneive_lcell_comb \core|Equal277~74 (
// Equation(s):
// \core|Equal277~74_combout  = (!\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[7]~2_combout  & (!\core|pipeline1_cmd[6]~3_combout  & \core|Equal277~81_combout )))

	.dataa(\core|pipeline1_cmd[5]~1_combout ),
	.datab(\core|pipeline1_cmd[7]~2_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|Equal277~81_combout ),
	.cin(gnd),
	.combout(\core|Equal277~74_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~74 .lut_mask = 16'h0400;
defparam \core|Equal277~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \core|Equal92~1 (
// Equation(s):
// \core|Equal92~1_combout  = (\core|pipeline1 [4] & (\core|command_flag [2] & !\core|pipeline1 [5]))

	.dataa(gnd),
	.datab(\core|pipeline1 [4]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|Equal92~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal92~1 .lut_mask = 16'h00C0;
defparam \core|Equal92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N6
cycloneive_lcell_comb \core|Equal277~72 (
// Equation(s):
// \core|Equal277~72_combout  = (\core|Equal92~1_combout  & (\core|Equal277~56_combout  & (!\core|pipeline1_cmd[0]~5_combout  & \core|Equal92~0_combout )))

	.dataa(\core|Equal92~1_combout ),
	.datab(\core|Equal277~56_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|Equal92~0_combout ),
	.cin(gnd),
	.combout(\core|Equal277~72_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~72 .lut_mask = 16'h0800;
defparam \core|Equal277~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
cycloneive_lcell_comb \core|Equal277~73 (
// Equation(s):
// \core|Equal277~73_combout  = (\core|Equal137~0_combout  & (!\core|pipeline1_cmd[4]~0_combout  & (\core|pipeline1_cmd[7]~2_combout  & \core|Equal277~85_combout )))

	.dataa(\core|Equal137~0_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|Equal277~85_combout ),
	.cin(gnd),
	.combout(\core|Equal277~73_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~73 .lut_mask = 16'h2000;
defparam \core|Equal277~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \core|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[0] .is_wysiwyg = "true";
defparam \core|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cycloneive_lcell_comb \core|Equal94~3 (
// Equation(s):
// \core|Equal94~3_combout  = (!\core|pipeline1 [3] & (!\core|pipeline1 [2] & !\core|pipeline1 [1]))

	.dataa(\core|pipeline1 [3]),
	.datab(\core|pipeline1 [2]),
	.datac(\core|pipeline1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|Equal94~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal94~3 .lut_mask = 16'h0101;
defparam \core|Equal94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cycloneive_lcell_comb \core|Equal94~12 (
// Equation(s):
// \core|Equal94~12_combout  = (\core|pipeline1 [4] & (\core|pipeline1 [0] & (\core|command_flag [2] & \core|Equal94~3_combout )))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|pipeline1 [0]),
	.datac(\core|command_flag [2]),
	.datad(\core|Equal94~3_combout ),
	.cin(gnd),
	.combout(\core|Equal94~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal94~12 .lut_mask = 16'h8000;
defparam \core|Equal94~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \core|Equal82~0 (
// Equation(s):
// \core|Equal82~0_combout  = ((!\core|pipeline2 [3] & (!\core|pipeline2 [2] & !\core|pipeline2 [0]))) # (!\core|command_flag [3])

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [3]),
	.datac(\core|pipeline2 [2]),
	.datad(\core|pipeline2 [0]),
	.cin(gnd),
	.combout(\core|Equal82~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal82~0 .lut_mask = 16'h5557;
defparam \core|Equal82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N8
cycloneive_lcell_comb \core|Equal83~8 (
// Equation(s):
// \core|Equal83~8_combout  = (\core|Equal211~2_combout  & (\core|Equal82~0_combout  & ((!\core|pipeline2 [1]) # (!\core|command_flag [3]))))

	.dataa(\core|command_flag [3]),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|Equal82~0_combout ),
	.datad(\core|pipeline2 [1]),
	.cin(gnd),
	.combout(\core|Equal83~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal83~8 .lut_mask = 16'h40C0;
defparam \core|Equal83~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N20
cycloneive_lcell_comb \core|Equal84~2 (
// Equation(s):
// \core|Equal84~2_combout  = (\core|Equal83~8_combout  & (((!\core|pipeline2 [7] & !\core|pipeline2 [5])) # (!\core|command_flag [3])))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|Equal83~8_combout ),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|Equal84~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal84~2 .lut_mask = 16'h5070;
defparam \core|Equal84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \core|Equal238~0 (
// Equation(s):
// \core|Equal238~0_combout  = (\core|pipeline2 [5] & (\core|pipeline2 [7] & (\core|command_flag [3] & \core|pipeline2 [1])))

	.dataa(\core|pipeline2 [5]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [1]),
	.cin(gnd),
	.combout(\core|Equal238~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal238~0 .lut_mask = 16'h8000;
defparam \core|Equal238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \core|Equal238~1 (
// Equation(s):
// \core|Equal238~1_combout  = (\core|Equal211~2_combout  & (\core|Equal238~0_combout  & \core|Equal82~0_combout ))

	.dataa(gnd),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|Equal238~0_combout ),
	.datad(\core|Equal82~0_combout ),
	.cin(gnd),
	.combout(\core|Equal238~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal238~1 .lut_mask = 16'hC000;
defparam \core|Equal238~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \core|Equal220~0 (
// Equation(s):
// \core|Equal220~0_combout  = (!\core|pipeline2 [4] & (\core|pipeline2 [7] & (\core|pipeline2 [6] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [4]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|pipeline2 [6]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal220~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal220~0 .lut_mask = 16'h4000;
defparam \core|Equal220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \core|Equal93~1 (
// Equation(s):
// \core|Equal93~1_combout  = (\core|pipeline2 [4] & (\core|command_flag [3] & (\core|pipeline2 [6] & \core|pipeline2 [7])))

	.dataa(\core|pipeline2 [4]),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [6]),
	.datad(\core|pipeline2 [7]),
	.cin(gnd),
	.combout(\core|Equal93~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal93~1 .lut_mask = 16'h8000;
defparam \core|Equal93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \core|ram_wr_data_bit_operate~0 (
// Equation(s):
// \core|ram_wr_data_bit_operate~0_combout  = (\core|Equal220~0_combout ) # ((\core|Equal93~1_combout ) # ((\core|Equal211~2_combout  & \core|pipeline2_cmd[7]~6_combout )))

	.dataa(\core|Equal220~0_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|pipeline2_cmd[7]~6_combout ),
	.datad(\core|Equal93~1_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_bit_operate~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_bit_operate~0 .lut_mask = 16'hFFEA;
defparam \core|ram_wr_data_bit_operate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \core|ram_wr_data_bit_operate~1 (
// Equation(s):
// \core|ram_wr_data_bit_operate~1_combout  = (!\core|Equal238~1_combout  & (((!\core|ram_wr_data_bit_operate~0_combout ) # (!\core|Equal95~0_combout )) # (!\core|Equal82~0_combout )))

	.dataa(\core|Equal238~1_combout ),
	.datab(\core|Equal82~0_combout ),
	.datac(\core|Equal95~0_combout ),
	.datad(\core|ram_wr_data_bit_operate~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_bit_operate~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_bit_operate~1 .lut_mask = 16'h1555;
defparam \core|ram_wr_data_bit_operate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \core|ram_wr_data_bit_operate~2 (
// Equation(s):
// \core|ram_wr_data_bit_operate~2_combout  = (\core|Equal84~2_combout ) # (!\core|ram_wr_data_bit_operate~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal84~2_combout ),
	.datad(\core|ram_wr_data_bit_operate~1_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_bit_operate~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_bit_operate~2 .lut_mask = 16'hF0FF;
defparam \core|ram_wr_data_bit_operate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \core|Equal213~0 (
// Equation(s):
// \core|Equal213~0_combout  = (!\core|pipeline2 [5] & (\core|pipeline2 [1] & (!\core|pipeline2 [3] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [5]),
	.datab(\core|pipeline2 [1]),
	.datac(\core|pipeline2 [3]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal213~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal213~0 .lut_mask = 16'h0400;
defparam \core|Equal213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \core|Equal225~0 (
// Equation(s):
// \core|Equal225~0_combout  = (((!\core|pipeline2_cmd[4]~0_combout ) # (!\core|Equal89~8_combout )) # (!\core|pipeline2_cmd[6]~5_combout )) # (!\core|Equal213~0_combout )

	.dataa(\core|Equal213~0_combout ),
	.datab(\core|pipeline2_cmd[6]~5_combout ),
	.datac(\core|Equal89~8_combout ),
	.datad(\core|pipeline2_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|Equal225~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal225~0 .lut_mask = 16'h7FFF;
defparam \core|Equal225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cycloneive_lcell_comb \core|Equal212~3 (
// Equation(s):
// \core|Equal212~3_combout  = (\core|pipeline2 [6] & (\core|command_flag [3] & (!\core|pipeline2 [7] & \core|pipeline2 [4])))

	.dataa(\core|pipeline2 [6]),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [7]),
	.datad(\core|pipeline2 [4]),
	.cin(gnd),
	.combout(\core|Equal212~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal212~3 .lut_mask = 16'h0800;
defparam \core|Equal212~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cycloneive_lcell_comb \core|always12~6 (
// Equation(s):
// \core|always12~6_combout  = ((\core|pipeline2_cmd[5]~7_combout  & (\core|Equal88~2_combout  & \core|Equal212~3_combout ))) # (!\core|always12~5_combout )

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|Equal88~2_combout ),
	.datac(\core|Equal212~3_combout ),
	.datad(\core|always12~5_combout ),
	.cin(gnd),
	.combout(\core|always12~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~6 .lut_mask = 16'h80FF;
defparam \core|always12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneive_lcell_comb \core|Equal218~0 (
// Equation(s):
// \core|Equal218~0_combout  = (\core|Equal89~8_combout  & (\core|Equal213~0_combout  & (!\core|pipeline2_cmd[4]~0_combout  & !\core|pipeline2_cmd[6]~5_combout )))

	.dataa(\core|Equal89~8_combout ),
	.datab(\core|Equal213~0_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|pipeline2_cmd[6]~5_combout ),
	.cin(gnd),
	.combout(\core|Equal218~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal218~0 .lut_mask = 16'h0008;
defparam \core|Equal218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \core|Equal88~1 (
// Equation(s):
// \core|Equal88~1_combout  = (\core|pipeline2 [5] & (\core|pipeline2 [7] & (!\core|pipeline2 [6] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [5]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|pipeline2 [6]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal88~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal88~1 .lut_mask = 16'h0800;
defparam \core|Equal88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \core|Equal223~3 (
// Equation(s):
// \core|Equal223~3_combout  = (\core|Equal223~2_combout  & (\core|Equal88~1_combout  & ((!\core|pipeline2 [4]) # (!\core|command_flag [3]))))

	.dataa(\core|Equal223~2_combout ),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [4]),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|Equal223~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal223~3 .lut_mask = 16'h2A00;
defparam \core|Equal223~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \core|Equal228~0 (
// Equation(s):
// \core|Equal228~0_combout  = (!\core|pipeline1_cmd[6]~3_combout  & (!\core|pipeline1_cmd[5]~1_combout  & (!\core|pipeline1_cmd[4]~0_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|pipeline1_cmd[6]~3_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal228~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal228~0 .lut_mask = 16'h0100;
defparam \core|Equal228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cycloneive_lcell_comb \core|Equal277~55 (
// Equation(s):
// \core|Equal277~55_combout  = (\core|always14~2_combout  & (\core|command_flag [2] & (\core|pipeline1 [7] & \core|always6~49_combout )))

	.dataa(\core|always14~2_combout ),
	.datab(\core|command_flag [2]),
	.datac(\core|pipeline1 [7]),
	.datad(\core|always6~49_combout ),
	.cin(gnd),
	.combout(\core|Equal277~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~55 .lut_mask = 16'h8000;
defparam \core|Equal277~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \core|Equal210~0 (
// Equation(s):
// \core|Equal210~0_combout  = (\core|Equal93~0_combout  & (((!\core|pipeline2 [6] & !\core|pipeline2 [4])) # (!\core|command_flag [3])))

	.dataa(\core|Equal93~0_combout ),
	.datab(\core|pipeline2 [6]),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [4]),
	.cin(gnd),
	.combout(\core|Equal210~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal210~0 .lut_mask = 16'h0A2A;
defparam \core|Equal210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \core|always11~2 (
// Equation(s):
// \core|always11~2_combout  = (\core|Equal92~1_combout  & (!\core|Equal277~55_combout  & ((!\core|pipeline2_cmd[7]~6_combout ) # (!\core|Equal210~0_combout )))) # (!\core|Equal92~1_combout  & (((!\core|pipeline2_cmd[7]~6_combout ) # 
// (!\core|Equal210~0_combout ))))

	.dataa(\core|Equal92~1_combout ),
	.datab(\core|Equal277~55_combout ),
	.datac(\core|Equal210~0_combout ),
	.datad(\core|pipeline2_cmd[7]~6_combout ),
	.cin(gnd),
	.combout(\core|always11~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~2 .lut_mask = 16'h0777;
defparam \core|always11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \core|always11~12 (
// Equation(s):
// \core|always11~12_combout  = (\core|always11~2_combout  & (((!\core|command_flag [2]) # (!\core|pipeline1 [3])) # (!\core|Equal228~0_combout )))

	.dataa(\core|Equal228~0_combout ),
	.datab(\core|pipeline1 [3]),
	.datac(\core|command_flag [2]),
	.datad(\core|always11~2_combout ),
	.cin(gnd),
	.combout(\core|always11~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~12 .lut_mask = 16'h7F00;
defparam \core|always11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \core|Equal226~8 (
// Equation(s):
// \core|Equal226~8_combout  = (!\core|pipeline2 [4] & (\core|command_flag [3] & (\core|pipeline2 [3] & \core|Equal88~1_combout )))

	.dataa(\core|pipeline2 [4]),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [3]),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|Equal226~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal226~8 .lut_mask = 16'h4000;
defparam \core|Equal226~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \core|pipeline2_cmd[1]~4 (
// Equation(s):
// \core|pipeline2_cmd[1]~4_combout  = (\core|pipeline2 [1] & \core|command_flag [3])

	.dataa(gnd),
	.datab(\core|pipeline2 [1]),
	.datac(gnd),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[1]~4 .lut_mask = 16'hCC00;
defparam \core|pipeline2_cmd[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \core|Equal235~0 (
// Equation(s):
// \core|Equal235~0_combout  = (\core|pipeline2_cmd[5]~7_combout ) # (((\core|pipeline2_cmd[1]~4_combout ) # (!\core|Equal82~0_combout )) # (!\core|Equal220~0_combout ))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|Equal220~0_combout ),
	.datac(\core|Equal82~0_combout ),
	.datad(\core|pipeline2_cmd[1]~4_combout ),
	.cin(gnd),
	.combout(\core|Equal235~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal235~0 .lut_mask = 16'hFFBF;
defparam \core|Equal235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneive_lcell_comb \core|data_wr_en_buf~3 (
// Equation(s):
// \core|data_wr_en_buf~3_combout  = (!\core|Equal226~8_combout  & \core|Equal235~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal226~8_combout ),
	.datad(\core|Equal235~0_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~3 .lut_mask = 16'h0F00;
defparam \core|data_wr_en_buf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneive_lcell_comb \core|always12~4 (
// Equation(s):
// \core|always12~4_combout  = (\core|Equal218~0_combout ) # ((\core|Equal223~3_combout ) # ((!\core|data_wr_en_buf~3_combout ) # (!\core|always11~12_combout )))

	.dataa(\core|Equal218~0_combout ),
	.datab(\core|Equal223~3_combout ),
	.datac(\core|always11~12_combout ),
	.datad(\core|data_wr_en_buf~3_combout ),
	.cin(gnd),
	.combout(\core|always12~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~4 .lut_mask = 16'hEFFF;
defparam \core|always12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~24 (
// Equation(s):
// \core|ram_wr_data_buf~24_combout  = (!\core|ram_wr_data_bit_operate~2_combout  & (\core|Equal225~0_combout  & (!\core|always12~6_combout  & !\core|always12~4_combout )))

	.dataa(\core|ram_wr_data_bit_operate~2_combout ),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|always12~6_combout ),
	.datad(\core|always12~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~24 .lut_mask = 16'h0004;
defparam \core|ram_wr_data_buf~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \core|ram_wr_data_buf~32 (
// Equation(s):
// \core|ram_wr_data_buf~32_combout  = (\core|Equal94~12_combout  & \core|ram_wr_data_buf~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal94~12_combout ),
	.datad(\core|ram_wr_data_buf~24_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~32 .lut_mask = 16'hF000;
defparam \core|ram_wr_data_buf~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \core|Equal205~2 (
// Equation(s):
// \core|Equal205~2_combout  = (\core|Equal205~0_combout  & (!\core|pipeline1_cmd[4]~0_combout  & (!\core|pipeline1_cmd[6]~3_combout  & !\core|pipeline1_cmd[5]~1_combout )))

	.dataa(\core|Equal205~0_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[5]~1_combout ),
	.cin(gnd),
	.combout(\core|Equal205~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal205~2 .lut_mask = 16'h0002;
defparam \core|Equal205~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \core|pipeline2_cmd[2]~3 (
// Equation(s):
// \core|pipeline2_cmd[2]~3_combout  = (\core|command_flag [3] & \core|pipeline2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [2]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[2]~3 .lut_mask = 16'hF000;
defparam \core|pipeline2_cmd[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
cycloneive_lcell_comb \core|Equal215~3 (
// Equation(s):
// \core|Equal215~3_combout  = (\core|Equal95~0_combout  & (((!\core|pipeline2 [4] & !\core|pipeline2 [3])) # (!\core|command_flag [3])))

	.dataa(\core|Equal95~0_combout ),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [4]),
	.datad(\core|pipeline2 [3]),
	.cin(gnd),
	.combout(\core|Equal215~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal215~3 .lut_mask = 16'h222A;
defparam \core|Equal215~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneive_lcell_comb \core|Equal221~0 (
// Equation(s):
// \core|Equal221~0_combout  = (\core|pipeline2_cmd[2]~3_combout  & (\core|Equal215~3_combout  & (!\core|pipeline2_cmd[7]~6_combout  & !\core|pipeline2_cmd[6]~5_combout )))

	.dataa(\core|pipeline2_cmd[2]~3_combout ),
	.datab(\core|Equal215~3_combout ),
	.datac(\core|pipeline2_cmd[7]~6_combout ),
	.datad(\core|pipeline2_cmd[6]~5_combout ),
	.cin(gnd),
	.combout(\core|Equal221~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal221~0 .lut_mask = 16'h0008;
defparam \core|Equal221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneive_lcell_comb \core|always18~0 (
// Equation(s):
// \core|always18~0_combout  = (!\core|Equal205~2_combout  & (!\core|Equal221~0_combout  & ((\core|pipeline2_cmd[7]~6_combout ) # (!\core|Equal210~0_combout ))))

	.dataa(\core|Equal205~2_combout ),
	.datab(\core|pipeline2_cmd[7]~6_combout ),
	.datac(\core|Equal210~0_combout ),
	.datad(\core|Equal221~0_combout ),
	.cin(gnd),
	.combout(\core|always18~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always18~0 .lut_mask = 16'h0045;
defparam \core|always18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N16
cycloneive_lcell_comb \core|always18~2 (
// Equation(s):
// \core|always18~2_combout  = (((\core|Equal277~57_combout  & \core|Equal205~1_combout )) # (!\core|always18~0_combout )) # (!\core|wr_acc~13_combout )

	.dataa(\core|Equal277~57_combout ),
	.datab(\core|Equal205~1_combout ),
	.datac(\core|wr_acc~13_combout ),
	.datad(\core|always18~0_combout ),
	.cin(gnd),
	.combout(\core|always18~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always18~2 .lut_mask = 16'h8FFF;
defparam \core|always18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \core|Equal92~2 (
// Equation(s):
// \core|Equal92~2_combout  = (\core|pipeline1_cmd[4]~0_combout  & (!\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal92~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal92~2 .lut_mask = 16'h2000;
defparam \core|Equal92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \core|rom_code_rel~2 (
// Equation(s):
// \core|rom_code_rel~2_combout  = (\core|Equal93~0_combout  & (!\core|Equal93~1_combout  & ((!\core|Equal92~2_combout ) # (!\core|pipeline1_cmd[3]~4_combout )))) # (!\core|Equal93~0_combout  & (((!\core|Equal92~2_combout ) # 
// (!\core|pipeline1_cmd[3]~4_combout ))))

	.dataa(\core|Equal93~0_combout ),
	.datab(\core|Equal93~1_combout ),
	.datac(\core|pipeline1_cmd[3]~4_combout ),
	.datad(\core|Equal92~2_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel~2 .lut_mask = 16'h0777;
defparam \core|rom_code_rel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneive_lcell_comb \core|Equal222~0 (
// Equation(s):
// \core|Equal222~0_combout  = (\core|Equal95~0_combout  & (!\core|pipeline2_cmd[7]~6_combout  & (\core|pipeline2_cmd[2]~3_combout  & \core|Equal89~9_combout )))

	.dataa(\core|Equal95~0_combout ),
	.datab(\core|pipeline2_cmd[7]~6_combout ),
	.datac(\core|pipeline2_cmd[2]~3_combout ),
	.datad(\core|Equal89~9_combout ),
	.cin(gnd),
	.combout(\core|Equal222~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal222~0 .lut_mask = 16'h2000;
defparam \core|Equal222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \core|data_wr_en_buf~4 (
// Equation(s):
// \core|data_wr_en_buf~4_combout  = (\core|rom_code_rel~2_combout  & (!\core|Equal222~0_combout  & ((!\core|Equal206~0_combout ) # (!\core|Equal205~0_combout ))))

	.dataa(\core|rom_code_rel~2_combout ),
	.datab(\core|Equal205~0_combout ),
	.datac(\core|Equal206~0_combout ),
	.datad(\core|Equal222~0_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~4 .lut_mask = 16'h002A;
defparam \core|data_wr_en_buf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N4
cycloneive_lcell_comb \core|always18~1 (
// Equation(s):
// \core|always18~1_combout  = (\core|Equal211~3_combout ) # (((\core|Equal277~65_combout ) # (!\core|always15~1_combout )) # (!\core|data_wr_en_buf~4_combout ))

	.dataa(\core|Equal211~3_combout ),
	.datab(\core|data_wr_en_buf~4_combout ),
	.datac(\core|always15~1_combout ),
	.datad(\core|Equal277~65_combout ),
	.cin(gnd),
	.combout(\core|always18~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always18~1 .lut_mask = 16'hFFBF;
defparam \core|always18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \core|Add4~0 (
// Equation(s):
// \core|Add4~0_combout  = (!\core|always18~2_combout  & (\core|always18~1_combout  & ((\core|always16~6_combout ) # (\core|always16~4_combout ))))

	.dataa(\core|always16~6_combout ),
	.datab(\core|always18~2_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\core|always18~1_combout ),
	.cin(gnd),
	.combout(\core|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~0 .lut_mask = 16'h3200;
defparam \core|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \core|Add4~1 (
// Equation(s):
// \core|Add4~1_combout  = (\core|Equal277~56_combout  & (\core|always16~5_combout  & (!\core|pipeline1_cmd[6]~3_combout  & \rom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\core|Equal277~56_combout ),
	.datab(\core|always16~5_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~1 .lut_mask = 16'h0800;
defparam \core|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \core|sub_flag~0 (
// Equation(s):
// \core|sub_flag~0_combout  = (!\core|always18~2_combout  & \core|always18~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always18~2_combout ),
	.datad(\core|always18~1_combout ),
	.cin(gnd),
	.combout(\core|sub_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|sub_flag~0 .lut_mask = 16'h0F00;
defparam \core|sub_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \core|Add4~2 (
// Equation(s):
// \core|Add4~2_combout  = (\core|always16~4_combout  & (\core|ram_rd_data_0[0]~8_combout  & ((!\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & (((\core|Add4~1_combout ) # (\core|sub_flag~0_combout ))))

	.dataa(\core|ram_rd_data_0[0]~8_combout ),
	.datab(\core|Add4~1_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~2 .lut_mask = 16'h0FAC;
defparam \core|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \core|Add4~3 (
// Equation(s):
// \core|Add4~3_combout  = (\core|Add4~0_combout  & ((\core|Add4~2_combout  & ((!\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\core|Add4~2_combout  & (!\core|ram_rd_data_0[0]~8_combout )))) # (!\core|Add4~0_combout  & (((\core|Add4~2_combout ))))

	.dataa(\core|ram_rd_data_0[0]~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\core|Add4~0_combout ),
	.datad(\core|Add4~2_combout ),
	.cin(gnd),
	.combout(\core|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~3 .lut_mask = 16'h3F50;
defparam \core|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneive_lcell_comb \core|add_a[0]~0 (
// Equation(s):
// \core|add_a[0]~0_combout  = (\core|always15~2_combout  & (((\core|ram_rd_data_0[0]~8_combout  & !\core|always15~3_combout )))) # (!\core|always15~2_combout  & (\core|acc [0]))

	.dataa(\core|acc [0]),
	.datab(\core|ram_rd_data_0[0]~8_combout ),
	.datac(\core|always15~3_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[0]~0 .lut_mask = 16'h0CAA;
defparam \core|add_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N6
cycloneive_lcell_comb \core|Equal209~0 (
// Equation(s):
// \core|Equal209~0_combout  = (\core|pipeline1 [6] & (!\core|pipeline1 [5] & (\core|command_flag [2] & !\core|pipeline1 [4])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal209~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal209~0 .lut_mask = 16'h0020;
defparam \core|Equal209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \core|Equal207~1 (
// Equation(s):
// \core|Equal207~1_combout  = (\core|pipeline1_cmd[4]~0_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal207~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal207~1 .lut_mask = 16'h8000;
defparam \core|Equal207~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
cycloneive_lcell_comb \core|data_wr_en_buf~1 (
// Equation(s):
// \core|data_wr_en_buf~1_combout  = ((!\core|Equal207~1_combout  & ((!\core|Equal209~0_combout ) # (!\core|pipeline1_cmd[7]~2_combout )))) # (!\core|pipeline1_cmd[3]~4_combout )

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|Equal209~0_combout ),
	.datac(\core|Equal207~1_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~1 .lut_mask = 16'h07FF;
defparam \core|data_wr_en_buf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
cycloneive_lcell_comb \core|always11~9 (
// Equation(s):
// \core|always11~9_combout  = (\core|Equal92~1_combout  & (\core|pipeline1_cmd[3]~4_combout  & (\core|pipeline1_cmd[7]~2_combout  $ (!\core|pipeline1_cmd[6]~3_combout ))))

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|Equal92~1_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|always11~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~9 .lut_mask = 16'h9000;
defparam \core|always11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \core|always11~10 (
// Equation(s):
// \core|always11~10_combout  = (\core|Equal205~0_combout  & ((\core|pipeline1_cmd[4]~0_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[5]~1_combout )) # (!\core|pipeline1_cmd[4]~0_combout  & (!\core|pipeline1_cmd[6]~3_combout  & 
// !\core|pipeline1_cmd[5]~1_combout ))))

	.dataa(\core|Equal205~0_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[5]~1_combout ),
	.cin(gnd),
	.combout(\core|always11~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~10 .lut_mask = 16'h8002;
defparam \core|always11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~27 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~27_combout  = (\core|data_wr_en_buf~1_combout  & (!\core|always11~9_combout  & (!\core|always11~10_combout  & !\core|Equal226~8_combout )))

	.dataa(\core|data_wr_en_buf~1_combout ),
	.datab(\core|always11~9_combout ),
	.datac(\core|always11~10_combout ),
	.datad(\core|Equal226~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~27 .lut_mask = 16'h0002;
defparam \core|ram_wr_addr_buf[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N18
cycloneive_lcell_comb \core|Equal277~84 (
// Equation(s):
// \core|Equal277~84_combout  = (\core|pipeline1 [2] & (\core|Equal277~39_combout  & (\core|pipeline1 [0] & \core|command_flag [2])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|Equal277~39_combout ),
	.datac(\core|pipeline1 [0]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal277~84_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~84 .lut_mask = 16'h8000;
defparam \core|Equal277~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~46 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~46_combout  = (\core|always11~12_combout  & (!\core|Equal226~8_combout  & ((!\core|Equal207~1_combout ) # (!\core|Equal277~84_combout ))))

	.dataa(\core|always11~12_combout ),
	.datab(\core|Equal277~84_combout ),
	.datac(\core|Equal207~1_combout ),
	.datad(\core|Equal226~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~46 .lut_mask = 16'h002A;
defparam \core|ram_wr_addr_buf[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \core|always11~3 (
// Equation(s):
// \core|always11~3_combout  = (\core|always11~12_combout  & ((!\core|Equal207~1_combout ) # (!\core|Equal277~84_combout )))

	.dataa(gnd),
	.datab(\core|Equal277~84_combout ),
	.datac(\core|Equal207~1_combout ),
	.datad(\core|always11~12_combout ),
	.cin(gnd),
	.combout(\core|always11~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~3 .lut_mask = 16'h3F00;
defparam \core|always11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \core|pipeline1_cmd[2]~6 (
// Equation(s):
// \core|pipeline1_cmd[2]~6_combout  = (\core|command_flag [2] & \core|pipeline1 [2])

	.dataa(\core|command_flag [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[2]~6 .lut_mask = 16'hAA00;
defparam \core|pipeline1_cmd[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \core|pipeline1_cmd[1]~7 (
// Equation(s):
// \core|pipeline1_cmd[1]~7_combout  = (\core|pipeline1 [1] & \core|command_flag [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|pipeline1 [1]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|pipeline1_cmd[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline1_cmd[1]~7 .lut_mask = 16'hF000;
defparam \core|pipeline1_cmd[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \core|Equal139~0 (
// Equation(s):
// \core|Equal139~0_combout  = (\core|pipeline1_cmd[2]~6_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[1]~7_combout  & !\core|pipeline1_cmd[3]~4_combout )))

	.dataa(\core|pipeline1_cmd[2]~6_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[1]~7_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|Equal139~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal139~0 .lut_mask = 16'h0080;
defparam \core|Equal139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \core|Equal231~0 (
// Equation(s):
// \core|Equal231~0_combout  = (\core|Equal139~0_combout  & (\core|pipeline1_cmd[6]~3_combout  & (\core|pipeline1_cmd[4]~0_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal139~0_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal231~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal231~0 .lut_mask = 16'h8000;
defparam \core|Equal231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \core|Equal232~0 (
// Equation(s):
// \core|Equal232~0_combout  = (\core|Equal139~0_combout  & (\core|pipeline1_cmd[6]~3_combout  & (\core|pipeline1_cmd[4]~0_combout  & !\core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal139~0_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal232~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal232~0 .lut_mask = 16'h0080;
defparam \core|Equal232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \core|always11~4 (
// Equation(s):
// \core|always11~4_combout  = (\core|Equal231~0_combout ) # ((\core|Equal232~0_combout ) # ((\core|Equal233~1_combout  & \core|pipeline1_cmd[4]~0_combout )))

	.dataa(\core|Equal231~0_combout ),
	.datab(\core|Equal233~1_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|Equal232~0_combout ),
	.cin(gnd),
	.combout(\core|always11~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~4 .lut_mask = 16'hFFEA;
defparam \core|always11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~47 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~47_combout  = (\core|Equal226~8_combout ) # ((\core|always11~3_combout  & \core|always11~4_combout ))

	.dataa(gnd),
	.datab(\core|always11~3_combout ),
	.datac(\core|always11~4_combout ),
	.datad(\core|Equal226~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~47 .lut_mask = 16'hFFC0;
defparam \core|ram_wr_addr_buf[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneive_lcell_comb \core|Equal277~61 (
// Equation(s):
// \core|Equal277~61_combout  = ((!\core|pipeline1 [4] & !\core|pipeline1 [5])) # (!\core|command_flag [2])

	.dataa(\core|command_flag [2]),
	.datab(gnd),
	.datac(\core|pipeline1 [4]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|Equal277~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~61 .lut_mask = 16'h555F;
defparam \core|Equal277~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \core|always6~62 (
// Equation(s):
// \core|always6~62_combout  = (\core|acc~20_combout  & (((!\core|pipeline1 [0] & !\core|pipeline1 [7])) # (!\core|command_flag [2])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|command_flag [2]),
	.datac(\core|acc~20_combout ),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|always6~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~62 .lut_mask = 16'h3070;
defparam \core|always6~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
cycloneive_lcell_comb \core|pipeline2_cmd[3]~2 (
// Equation(s):
// \core|pipeline2_cmd[3]~2_combout  = (\core|pipeline2 [3] & \core|command_flag [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|pipeline2 [3]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[3]~2 .lut_mask = 16'hF000;
defparam \core|pipeline2_cmd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N14
cycloneive_lcell_comb \core|Equal240~0 (
// Equation(s):
// \core|Equal240~0_combout  = (\core|pipeline2 [4] & (\core|pipeline2 [0] & (!\core|pipeline2 [2] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [4]),
	.datab(\core|pipeline2 [0]),
	.datac(\core|pipeline2 [2]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal240~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal240~0 .lut_mask = 16'h0800;
defparam \core|Equal240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \core|Equal95~1 (
// Equation(s):
// \core|Equal95~1_combout  = (\core|Equal95~0_combout  & (\core|Equal211~2_combout  & (\core|Equal82~0_combout  & !\core|pipeline2_cmd[7]~6_combout )))

	.dataa(\core|Equal95~0_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|Equal82~0_combout ),
	.datad(\core|pipeline2_cmd[7]~6_combout ),
	.cin(gnd),
	.combout(\core|Equal95~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal95~1 .lut_mask = 16'h0080;
defparam \core|Equal95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \core|always12~7 (
// Equation(s):
// \core|always12~7_combout  = (!\core|Equal95~1_combout  & ((\core|pipeline2_cmd[1]~4_combout ) # ((\core|pipeline2_cmd[3]~2_combout ) # (!\core|Equal240~0_combout ))))

	.dataa(\core|pipeline2_cmd[1]~4_combout ),
	.datab(\core|pipeline2_cmd[3]~2_combout ),
	.datac(\core|Equal240~0_combout ),
	.datad(\core|Equal95~1_combout ),
	.cin(gnd),
	.combout(\core|always12~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~7 .lut_mask = 16'h00EF;
defparam \core|always12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \core|always24~0 (
// Equation(s):
// \core|always24~0_combout  = (!\core|Equal94~12_combout  & (\core|always12~7_combout  & ((!\core|always6~62_combout ) # (!\core|Equal206~0_combout ))))

	.dataa(\core|Equal94~12_combout ),
	.datab(\core|Equal206~0_combout ),
	.datac(\core|always6~62_combout ),
	.datad(\core|always12~7_combout ),
	.cin(gnd),
	.combout(\core|always24~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always24~0 .lut_mask = 16'h1500;
defparam \core|always24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
cycloneive_lcell_comb \core|always24~2 (
// Equation(s):
// \core|always24~2_combout  = ((\core|Equal277~61_combout  & \core|Equal277~55_combout )) # (!\core|always24~0_combout )

	.dataa(\core|Equal277~61_combout ),
	.datab(gnd),
	.datac(\core|Equal277~55_combout ),
	.datad(\core|always24~0_combout ),
	.cin(gnd),
	.combout(\core|always24~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always24~2 .lut_mask = 16'hA0FF;
defparam \core|always24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \core|sp[0]~11 (
// Equation(s):
// \core|sp[0]~11_combout  = \core|sp [0] $ (VCC)
// \core|sp[0]~12  = CARRY(\core|sp [0])

	.dataa(\core|sp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|sp[0]~11_combout ),
	.cout(\core|sp[0]~12 ));
// synopsys translate_off
defparam \core|sp[0]~11 .lut_mask = 16'h55AA;
defparam \core|sp[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \core|pipeline2_cmd[0]~1 (
// Equation(s):
// \core|pipeline2_cmd[0]~1_combout  = (\core|pipeline2 [0] & \core|command_flag [3])

	.dataa(gnd),
	.datab(\core|pipeline2 [0]),
	.datac(gnd),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|pipeline2_cmd[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline2_cmd[0]~1 .lut_mask = 16'hCC00;
defparam \core|pipeline2_cmd[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cycloneive_lcell_comb \core|Equal212~2 (
// Equation(s):
// \core|Equal212~2_combout  = (\core|pipeline2 [6] & (\core|command_flag [3] & !\core|pipeline2 [7]))

	.dataa(\core|pipeline2 [6]),
	.datab(\core|command_flag [3]),
	.datac(gnd),
	.datad(\core|pipeline2 [7]),
	.cin(gnd),
	.combout(\core|Equal212~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal212~2 .lut_mask = 16'h0088;
defparam \core|Equal212~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \core|Equal215~2 (
// Equation(s):
// \core|Equal215~2_combout  = (\core|pipeline2_cmd[0]~1_combout  & (\core|Equal212~2_combout  & (!\core|pipeline2_cmd[2]~3_combout  & \core|Equal215~3_combout )))

	.dataa(\core|pipeline2_cmd[0]~1_combout ),
	.datab(\core|Equal212~2_combout ),
	.datac(\core|pipeline2_cmd[2]~3_combout ),
	.datad(\core|Equal215~3_combout ),
	.cin(gnd),
	.combout(\core|Equal215~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal215~2 .lut_mask = 16'h0800;
defparam \core|Equal215~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N2
cycloneive_lcell_comb \core|Equal212~4 (
// Equation(s):
// \core|Equal212~4_combout  = (\core|command_flag [3] & (\core|Equal82~0_combout  & (\core|pipeline2 [1] & !\core|pipeline2 [5])))

	.dataa(\core|command_flag [3]),
	.datab(\core|Equal82~0_combout ),
	.datac(\core|pipeline2 [1]),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|Equal212~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal212~4 .lut_mask = 16'h0080;
defparam \core|Equal212~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \core|always12~0 (
// Equation(s):
// \core|always12~0_combout  = (!\core|Equal215~2_combout  & (((\core|pipeline2_cmd[4]~0_combout ) # (!\core|Equal212~4_combout )) # (!\core|Equal212~2_combout )))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|Equal212~2_combout ),
	.datac(\core|Equal212~4_combout ),
	.datad(\core|pipeline2_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|always12~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~0 .lut_mask = 16'h5515;
defparam \core|always12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
cycloneive_lcell_comb \core|Equal82~1 (
// Equation(s):
// \core|Equal82~1_combout  = (\core|command_flag [3] & (!\core|pipeline2 [7] & (!\core|pipeline2 [4] & \core|pipeline2 [5])))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|pipeline2 [4]),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|Equal82~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal82~1 .lut_mask = 16'h0200;
defparam \core|Equal82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \core|Equal216~0 (
// Equation(s):
// \core|Equal216~0_combout  = (\core|pipeline2_cmd[6]~5_combout  & (\core|pipeline2_cmd[1]~4_combout  & (\core|Equal82~0_combout  & \core|Equal82~1_combout )))

	.dataa(\core|pipeline2_cmd[6]~5_combout ),
	.datab(\core|pipeline2_cmd[1]~4_combout ),
	.datac(\core|Equal82~0_combout ),
	.datad(\core|Equal82~1_combout ),
	.cin(gnd),
	.combout(\core|Equal216~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal216~0 .lut_mask = 16'h8000;
defparam \core|Equal216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
cycloneive_lcell_comb \core|Equal213~1 (
// Equation(s):
// \core|Equal213~1_combout  = (\core|Equal213~0_combout  & (\core|pipeline2_cmd[0]~1_combout  & (\core|Equal212~3_combout  & !\core|pipeline2_cmd[2]~3_combout )))

	.dataa(\core|Equal213~0_combout ),
	.datab(\core|pipeline2_cmd[0]~1_combout ),
	.datac(\core|Equal212~3_combout ),
	.datad(\core|pipeline2_cmd[2]~3_combout ),
	.cin(gnd),
	.combout(\core|Equal213~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal213~1 .lut_mask = 16'h0080;
defparam \core|Equal213~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cycloneive_lcell_comb \core|always12~1 (
// Equation(s):
// \core|always12~1_combout  = (!\core|Equal213~1_combout  & ((!\core|Equal212~4_combout ) # (!\core|Equal212~3_combout )))

	.dataa(\core|Equal213~1_combout ),
	.datab(gnd),
	.datac(\core|Equal212~3_combout ),
	.datad(\core|Equal212~4_combout ),
	.cin(gnd),
	.combout(\core|always12~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~1 .lut_mask = 16'h0555;
defparam \core|always12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \core|Equal217~0 (
// Equation(s):
// \core|Equal217~0_combout  = (\core|command_flag [3] & (\core|pipeline2 [1] & (\core|pipeline2 [6] & !\core|pipeline2 [3])))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [1]),
	.datac(\core|pipeline2 [6]),
	.datad(\core|pipeline2 [3]),
	.cin(gnd),
	.combout(\core|Equal217~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal217~0 .lut_mask = 16'h0080;
defparam \core|Equal217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \core|Equal217~1 (
// Equation(s):
// \core|Equal217~1_combout  = (\core|Equal217~0_combout  & (!\core|pipeline2_cmd[2]~3_combout  & (\core|pipeline2_cmd[0]~1_combout  & \core|Equal82~1_combout )))

	.dataa(\core|Equal217~0_combout ),
	.datab(\core|pipeline2_cmd[2]~3_combout ),
	.datac(\core|pipeline2_cmd[0]~1_combout ),
	.datad(\core|Equal82~1_combout ),
	.cin(gnd),
	.combout(\core|Equal217~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal217~1 .lut_mask = 16'h2000;
defparam \core|Equal217~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneive_lcell_comb \core|data_wr_en_buf~0 (
// Equation(s):
// \core|data_wr_en_buf~0_combout  = (\core|always12~0_combout  & (!\core|Equal216~0_combout  & (\core|always12~1_combout  & !\core|Equal217~1_combout )))

	.dataa(\core|always12~0_combout ),
	.datab(\core|Equal216~0_combout ),
	.datac(\core|always12~1_combout ),
	.datad(\core|Equal217~1_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~0 .lut_mask = 16'h0020;
defparam \core|data_wr_en_buf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
cycloneive_lcell_comb \core|always11~7 (
// Equation(s):
// \core|always11~7_combout  = (\core|Equal93~0_combout  & ((\core|pipeline2_cmd[6]~5_combout  & (\core|pipeline2_cmd[4]~0_combout  & \core|pipeline2_cmd[7]~6_combout )) # (!\core|pipeline2_cmd[6]~5_combout  & ((!\core|pipeline2_cmd[7]~6_combout )))))

	.dataa(\core|pipeline2_cmd[6]~5_combout ),
	.datab(\core|Equal93~0_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|pipeline2_cmd[7]~6_combout ),
	.cin(gnd),
	.combout(\core|always11~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~7 .lut_mask = 16'h8044;
defparam \core|always11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneive_lcell_comb \core|data_wr_en_buf~5 (
// Equation(s):
// \core|data_wr_en_buf~5_combout  = ((\core|pipeline2_cmd[5]~7_combout  & (!\core|Equal212~3_combout )) # (!\core|pipeline2_cmd[5]~7_combout  & ((!\core|Equal220~0_combout )))) # (!\core|Equal88~2_combout )

	.dataa(\core|Equal88~2_combout ),
	.datab(\core|Equal212~3_combout ),
	.datac(\core|Equal220~0_combout ),
	.datad(\core|pipeline2_cmd[5]~7_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~5 .lut_mask = 16'h775F;
defparam \core|data_wr_en_buf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \core|always11~8 (
// Equation(s):
// \core|always11~8_combout  = ((\core|always11~7_combout ) # ((\core|Equal218~0_combout ) # (!\core|data_wr_en_buf~5_combout ))) # (!\core|data_wr_en_buf~0_combout )

	.dataa(\core|data_wr_en_buf~0_combout ),
	.datab(\core|always11~7_combout ),
	.datac(\core|data_wr_en_buf~5_combout ),
	.datad(\core|Equal218~0_combout ),
	.cin(gnd),
	.combout(\core|always11~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~8 .lut_mask = 16'hFFDF;
defparam \core|always11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~50 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~50_combout  = (\core|always11~10_combout ) # ((\core|always11~8_combout ) # ((\core|always11~9_combout ) # (!\core|data_wr_en_buf~1_combout )))

	.dataa(\core|always11~10_combout ),
	.datab(\core|always11~8_combout ),
	.datac(\core|data_wr_en_buf~1_combout ),
	.datad(\core|always11~9_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~50 .lut_mask = 16'hFFEF;
defparam \core|ram_wr_addr_buf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \core|Equal224~0 (
// Equation(s):
// \core|Equal224~0_combout  = (\core|Equal213~0_combout  & (\core|pipeline2_cmd[6]~5_combout  & (\core|Equal89~8_combout  & !\core|pipeline2_cmd[4]~0_combout )))

	.dataa(\core|Equal213~0_combout ),
	.datab(\core|pipeline2_cmd[6]~5_combout ),
	.datac(\core|Equal89~8_combout ),
	.datad(\core|pipeline2_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|Equal224~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal224~0 .lut_mask = 16'h0080;
defparam \core|Equal224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \core|always11~5 (
// Equation(s):
// \core|always11~5_combout  = (!\core|Equal224~0_combout  & (!\core|Equal223~3_combout  & \core|Equal225~0_combout ))

	.dataa(gnd),
	.datab(\core|Equal224~0_combout ),
	.datac(\core|Equal223~3_combout ),
	.datad(\core|Equal225~0_combout ),
	.cin(gnd),
	.combout(\core|always11~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~5 .lut_mask = 16'h0300;
defparam \core|always11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \core|always11~6 (
// Equation(s):
// \core|always11~6_combout  = (!\core|Equal222~0_combout  & (\core|always11~5_combout  & !\core|Equal221~0_combout ))

	.dataa(gnd),
	.datab(\core|Equal222~0_combout ),
	.datac(\core|always11~5_combout ),
	.datad(\core|Equal221~0_combout ),
	.cin(gnd),
	.combout(\core|always11~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~6 .lut_mask = 16'h0030;
defparam \core|always11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N31
dffeas \core|ram_rd_data_1[0] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_0[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[0] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~41 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~41_combout  = (\core|Equal235~0_combout  & ((!\core|Equal277~55_combout ) # (!\core|Equal207~0_combout )))

	.dataa(gnd),
	.datab(\core|Equal235~0_combout ),
	.datac(\core|Equal207~0_combout ),
	.datad(\core|Equal277~55_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~41 .lut_mask = 16'h0CCC;
defparam \core|ram_wr_addr_buf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~42 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~42_combout  = (\core|Equal277~54_combout ) # ((\core|Equal235~0_combout  & ((\core|Equal84~2_combout ) # (!\core|ram_wr_data_bit_operate~1_combout ))))

	.dataa(\core|Equal84~2_combout ),
	.datab(\core|Equal235~0_combout ),
	.datac(\core|ram_wr_data_bit_operate~1_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~42 .lut_mask = 16'hFF8C;
defparam \core|ram_wr_addr_buf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~64 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~64_combout  = (\core|ram_wr_addr_buf[1]~41_combout  & (((!\core|ram_wr_addr_buf[1]~42_combout )))) # (!\core|ram_wr_addr_buf[1]~41_combout  & ((\core|ram_wr_addr_buf[1]~42_combout  & ((\core|dp [0]))) # 
// (!\core|ram_wr_addr_buf[1]~42_combout  & (\core|sp [0]))))

	.dataa(\core|sp [0]),
	.datab(\core|ram_wr_addr_buf[1]~41_combout ),
	.datac(\core|ram_wr_addr_buf[1]~42_combout ),
	.datad(\core|dp [0]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~64 .lut_mask = 16'h3E0E;
defparam \core|ram_wr_addr_buf[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \core|sp_add1[0]~0 (
// Equation(s):
// \core|sp_add1[0]~0_combout  = \core|sp [0] $ (VCC)
// \core|sp_add1[0]~1  = CARRY(\core|sp [0])

	.dataa(\core|sp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|sp_add1[0]~0_combout ),
	.cout(\core|sp_add1[0]~1 ));
// synopsys translate_off
defparam \core|sp_add1[0]~0 .lut_mask = 16'h55AA;
defparam \core|sp_add1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~63 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~63_combout  = (!\core|always24~0_combout  & \core|sp_add1[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always24~0_combout ),
	.datad(\core|sp_add1[0]~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~63 .lut_mask = 16'h0F00;
defparam \core|ram_wr_addr_buf[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~43 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~43_combout  = (\core|ram_wr_addr_buf[1]~41_combout  & ((!\core|ram_wr_addr_buf[1]~42_combout ) # (!\core|pipeline1 [7])))

	.dataa(\core|pipeline1 [7]),
	.datab(\core|ram_wr_addr_buf[1]~41_combout ),
	.datac(\core|ram_wr_addr_buf[1]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~43 .lut_mask = 16'h4C4C;
defparam \core|ram_wr_addr_buf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~65 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~65_combout  = (\core|ram_wr_addr_buf[0]~64_combout  & (((\core|ram_wr_addr_buf[0]~63_combout ) # (!\core|ram_wr_addr_buf[1]~43_combout )))) # (!\core|ram_wr_addr_buf[0]~64_combout  & (\core|pipeline1 [3] & 
// ((\core|ram_wr_addr_buf[1]~43_combout ))))

	.dataa(\core|pipeline1 [3]),
	.datab(\core|ram_wr_addr_buf[0]~64_combout ),
	.datac(\core|ram_wr_addr_buf[0]~63_combout ),
	.datad(\core|ram_wr_addr_buf[1]~43_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~65 .lut_mask = 16'hE2CC;
defparam \core|ram_wr_addr_buf[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~66 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~66_combout  = (\core|ram_wr_addr_buf[1]~46_combout  & (((\core|ram_wr_addr_buf[0]~65_combout ) # (\core|ram_wr_addr_buf[1]~47_combout )))) # (!\core|ram_wr_addr_buf[1]~46_combout  & (\rom|altsyncram_component|auto_generated|q_a 
// [0] & ((!\core|ram_wr_addr_buf[1]~47_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\core|ram_wr_addr_buf[1]~46_combout ),
	.datac(\core|ram_wr_addr_buf[0]~65_combout ),
	.datad(\core|ram_wr_addr_buf[1]~47_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~66 .lut_mask = 16'hCCE2;
defparam \core|ram_wr_addr_buf[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~67 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~67_combout  = (\core|ram_wr_addr_buf[1]~47_combout  & ((\core|ram_wr_addr_buf[0]~66_combout  & ((\core|ram_rd_data_0[0]~8_combout ))) # (!\core|ram_wr_addr_buf[0]~66_combout  & (\core|pipeline2 [0])))) # 
// (!\core|ram_wr_addr_buf[1]~47_combout  & (((\core|ram_wr_addr_buf[0]~66_combout ))))

	.dataa(\core|ram_wr_addr_buf[1]~47_combout ),
	.datab(\core|pipeline2 [0]),
	.datac(\core|ram_wr_addr_buf[0]~66_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~67 .lut_mask = 16'hF858;
defparam \core|ram_wr_addr_buf[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~68 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~68_combout  = (!\core|ram_wr_addr_buf[2]~50_combout  & ((\core|always11~6_combout  & ((\core|ram_wr_addr_buf[0]~67_combout ))) # (!\core|always11~6_combout  & (\core|ram_rd_data_1 [0]))))

	.dataa(\core|ram_wr_addr_buf[2]~50_combout ),
	.datab(\core|always11~6_combout ),
	.datac(\core|ram_rd_data_1 [0]),
	.datad(\core|ram_wr_addr_buf[0]~67_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~68 .lut_mask = 16'h5410;
defparam \core|ram_wr_addr_buf[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \core|ram_wr_addr_buf[0]~69 (
// Equation(s):
// \core|ram_wr_addr_buf[0]~69_combout  = (\core|ram_wr_addr_buf[0]~68_combout ) # ((\core|pipeline1 [0] & \core|ram_wr_addr_buf[2]~50_combout ))

	.dataa(\core|pipeline1 [0]),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[0]~68_combout ),
	.datad(\core|ram_wr_addr_buf[2]~50_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[0]~69 .lut_mask = 16'hFAF0;
defparam \core|ram_wr_addr_buf[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneive_lcell_comb \core|Equal277~71 (
// Equation(s):
// \core|Equal277~71_combout  = (!\core|pipeline1_cmd[4]~0_combout  & (!\core|pipeline1_cmd[6]~3_combout  & (\core|pipeline1_cmd[7]~2_combout  & \core|Equal277~85_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|Equal277~85_combout ),
	.cin(gnd),
	.combout(\core|Equal277~71_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~71 .lut_mask = 16'h1000;
defparam \core|Equal277~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N6
cycloneive_lcell_comb \core|acc[4]~39 (
// Equation(s):
// \core|acc[4]~39_combout  = (\core|Equal277~71_combout  & ((\core|Equal277~73_combout ))) # (!\core|Equal277~71_combout  & (\core|Equal277~72_combout ))

	.dataa(gnd),
	.datab(\core|Equal277~71_combout ),
	.datac(\core|Equal277~72_combout ),
	.datad(\core|Equal277~73_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~39 .lut_mask = 16'hFC30;
defparam \core|acc[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_lcell_comb \core|da_high~2 (
// Equation(s):
// \core|da_high~2_combout  = \core|acc [6] $ (((!\core|acc [5] & \core|da_high~1_combout )))

	.dataa(\core|acc [5]),
	.datab(\core|da_high~1_combout ),
	.datac(gnd),
	.datad(\core|acc [6]),
	.cin(gnd),
	.combout(\core|da_high~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high~2 .lut_mask = 16'hBB44;
defparam \core|da_high~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~98 (
// Equation(s):
// \core|ram_wr_data_buf~98_combout  = (!\core|always12~0_combout  & (!\core|Equal213~1_combout  & ((!\core|Equal212~4_combout ) # (!\core|Equal212~3_combout ))))

	.dataa(\core|always12~0_combout ),
	.datab(\core|Equal212~3_combout ),
	.datac(\core|Equal213~1_combout ),
	.datad(\core|Equal212~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~98_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~98 .lut_mask = 16'h0105;
defparam \core|ram_wr_data_buf~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneive_lcell_comb \core|Equal277~80 (
// Equation(s):
// \core|Equal277~80_combout  = (\core|command_flag [2] & (\core|Equal277~57_combout  & (\core|pipeline1 [5] & \core|pipeline1 [6])))

	.dataa(\core|command_flag [2]),
	.datab(\core|Equal277~57_combout ),
	.datac(\core|pipeline1 [5]),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|Equal277~80_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~80 .lut_mask = 16'h8000;
defparam \core|Equal277~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneive_lcell_comb \core|add_a[3]~3 (
// Equation(s):
// \core|add_a[3]~3_combout  = (\core|always15~2_combout  & (\core|ram_rd_data_0[3]~38_combout  & ((!\core|always15~3_combout )))) # (!\core|always15~2_combout  & (((\core|acc [3]))))

	.dataa(\core|ram_rd_data_0[3]~38_combout ),
	.datab(\core|acc [3]),
	.datac(\core|always15~3_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[3]~3 .lut_mask = 16'h0ACC;
defparam \core|add_a[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \core|Add4~18 (
// Equation(s):
// \core|Add4~18_combout  = (\core|Equal277~56_combout  & (!\core|pipeline1_cmd[6]~3_combout  & (\core|always16~5_combout  & \rom|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\core|Equal277~56_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|always16~5_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~18 .lut_mask = 16'h2000;
defparam \core|Add4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \core|Add4~19 (
// Equation(s):
// \core|Add4~19_combout  = (\core|always16~4_combout  & (((\core|ram_rd_data_0[3]~38_combout  & !\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & ((\core|Add4~18_combout ) # ((\core|sub_flag~0_combout ))))

	.dataa(\core|Add4~18_combout ),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add4~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~19 .lut_mask = 16'h0FCA;
defparam \core|Add4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \core|Add4~20 (
// Equation(s):
// \core|Add4~20_combout  = (\core|Add4~0_combout  & ((\core|Add4~19_combout  & (!\rom|altsyncram_component|auto_generated|q_a [3])) # (!\core|Add4~19_combout  & ((!\core|ram_rd_data_0[3]~38_combout ))))) # (!\core|Add4~0_combout  & (((\core|Add4~19_combout 
// ))))

	.dataa(\core|Add4~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|ram_rd_data_0[3]~38_combout ),
	.datad(\core|Add4~19_combout ),
	.cin(gnd),
	.combout(\core|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~20 .lut_mask = 16'h770A;
defparam \core|Add4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneive_lcell_comb \core|Add4~13 (
// Equation(s):
// \core|Add4~13_combout  = (\core|always16~5_combout  & (\core|Equal277~56_combout  & (\rom|altsyncram_component|auto_generated|q_a [2] & !\core|pipeline1_cmd[6]~3_combout )))

	.dataa(\core|always16~5_combout ),
	.datab(\core|Equal277~56_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\core|pipeline1_cmd[6]~3_combout ),
	.cin(gnd),
	.combout(\core|Add4~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~13 .lut_mask = 16'h0080;
defparam \core|Add4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \core|WideXor0~0 (
// Equation(s):
// \core|WideXor0~0_combout  = \core|acc [1] $ (\core|acc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|acc [1]),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|WideXor0~0 .lut_mask = 16'h0FF0;
defparam \core|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \core|always6~59 (
// Equation(s):
// \core|always6~59_combout  = ((\rom|altsyncram_component|auto_generated|q_a [4] & ((!\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\rom|altsyncram_component|auto_generated|q_a [4] & ((\rom|altsyncram_component|auto_generated|q_a [6]) # 
// (!\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [5])

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|always6~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~59 .lut_mask = 16'h5BFF;
defparam \core|always6~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \core|always6~60 (
// Equation(s):
// \core|always6~60_combout  = (\core|always6~59_combout  & (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\core|always6~59_combout ),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|always6~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~60 .lut_mask = 16'hA000;
defparam \core|always6~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \core|always6~58 (
// Equation(s):
// \core|always6~58_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [5] & (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|always6~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~58 .lut_mask = 16'h8000;
defparam \core|always6~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \core|pipeline0_cmd[3]~4 (
// Equation(s):
// \core|pipeline0_cmd[3]~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [3] & \core|command_flag [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\core|command_flag [1]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[3]~4 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \core|pipeline0_cmd[2]~6 (
// Equation(s):
// \core|pipeline0_cmd[2]~6_combout  = (\rom|altsyncram_component|auto_generated|q_a [2] & \core|command_flag [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\core|command_flag [1]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[2]~6 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \core|data_rd_en_buf~8 (
// Equation(s):
// \core|data_rd_en_buf~8_combout  = (!\core|pipeline0_cmd[3]~4_combout  & (\core|pipeline0_cmd[1]~5_combout  & ((\core|always6~58_combout ) # (\core|pipeline0_cmd[2]~6_combout ))))

	.dataa(\core|always6~58_combout ),
	.datab(\core|pipeline0_cmd[3]~4_combout ),
	.datac(\core|pipeline0_cmd[2]~6_combout ),
	.datad(\core|pipeline0_cmd[1]~5_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~8 .lut_mask = 16'h3200;
defparam \core|data_rd_en_buf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cycloneive_lcell_comb \core|always6~17 (
// Equation(s):
// \core|always6~17_combout  = (\core|pipeline1 [1] & ((\core|pipeline1 [5] & (!\core|pipeline1 [7] & \core|pipeline1 [4])) # (!\core|pipeline1 [5] & (\core|pipeline1 [7]))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|pipeline1 [7]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|always6~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~17 .lut_mask = 16'h2820;
defparam \core|always6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneive_lcell_comb \core|always6~16 (
// Equation(s):
// \core|always6~16_combout  = (\core|pipeline1 [1] & (((\core|pipeline1 [7])))) # (!\core|pipeline1 [1] & ((\core|pipeline1 [5]) # ((\core|pipeline1 [4] & !\core|pipeline1 [7]))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|pipeline1 [4]),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|always6~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~16 .lut_mask = 16'hEE54;
defparam \core|always6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
cycloneive_lcell_comb \core|always6~13 (
// Equation(s):
// \core|always6~13_combout  = (\core|command_flag [2] & ((\core|pipeline1 [6] & (\core|always6~17_combout )) # (!\core|pipeline1 [6] & ((\core|always6~16_combout )))))

	.dataa(\core|command_flag [2]),
	.datab(\core|always6~17_combout ),
	.datac(\core|always6~16_combout ),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|always6~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~13 .lut_mask = 16'h88A0;
defparam \core|always6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneive_lcell_comb \core|always6~63 (
// Equation(s):
// \core|always6~63_combout  = (\core|always6~13_combout  & (!\core|pipeline1 [3] & (!\core|pipeline1 [0] & !\core|pipeline1 [2])))

	.dataa(\core|always6~13_combout ),
	.datab(\core|pipeline1 [3]),
	.datac(\core|pipeline1 [0]),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|always6~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~63 .lut_mask = 16'h0002;
defparam \core|always6~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \core|pipeline0_cmd[5]~3 (
// Equation(s):
// \core|pipeline0_cmd[5]~3_combout  = (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[5]~3 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \core|pipeline0_cmd[4]~2 (
// Equation(s):
// \core|pipeline0_cmd[4]~2_combout  = (\core|command_flag [1] & \rom|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\core|pipeline0_cmd[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|pipeline0_cmd[4]~2 .lut_mask = 16'hF000;
defparam \core|pipeline0_cmd[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \core|Equal79~0 (
// Equation(s):
// \core|Equal79~0_combout  = (!\rom|altsyncram_component|auto_generated|q_a [3] & (\core|command_flag [1] & (\rom|altsyncram_component|auto_generated|q_a [5] & !\rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|command_flag [1]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|Equal79~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal79~0 .lut_mask = 16'h0040;
defparam \core|Equal79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \core|Equal79~1 (
// Equation(s):
// \core|Equal79~1_combout  = (!\rom|altsyncram_component|auto_generated|q_a [7] & (\core|command_flag [1] & (\rom|altsyncram_component|auto_generated|q_a [1] & \core|Equal79~0_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|command_flag [1]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|Equal79~0_combout ),
	.cin(gnd),
	.combout(\core|Equal79~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal79~1 .lut_mask = 16'h4000;
defparam \core|Equal79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \core|Equal178~0 (
// Equation(s):
// \core|Equal178~0_combout  = (\core|Equal79~1_combout  & (((!\rom|altsyncram_component|auto_generated|q_a [6] & !\rom|altsyncram_component|auto_generated|q_a [0])) # (!\core|command_flag [1])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\core|command_flag [1]),
	.datad(\core|Equal79~1_combout ),
	.cin(gnd),
	.combout(\core|Equal178~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal178~0 .lut_mask = 16'h1F00;
defparam \core|Equal178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~25 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~25_combout  = (!\core|Equal178~0_combout  & ((\core|pipeline0_cmd[5]~3_combout  $ (!\core|pipeline0_cmd[4]~2_combout )) # (!\core|Equal177~0_combout )))

	.dataa(\core|pipeline0_cmd[5]~3_combout ),
	.datab(\core|Equal177~0_combout ),
	.datac(\core|pipeline0_cmd[4]~2_combout ),
	.datad(\core|Equal178~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~25 .lut_mask = 16'h00B7;
defparam \core|ram_rd_addr_buf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~78 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~78_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (\core|always6~63_combout  & \core|ram_rd_addr_buf[1]~25_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\core|always6~63_combout ),
	.datad(\core|ram_rd_addr_buf[1]~25_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~78 .lut_mask = 16'hA000;
defparam \core|ram_rd_addr_buf[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N12
cycloneive_lcell_comb \core|Equal277~67 (
// Equation(s):
// \core|Equal277~67_combout  = (\core|pipeline1 [6] & (\core|pipeline1 [5] & (\core|command_flag [2] & !\core|pipeline1 [4])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal277~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~67 .lut_mask = 16'h0080;
defparam \core|Equal277~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \core|Equal277~82 (
// Equation(s):
// \core|Equal277~82_combout  = (\core|pipeline1 [0] & (\core|Equal277~56_combout  & (\core|command_flag [2] & !\core|pipeline1 [7])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|Equal277~56_combout ),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|Equal277~82_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~82 .lut_mask = 16'h0080;
defparam \core|Equal277~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \core|acc~113 (
// Equation(s):
// \core|acc~113_combout  = (\core|pipeline1 [0] & (\core|command_flag [2] & (\core|acc~20_combout  & !\core|pipeline1 [7])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|command_flag [2]),
	.datac(\core|acc~20_combout ),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|acc~113_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~113 .lut_mask = 16'h0080;
defparam \core|acc~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \core|always6~55 (
// Equation(s):
// \core|always6~55_combout  = ((!\core|always6~62_combout  & (!\core|Equal277~82_combout  & !\core|acc~113_combout ))) # (!\core|Equal277~67_combout )

	.dataa(\core|Equal277~67_combout ),
	.datab(\core|always6~62_combout ),
	.datac(\core|Equal277~82_combout ),
	.datad(\core|acc~113_combout ),
	.cin(gnd),
	.combout(\core|always6~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~55 .lut_mask = 16'h5557;
defparam \core|always6~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneive_lcell_comb \core|always6~56 (
// Equation(s):
// \core|always6~56_combout  = (\core|Equal277~84_combout  & (!\core|Equal92~2_combout  & ((!\core|Equal277~61_combout ) # (!\core|Equal277~55_combout )))) # (!\core|Equal277~84_combout  & (((!\core|Equal277~61_combout ) # (!\core|Equal277~55_combout ))))

	.dataa(\core|Equal277~84_combout ),
	.datab(\core|Equal92~2_combout ),
	.datac(\core|Equal277~55_combout ),
	.datad(\core|Equal277~61_combout ),
	.cin(gnd),
	.combout(\core|always6~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~56 .lut_mask = 16'h0777;
defparam \core|always6~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cycloneive_lcell_comb \core|always6~68 (
// Equation(s):
// \core|always6~68_combout  = (\core|pipeline1 [3] & (((\core|pipeline1 [6])))) # (!\core|pipeline1 [3] & ((\core|pipeline1 [1] & ((\core|pipeline1 [6]))) # (!\core|pipeline1 [1] & ((!\core|pipeline1 [6]) # (!\core|pipeline1 [0])))))

	.dataa(\core|pipeline1 [3]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|pipeline1 [0]),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|always6~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~68 .lut_mask = 16'hEF11;
defparam \core|always6~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cycloneive_lcell_comb \core|always6~69 (
// Equation(s):
// \core|always6~69_combout  = (\core|always6~68_combout ) # ((\core|pipeline1 [4]) # ((!\core|pipeline1 [2] & !\core|pipeline1 [3])))

	.dataa(\core|always6~68_combout ),
	.datab(\core|pipeline1 [4]),
	.datac(\core|pipeline1 [2]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|always6~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~69 .lut_mask = 16'hEEEF;
defparam \core|always6~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cycloneive_lcell_comb \core|always6~64 (
// Equation(s):
// \core|always6~64_combout  = (((\core|always6~69_combout ) # (!\core|pipeline1 [5])) # (!\core|pipeline1 [7])) # (!\core|command_flag [2])

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [7]),
	.datac(\core|pipeline1 [5]),
	.datad(\core|always6~69_combout ),
	.cin(gnd),
	.combout(\core|always6~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~64 .lut_mask = 16'hFF7F;
defparam \core|always6~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N14
cycloneive_lcell_comb \core|acc~21 (
// Equation(s):
// \core|acc~21_combout  = (!\core|pipeline1 [6] & (!\core|pipeline1 [5] & (\core|pipeline1 [0] & \core|command_flag [2])))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|pipeline1 [0]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|acc~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~21 .lut_mask = 16'h1000;
defparam \core|acc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N26
cycloneive_lcell_comb \core|always6~61 (
// Equation(s):
// \core|always6~61_combout  = (((\core|pipeline1 [4] & \core|command_flag [2])) # (!\core|acc~21_combout )) # (!\core|Equal277~56_combout )

	.dataa(\core|pipeline1 [4]),
	.datab(\core|Equal277~56_combout ),
	.datac(\core|acc~21_combout ),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|always6~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~61 .lut_mask = 16'hBF3F;
defparam \core|always6~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N10
cycloneive_lcell_comb \core|always6~50 (
// Equation(s):
// \core|always6~50_combout  = (\core|always6~61_combout  & ((!\core|Equal277~84_combout ) # (!\core|Equal206~0_combout )))

	.dataa(gnd),
	.datab(\core|Equal206~0_combout ),
	.datac(\core|always6~61_combout ),
	.datad(\core|Equal277~84_combout ),
	.cin(gnd),
	.combout(\core|always6~50_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~50 .lut_mask = 16'h30F0;
defparam \core|always6~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N4
cycloneive_lcell_comb \core|always6~51 (
// Equation(s):
// \core|always6~51_combout  = (((\core|pipeline1_cmd[7]~2_combout  & !\core|pipeline1_cmd[4]~0_combout )) # (!\core|Equal137~0_combout )) # (!\core|Equal277~84_combout )

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|Equal277~84_combout ),
	.datad(\core|Equal137~0_combout ),
	.cin(gnd),
	.combout(\core|always6~51_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~51 .lut_mask = 16'h2FFF;
defparam \core|always6~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N0
cycloneive_lcell_comb \core|always6~52 (
// Equation(s):
// \core|always6~52_combout  = ((!\core|Equal277~84_combout  & ((\core|pipeline1_cmd[7]~2_combout ) # (!\core|acc~20_combout )))) # (!\core|Equal209~0_combout )

	.dataa(\core|Equal277~84_combout ),
	.datab(\core|acc~20_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|Equal209~0_combout ),
	.cin(gnd),
	.combout(\core|always6~52_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~52 .lut_mask = 16'h51FF;
defparam \core|always6~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneive_lcell_comb \core|Equal277~58 (
// Equation(s):
// \core|Equal277~58_combout  = (\core|command_flag [2] & (\core|pipeline1 [6] & (!\core|pipeline1 [5] & \core|pipeline1 [4])))

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [6]),
	.datac(\core|pipeline1 [5]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal277~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~58 .lut_mask = 16'h0800;
defparam \core|Equal277~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \core|always6~53 (
// Equation(s):
// \core|always6~53_combout  = ((!\core|Equal277~82_combout  & (!\core|always6~62_combout  & !\core|acc~113_combout ))) # (!\core|Equal277~58_combout )

	.dataa(\core|Equal277~82_combout ),
	.datab(\core|always6~62_combout ),
	.datac(\core|acc~113_combout ),
	.datad(\core|Equal277~58_combout ),
	.cin(gnd),
	.combout(\core|always6~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~53 .lut_mask = 16'h01FF;
defparam \core|always6~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \core|always6~54 (
// Equation(s):
// \core|always6~54_combout  = (\core|always6~50_combout  & (\core|always6~51_combout  & (\core|always6~52_combout  & \core|always6~53_combout )))

	.dataa(\core|always6~50_combout ),
	.datab(\core|always6~51_combout ),
	.datac(\core|always6~52_combout ),
	.datad(\core|always6~53_combout ),
	.cin(gnd),
	.combout(\core|always6~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~54 .lut_mask = 16'h8000;
defparam \core|always6~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \core|always6~57 (
// Equation(s):
// \core|always6~57_combout  = (\core|always6~55_combout  & (\core|always6~56_combout  & (\core|always6~64_combout  & \core|always6~54_combout )))

	.dataa(\core|always6~55_combout ),
	.datab(\core|always6~56_combout ),
	.datac(\core|always6~64_combout ),
	.datad(\core|always6~54_combout ),
	.cin(gnd),
	.combout(\core|always6~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~57 .lut_mask = 16'h8000;
defparam \core|always6~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cycloneive_lcell_comb \core|always6~66 (
// Equation(s):
// \core|always6~66_combout  = (\core|pipeline1 [4] & (((!\core|pipeline1 [5])) # (!\core|pipeline1 [6]))) # (!\core|pipeline1 [4] & (\core|pipeline1 [6] $ (((!\core|pipeline1 [5]) # (!\core|pipeline1 [7])))))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|pipeline1 [6]),
	.datac(\core|pipeline1 [7]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|always6~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~66 .lut_mask = 16'h63BB;
defparam \core|always6~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cycloneive_lcell_comb \core|always6~67 (
// Equation(s):
// \core|always6~67_combout  = (\core|pipeline1 [2] & ((\core|always6~66_combout ) # ((!\core|pipeline1 [4] & \core|pipeline1 [6])))) # (!\core|pipeline1 [2] & (!\core|pipeline1 [4] & (\core|pipeline1 [6] & \core|always6~66_combout )))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|pipeline1 [6]),
	.datac(\core|pipeline1 [2]),
	.datad(\core|always6~66_combout ),
	.cin(gnd),
	.combout(\core|always6~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~67 .lut_mask = 16'hF440;
defparam \core|always6~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \core|always6~65 (
// Equation(s):
// \core|always6~65_combout  = (\core|always6~67_combout  & (\core|pipeline1 [1] & (!\core|pipeline1 [3] & \core|command_flag [2])))

	.dataa(\core|always6~67_combout ),
	.datab(\core|pipeline1 [1]),
	.datac(\core|pipeline1 [3]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|always6~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|always6~65 .lut_mask = 16'h0800;
defparam \core|always6~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~26 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~26_combout  = ((!\core|data_rd_en_buf~8_combout  & (\core|ram_rd_addr_buf[5]~78_combout  & !\core|always6~65_combout ))) # (!\core|always6~57_combout )

	.dataa(\core|data_rd_en_buf~8_combout ),
	.datab(\core|ram_rd_addr_buf[5]~78_combout ),
	.datac(\core|always6~57_combout ),
	.datad(\core|always6~65_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~26 .lut_mask = 16'h0F4F;
defparam \core|ram_rd_addr_buf[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \core|use_sp~0 (
// Equation(s):
// \core|use_sp~0_combout  = (!\core|Equal178~0_combout  & ((\core|pipeline0_cmd[5]~3_combout ) # ((!\core|pipeline0_cmd[4]~2_combout ) # (!\core|Equal177~0_combout ))))

	.dataa(\core|pipeline0_cmd[5]~3_combout ),
	.datab(\core|Equal177~0_combout ),
	.datac(\core|pipeline0_cmd[4]~2_combout ),
	.datad(\core|Equal178~0_combout ),
	.cin(gnd),
	.combout(\core|use_sp~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|use_sp~0 .lut_mask = 16'h00BF;
defparam \core|use_sp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~28 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~28_combout  = (\core|always6~65_combout ) # ((!\core|Equal176~8_combout  & !\core|use_sp~0_combout ))

	.dataa(gnd),
	.datab(\core|always6~65_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~28 .lut_mask = 16'hCCCF;
defparam \core|ram_rd_addr_buf[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \core|sp[1]~15 (
// Equation(s):
// \core|sp[1]~15_combout  = (\core|sp [1] & ((\core|always24~2_combout  & (!\core|sp[0]~12 )) # (!\core|always24~2_combout  & (\core|sp[0]~12  & VCC)))) # (!\core|sp [1] & ((\core|always24~2_combout  & ((\core|sp[0]~12 ) # (GND))) # 
// (!\core|always24~2_combout  & (!\core|sp[0]~12 ))))
// \core|sp[1]~16  = CARRY((\core|sp [1] & (\core|always24~2_combout  & !\core|sp[0]~12 )) # (!\core|sp [1] & ((\core|always24~2_combout ) # (!\core|sp[0]~12 ))))

	.dataa(\core|sp [1]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[0]~12 ),
	.combout(\core|sp[1]~15_combout ),
	.cout(\core|sp[1]~16 ));
// synopsys translate_off
defparam \core|sp[1]~15 .lut_mask = 16'h694D;
defparam \core|sp[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \core|sp[2]~17 (
// Equation(s):
// \core|sp[2]~17_combout  = ((\core|sp [2] $ (\core|always24~2_combout  $ (\core|sp[1]~16 )))) # (GND)
// \core|sp[2]~18  = CARRY((\core|sp [2] & ((!\core|sp[1]~16 ) # (!\core|always24~2_combout ))) # (!\core|sp [2] & (!\core|always24~2_combout  & !\core|sp[1]~16 )))

	.dataa(\core|sp [2]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[1]~16 ),
	.combout(\core|sp[2]~17_combout ),
	.cout(\core|sp[2]~18 ));
// synopsys translate_off
defparam \core|sp[2]~17 .lut_mask = 16'h962B;
defparam \core|sp[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \core|Equal97~0 (
// Equation(s):
// \core|Equal97~0_combout  = (\core|Equal82~0_combout  & (\core|Equal82~1_combout  & (!\core|pipeline2_cmd[6]~5_combout  & \core|pipeline2_cmd[1]~4_combout )))

	.dataa(\core|Equal82~0_combout ),
	.datab(\core|Equal82~1_combout ),
	.datac(\core|pipeline2_cmd[6]~5_combout ),
	.datad(\core|pipeline2_cmd[1]~4_combout ),
	.cin(gnd),
	.combout(\core|Equal97~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal97~0 .lut_mask = 16'h0800;
defparam \core|Equal97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \core|sp[1]~10 (
// Equation(s):
// \core|sp[1]~10_combout  = (!\core|Equal97~0_combout  & (((!\core|Equal211~2_combout ) # (!\core|Equal82~0_combout )) # (!\core|Equal98~0_combout )))

	.dataa(\core|Equal98~0_combout ),
	.datab(\core|Equal82~0_combout ),
	.datac(\core|Equal97~0_combout ),
	.datad(\core|Equal211~2_combout ),
	.cin(gnd),
	.combout(\core|sp[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp[1]~10 .lut_mask = 16'h070F;
defparam \core|sp[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N22
cycloneive_lcell_comb \core|sp[1]~29 (
// Equation(s):
// \core|sp[1]~29_combout  = (((\core|pipeline1 [6]) # (!\core|command_flag [2])) # (!\core|always6~62_combout )) # (!\core|pipeline1 [5])

	.dataa(\core|pipeline1 [5]),
	.datab(\core|always6~62_combout ),
	.datac(\core|pipeline1 [6]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|sp[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp[1]~29 .lut_mask = 16'hF7FF;
defparam \core|sp[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \core|sp[1]~13 (
// Equation(s):
// \core|sp[1]~13_combout  = (\core|sp[1]~10_combout  & (\core|sp[1]~29_combout  & ((!\core|Equal277~55_combout ) # (!\core|Equal92~1_combout ))))

	.dataa(\core|sp[1]~10_combout ),
	.datab(\core|Equal92~1_combout ),
	.datac(\core|sp[1]~29_combout ),
	.datad(\core|Equal277~55_combout ),
	.cin(gnd),
	.combout(\core|sp[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp[1]~13 .lut_mask = 16'h20A0;
defparam \core|sp[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \core|sp[7]~14 (
// Equation(s):
// \core|sp[7]~14_combout  = (\core|work_en~0_combout  & (((\core|always24~2_combout ) # (\core|always24~1_combout )) # (!\core|sp[1]~13_combout )))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|sp[1]~13_combout ),
	.datac(\core|always24~2_combout ),
	.datad(\core|always24~1_combout ),
	.cin(gnd),
	.combout(\core|sp[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp[7]~14 .lut_mask = 16'hAAA2;
defparam \core|sp[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \core|sp[2] (
	.clk(\clk~input_o ),
	.d(\core|sp[2]~17_combout ),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[2] .is_wysiwyg = "true";
defparam \core|sp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \core|sp[3]~19 (
// Equation(s):
// \core|sp[3]~19_combout  = (\core|sp [3] & ((\core|always24~2_combout  & (!\core|sp[2]~18 )) # (!\core|always24~2_combout  & (\core|sp[2]~18  & VCC)))) # (!\core|sp [3] & ((\core|always24~2_combout  & ((\core|sp[2]~18 ) # (GND))) # 
// (!\core|always24~2_combout  & (!\core|sp[2]~18 ))))
// \core|sp[3]~20  = CARRY((\core|sp [3] & (\core|always24~2_combout  & !\core|sp[2]~18 )) # (!\core|sp [3] & ((\core|always24~2_combout ) # (!\core|sp[2]~18 ))))

	.dataa(\core|sp [3]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[2]~18 ),
	.combout(\core|sp[3]~19_combout ),
	.cout(\core|sp[3]~20 ));
// synopsys translate_off
defparam \core|sp[3]~19 .lut_mask = 16'h694D;
defparam \core|sp[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \core|sp[3] (
	.clk(\clk~input_o ),
	.d(\core|sp[3]~19_combout ),
	.asdata(\core|same_byte[3]~4_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[3] .is_wysiwyg = "true";
defparam \core|sp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \core|sp[4]~21 (
// Equation(s):
// \core|sp[4]~21_combout  = ((\core|sp [4] $ (\core|always24~2_combout  $ (\core|sp[3]~20 )))) # (GND)
// \core|sp[4]~22  = CARRY((\core|sp [4] & ((!\core|sp[3]~20 ) # (!\core|always24~2_combout ))) # (!\core|sp [4] & (!\core|always24~2_combout  & !\core|sp[3]~20 )))

	.dataa(\core|sp [4]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[3]~20 ),
	.combout(\core|sp[4]~21_combout ),
	.cout(\core|sp[4]~22 ));
// synopsys translate_off
defparam \core|sp[4]~21 .lut_mask = 16'h962B;
defparam \core|sp[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \core|same_byte[4]~feeder (
// Equation(s):
// \core|same_byte[4]~feeder_combout  = \core|same_byte[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[4]~3_combout ),
	.cin(gnd),
	.combout(\core|same_byte[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[4]~feeder .lut_mask = 16'hFF00;
defparam \core|same_byte[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~80 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~80_combout  = (\core|always6~57_combout  & (((!\core|always6~59_combout ) # (!\core|command_flag [1])) # (!\rom|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|always6~57_combout ),
	.datac(\core|command_flag [1]),
	.datad(\core|always6~59_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~80 .lut_mask = 16'h4CCC;
defparam \core|ram_rd_addr_buf[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf~39 (
// Equation(s):
// \core|ram_rd_addr_buf~39_combout  = (!\rom|altsyncram_component|auto_generated|q_a [7] & \rom|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~39 .lut_mask = 16'h0F00;
defparam \core|ram_rd_addr_buf~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~20 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~20_combout  = (\core|always6~62_combout  & (\core|pipeline1_cmd[5]~1_combout  & (!\core|pipeline1_cmd[6]~3_combout  & !\core|always6~63_combout )))

	.dataa(\core|always6~62_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~20 .lut_mask = 16'h0008;
defparam \core|ram_rd_addr_buf[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \core|Add25~0 (
// Equation(s):
// \core|Add25~0_combout  = \core|sp [0] $ (VCC)
// \core|Add25~1  = CARRY(\core|sp [0])

	.dataa(\core|sp [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add25~0_combout ),
	.cout(\core|Add25~1 ));
// synopsys translate_off
defparam \core|Add25~0 .lut_mask = 16'h55AA;
defparam \core|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \core|ram_rd_addr_buf~40 (
// Equation(s):
// \core|ram_rd_addr_buf~40_combout  = (\core|ram_rd_addr_buf~39_combout  & ((\core|always6~63_combout ) # ((\core|ram_rd_addr_buf[6]~20_combout  & \core|Add25~0_combout )))) # (!\core|ram_rd_addr_buf~39_combout  & (\core|ram_rd_addr_buf[6]~20_combout  & 
// (\core|Add25~0_combout )))

	.dataa(\core|ram_rd_addr_buf~39_combout ),
	.datab(\core|ram_rd_addr_buf[6]~20_combout ),
	.datac(\core|Add25~0_combout ),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~40 .lut_mask = 16'hEAC0;
defparam \core|ram_rd_addr_buf~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \core|ram_rd_addr_buf~41 (
// Equation(s):
// \core|ram_rd_addr_buf~41_combout  = (!\core|Equal176~8_combout  & ((\core|use_sp~0_combout  & ((\core|ram_rd_addr_buf~40_combout ))) # (!\core|use_sp~0_combout  & (\core|sp [0]))))

	.dataa(\core|Equal176~8_combout ),
	.datab(\core|sp [0]),
	.datac(\core|ram_rd_addr_buf~40_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~41 .lut_mask = 16'h5044;
defparam \core|ram_rd_addr_buf~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \core|ram_rd_addr_buf~42 (
// Equation(s):
// \core|ram_rd_addr_buf~42_combout  = (!\core|always6~65_combout  & ((\core|ram_rd_addr_buf~41_combout ) # ((\core|dp [0] & \core|Equal176~8_combout ))))

	.dataa(\core|dp [0]),
	.datab(\core|always6~65_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|ram_rd_addr_buf~41_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~42 .lut_mask = 16'h3320;
defparam \core|ram_rd_addr_buf~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \core|ram_rd_addr_buf~43 (
// Equation(s):
// \core|ram_rd_addr_buf~43_combout  = (!\core|data_rd_en_buf~8_combout  & ((\core|ram_rd_addr_buf~42_combout ) # ((\core|always6~65_combout  & \core|ram_rd_data_0[0]~8_combout ))))

	.dataa(\core|data_rd_en_buf~8_combout ),
	.datab(\core|always6~65_combout ),
	.datac(\core|ram_rd_data_0[0]~8_combout ),
	.datad(\core|ram_rd_addr_buf~42_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~43 .lut_mask = 16'h5540;
defparam \core|ram_rd_addr_buf~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \core|ram_rd_addr_buf~79 (
// Equation(s):
// \core|ram_rd_addr_buf~79_combout  = (\core|ram_rd_addr_buf~43_combout ) # ((\core|data_rd_en_buf~8_combout  & (\rom|altsyncram_component|auto_generated|q_a [0] & \core|command_flag [1])))

	.dataa(\core|data_rd_en_buf~8_combout ),
	.datab(\core|ram_rd_addr_buf~43_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\core|command_flag [1]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~79_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~79 .lut_mask = 16'hECCC;
defparam \core|ram_rd_addr_buf~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \core|ram_rd_addr_buf[0]~44 (
// Equation(s):
// \core|ram_rd_addr_buf[0]~44_combout  = (\core|ram_rd_addr_buf[1]~80_combout  & (((\core|ram_rd_addr_buf~79_combout  & !\core|always6~60_combout )))) # (!\core|ram_rd_addr_buf[1]~80_combout  & (\rom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\core|ram_rd_addr_buf[1]~80_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\core|ram_rd_addr_buf~79_combout ),
	.datad(\core|always6~60_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[0]~44 .lut_mask = 16'h44E4;
defparam \core|ram_rd_addr_buf[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[0]~75 (
// Equation(s):
// \core|ram_rd_addr_buf[0]~75_combout  = (\rst~input_o  & \core|ram_rd_addr_buf[0]~44_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\core|ram_rd_addr_buf[0]~44_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[0]~75 .lut_mask = 16'hCC00;
defparam \core|ram_rd_addr_buf[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \core|psw_f0~0 (
// Equation(s):
// \core|psw_f0~0_combout  = (\core|data_wr_en_buf~11_combout  & (\core|Equal201~0_combout  & \core|work_en~0_combout ))

	.dataa(\core|data_wr_en_buf~11_combout ),
	.datab(gnd),
	.datac(\core|Equal201~0_combout ),
	.datad(\core|work_en~0_combout ),
	.cin(gnd),
	.combout(\core|psw_f0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_f0~0 .lut_mask = 16'hA000;
defparam \core|psw_f0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \core|psw_rs1 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|psw_f0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_rs1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_rs1 .is_wysiwyg = "true";
defparam \core|psw_rs1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~65 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~65_combout  = (\core|always6~60_combout ) # ((\core|always6~57_combout  & \core|data_rd_en_buf~8_combout ))

	.dataa(\core|always6~57_combout ),
	.datab(\core|always6~60_combout ),
	.datac(\core|data_rd_en_buf~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~65 .lut_mask = 16'hECEC;
defparam \core|ram_rd_addr_buf[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \core|data_rd_en_buf~9 (
// Equation(s):
// \core|data_rd_en_buf~9_combout  = (\core|always6~57_combout  & !\core|data_rd_en_buf~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always6~57_combout ),
	.datad(\core|data_rd_en_buf~8_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~9 .lut_mask = 16'h00F0;
defparam \core|data_rd_en_buf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \core|Add25~2 (
// Equation(s):
// \core|Add25~2_combout  = (\core|sp [1] & (\core|Add25~1  & VCC)) # (!\core|sp [1] & (!\core|Add25~1 ))
// \core|Add25~3  = CARRY((!\core|sp [1] & !\core|Add25~1 ))

	.dataa(\core|sp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~1 ),
	.combout(\core|Add25~2_combout ),
	.cout(\core|Add25~3 ));
// synopsys translate_off
defparam \core|Add25~2 .lut_mask = 16'hA505;
defparam \core|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \core|Add25~4 (
// Equation(s):
// \core|Add25~4_combout  = (\core|sp [2] & ((GND) # (!\core|Add25~3 ))) # (!\core|sp [2] & (\core|Add25~3  $ (GND)))
// \core|Add25~5  = CARRY((\core|sp [2]) # (!\core|Add25~3 ))

	.dataa(gnd),
	.datab(\core|sp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~3 ),
	.combout(\core|Add25~4_combout ),
	.cout(\core|Add25~5 ));
// synopsys translate_off
defparam \core|Add25~4 .lut_mask = 16'h3CCF;
defparam \core|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \core|Add25~6 (
// Equation(s):
// \core|Add25~6_combout  = (\core|sp [3] & (\core|Add25~5  & VCC)) # (!\core|sp [3] & (!\core|Add25~5 ))
// \core|Add25~7  = CARRY((!\core|sp [3] & !\core|Add25~5 ))

	.dataa(gnd),
	.datab(\core|sp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~5 ),
	.combout(\core|Add25~6_combout ),
	.cout(\core|Add25~7 ));
// synopsys translate_off
defparam \core|Add25~6 .lut_mask = 16'hC303;
defparam \core|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \core|Add25~8 (
// Equation(s):
// \core|Add25~8_combout  = (\core|sp [4] & ((GND) # (!\core|Add25~7 ))) # (!\core|sp [4] & (\core|Add25~7  $ (GND)))
// \core|Add25~9  = CARRY((\core|sp [4]) # (!\core|Add25~7 ))

	.dataa(gnd),
	.datab(\core|sp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~7 ),
	.combout(\core|Add25~8_combout ),
	.cout(\core|Add25~9 ));
// synopsys translate_off
defparam \core|Add25~8 .lut_mask = 16'h3CCF;
defparam \core|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf~19 (
// Equation(s):
// \core|ram_rd_addr_buf~19_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & \core|always6~63_combout )

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\core|always6~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~19 .lut_mask = 16'hC0C0;
defparam \core|ram_rd_addr_buf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \core|ram_rd_addr_buf~60 (
// Equation(s):
// \core|ram_rd_addr_buf~60_combout  = (\core|ram_rd_addr_buf[6]~20_combout  & ((\core|Add25~8_combout ) # ((\core|ram_rd_addr_buf~19_combout  & \rom|altsyncram_component|auto_generated|q_a [4])))) # (!\core|ram_rd_addr_buf[6]~20_combout  & 
// (((\core|ram_rd_addr_buf~19_combout  & \rom|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\core|ram_rd_addr_buf[6]~20_combout ),
	.datab(\core|Add25~8_combout ),
	.datac(\core|ram_rd_addr_buf~19_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~60 .lut_mask = 16'hF888;
defparam \core|ram_rd_addr_buf~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \core|ram_rd_addr_buf~61 (
// Equation(s):
// \core|ram_rd_addr_buf~61_combout  = (!\core|Equal176~8_combout  & ((\core|use_sp~0_combout  & ((\core|ram_rd_addr_buf~60_combout ))) # (!\core|use_sp~0_combout  & (\core|sp [4]))))

	.dataa(\core|sp [4]),
	.datab(\core|ram_rd_addr_buf~60_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~61 .lut_mask = 16'h0C0A;
defparam \core|ram_rd_addr_buf~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \core|ram_rd_addr_buf~62 (
// Equation(s):
// \core|ram_rd_addr_buf~62_combout  = (!\core|always6~65_combout  & ((\core|ram_rd_addr_buf~61_combout ) # ((\core|dp [4] & \core|Equal176~8_combout ))))

	.dataa(\core|dp [4]),
	.datab(\core|always6~65_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|ram_rd_addr_buf~61_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~62 .lut_mask = 16'h3320;
defparam \core|ram_rd_addr_buf~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \core|ram_rd_addr_buf~63 (
// Equation(s):
// \core|ram_rd_addr_buf~63_combout  = (\core|data_rd_en_buf~9_combout  & ((\core|ram_rd_addr_buf~62_combout ) # ((\core|ram_rd_data_0[4]~23_combout  & \core|always6~65_combout ))))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\core|data_rd_en_buf~9_combout ),
	.datac(\core|always6~65_combout ),
	.datad(\core|ram_rd_addr_buf~62_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~63 .lut_mask = 16'hCC80;
defparam \core|ram_rd_addr_buf~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \core|ram_rd_addr_buf~64 (
// Equation(s):
// \core|ram_rd_addr_buf~64_combout  = (!\core|always6~60_combout  & ((\core|ram_rd_addr_buf~63_combout ) # ((!\core|always6~57_combout  & \rom|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\core|always6~57_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|ram_rd_addr_buf~63_combout ),
	.datad(\core|always6~60_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~64 .lut_mask = 16'h00F4;
defparam \core|ram_rd_addr_buf~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[4]~66 (
// Equation(s):
// \core|ram_rd_addr_buf[4]~66_combout  = (\rst~input_o  & ((\core|ram_rd_addr_buf~64_combout ) # ((\core|psw_rs1~q  & \core|ram_rd_addr_buf[3]~65_combout ))))

	.dataa(\core|psw_rs1~q ),
	.datab(\rst~input_o ),
	.datac(\core|ram_rd_addr_buf[3]~65_combout ),
	.datad(\core|ram_rd_addr_buf~64_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[4]~66 .lut_mask = 16'hCC80;
defparam \core|ram_rd_addr_buf[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~27 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~27_combout  = (\core|Equal176~8_combout ) # (\core|always6~65_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|always6~65_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~27 .lut_mask = 16'hFFF0;
defparam \core|ram_rd_addr_buf[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \core|sp[5]~23 (
// Equation(s):
// \core|sp[5]~23_combout  = (\core|sp [5] & ((\core|always24~2_combout  & (!\core|sp[4]~22 )) # (!\core|always24~2_combout  & (\core|sp[4]~22  & VCC)))) # (!\core|sp [5] & ((\core|always24~2_combout  & ((\core|sp[4]~22 ) # (GND))) # 
// (!\core|always24~2_combout  & (!\core|sp[4]~22 ))))
// \core|sp[5]~24  = CARRY((\core|sp [5] & (\core|always24~2_combout  & !\core|sp[4]~22 )) # (!\core|sp [5] & ((\core|always24~2_combout ) # (!\core|sp[4]~22 ))))

	.dataa(\core|sp [5]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[4]~22 ),
	.combout(\core|sp[5]~23_combout ),
	.cout(\core|sp[5]~24 ));
// synopsys translate_off
defparam \core|sp[5]~23 .lut_mask = 16'h694D;
defparam \core|sp[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \core|sp[6]~25 (
// Equation(s):
// \core|sp[6]~25_combout  = ((\core|sp [6] $ (\core|always24~2_combout  $ (\core|sp[5]~24 )))) # (GND)
// \core|sp[6]~26  = CARRY((\core|sp [6] & ((!\core|sp[5]~24 ) # (!\core|always24~2_combout ))) # (!\core|sp [6] & (!\core|always24~2_combout  & !\core|sp[5]~24 )))

	.dataa(\core|sp [6]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp[5]~24 ),
	.combout(\core|sp[6]~25_combout ),
	.cout(\core|sp[6]~26 ));
// synopsys translate_off
defparam \core|sp[6]~25 .lut_mask = 16'h962B;
defparam \core|sp[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \core|sp[6] (
	.clk(\clk~input_o ),
	.d(\core|sp[6]~25_combout ),
	.asdata(\core|same_byte[6]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[6] .is_wysiwyg = "true";
defparam \core|sp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \core|Add25~10 (
// Equation(s):
// \core|Add25~10_combout  = (\core|sp [5] & (\core|Add25~9  & VCC)) # (!\core|sp [5] & (!\core|Add25~9 ))
// \core|Add25~11  = CARRY((!\core|sp [5] & !\core|Add25~9 ))

	.dataa(gnd),
	.datab(\core|sp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~9 ),
	.combout(\core|Add25~10_combout ),
	.cout(\core|Add25~11 ));
// synopsys translate_off
defparam \core|Add25~10 .lut_mask = 16'hC303;
defparam \core|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \core|Add25~12 (
// Equation(s):
// \core|Add25~12_combout  = (\core|sp [6] & ((GND) # (!\core|Add25~11 ))) # (!\core|sp [6] & (\core|Add25~11  $ (GND)))
// \core|Add25~13  = CARRY((\core|sp [6]) # (!\core|Add25~11 ))

	.dataa(gnd),
	.datab(\core|sp [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add25~11 ),
	.combout(\core|Add25~12_combout ),
	.cout(\core|Add25~13 ));
// synopsys translate_off
defparam \core|Add25~12 .lut_mask = 16'h3CCF;
defparam \core|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~29 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~29_combout  = (\core|Equal137~0_combout  & (\core|always6~62_combout  & (\core|Add25~12_combout  & !\core|always6~63_combout )))

	.dataa(\core|Equal137~0_combout ),
	.datab(\core|always6~62_combout ),
	.datac(\core|Add25~12_combout ),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~29 .lut_mask = 16'h0080;
defparam \core|ram_rd_addr_buf[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~30 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~30_combout  = (\core|ram_rd_addr_buf[5]~27_combout  & (((\core|ram_rd_addr_buf[5]~28_combout )))) # (!\core|ram_rd_addr_buf[5]~27_combout  & ((\core|ram_rd_addr_buf[5]~28_combout  & (\core|sp [6])) # 
// (!\core|ram_rd_addr_buf[5]~28_combout  & ((\core|ram_rd_addr_buf[6]~29_combout )))))

	.dataa(\core|sp [6]),
	.datab(\core|ram_rd_addr_buf[5]~27_combout ),
	.datac(\core|ram_rd_addr_buf[5]~28_combout ),
	.datad(\core|ram_rd_addr_buf[6]~29_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~30 .lut_mask = 16'hE3E0;
defparam \core|ram_rd_addr_buf[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~31 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~31_combout  = (\core|ram_rd_addr_buf[5]~27_combout  & ((\core|ram_rd_addr_buf[6]~30_combout  & (\core|ram_rd_data_0[6]~18_combout )) # (!\core|ram_rd_addr_buf[6]~30_combout  & ((\core|dp [6]))))) # 
// (!\core|ram_rd_addr_buf[5]~27_combout  & (((\core|ram_rd_addr_buf[6]~30_combout ))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|ram_rd_addr_buf[5]~27_combout ),
	.datac(\core|dp [6]),
	.datad(\core|ram_rd_addr_buf[6]~30_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~31 .lut_mask = 16'hBBC0;
defparam \core|ram_rd_addr_buf[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~32 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~32_combout  = (\core|ram_rd_addr_buf[5]~26_combout  & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\core|ram_rd_addr_buf[5]~26_combout  & (!\core|data_rd_en_buf~8_combout  & ((\core|ram_rd_addr_buf[6]~31_combout 
// ))))

	.dataa(\core|data_rd_en_buf~8_combout ),
	.datab(\core|ram_rd_addr_buf[5]~26_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\core|ram_rd_addr_buf[6]~31_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~32 .lut_mask = 16'hD1C0;
defparam \core|ram_rd_addr_buf[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \core|ram_rd_addr_buf[6]~33 (
// Equation(s):
// \core|ram_rd_addr_buf[6]~33_combout  = (\rst~input_o  & (\core|ram_rd_addr_buf[6]~32_combout  & !\core|always6~60_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\core|ram_rd_addr_buf[6]~32_combout ),
	.datad(\core|always6~60_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[6]~33 .lut_mask = 16'h00C0;
defparam \core|ram_rd_addr_buf[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneive_lcell_comb \core|always10~4 (
// Equation(s):
// \core|always10~4_combout  = (!\core|ram_rd_addr_buf[5]~38_combout  & (!\core|ram_rd_addr_buf[4]~66_combout  & !\core|ram_rd_addr_buf[6]~33_combout ))

	.dataa(\core|ram_rd_addr_buf[5]~38_combout ),
	.datab(gnd),
	.datac(\core|ram_rd_addr_buf[4]~66_combout ),
	.datad(\core|ram_rd_addr_buf[6]~33_combout ),
	.cin(gnd),
	.combout(\core|always10~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~4 .lut_mask = 16'h0005;
defparam \core|always10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~45 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~45_combout  = (\core|always6~59_combout  & ((\core|pipeline0_cmd[3]~4_combout ) # ((\core|always6~57_combout  & \core|always6~65_combout )))) # (!\core|always6~59_combout  & (\core|always6~57_combout  & (\core|always6~65_combout 
// )))

	.dataa(\core|always6~59_combout ),
	.datab(\core|always6~57_combout ),
	.datac(\core|always6~65_combout ),
	.datad(\core|pipeline0_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~45 .lut_mask = 16'hEAC0;
defparam \core|ram_rd_addr_buf[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~54 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~54_combout  = (\core|always6~62_combout  & (\core|Equal137~0_combout  & \core|Add25~4_combout ))

	.dataa(gnd),
	.datab(\core|always6~62_combout ),
	.datac(\core|Equal137~0_combout ),
	.datad(\core|Add25~4_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~54 .lut_mask = 16'hC000;
defparam \core|ram_rd_addr_buf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~47 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~47_combout  = (!\core|Equal176~8_combout  & (\core|use_sp~0_combout  & ((!\core|always6~63_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|always6~63_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~47 .lut_mask = 16'h0700;
defparam \core|ram_rd_addr_buf[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~48 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~48_combout  = (\core|Equal176~8_combout ) # ((\core|always6~63_combout  & \core|use_sp~0_combout ))

	.dataa(gnd),
	.datab(\core|always6~63_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~48 .lut_mask = 16'hFCF0;
defparam \core|ram_rd_addr_buf[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~55 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~55_combout  = (\core|ram_rd_addr_buf[1]~25_combout  & (((!\core|ram_rd_addr_buf[1]~48_combout )))) # (!\core|ram_rd_addr_buf[1]~25_combout  & ((\core|ram_rd_addr_buf[1]~48_combout  & ((\core|dp [2]))) # 
// (!\core|ram_rd_addr_buf[1]~48_combout  & (\core|sp [2]))))

	.dataa(\core|sp [2]),
	.datab(\core|dp [2]),
	.datac(\core|ram_rd_addr_buf[1]~25_combout ),
	.datad(\core|ram_rd_addr_buf[1]~48_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~55 .lut_mask = 16'h0CFA;
defparam \core|ram_rd_addr_buf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~56 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~56_combout  = (\core|ram_rd_addr_buf[1]~47_combout  & ((\core|ram_rd_addr_buf[2]~55_combout  & ((\core|ram_rd_addr_buf[2]~54_combout ))) # (!\core|ram_rd_addr_buf[2]~55_combout  & (\rom|altsyncram_component|auto_generated|q_a 
// [5])))) # (!\core|ram_rd_addr_buf[1]~47_combout  & (((\core|ram_rd_addr_buf[2]~55_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|ram_rd_addr_buf[2]~54_combout ),
	.datac(\core|ram_rd_addr_buf[1]~47_combout ),
	.datad(\core|ram_rd_addr_buf[2]~55_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~56 .lut_mask = 16'hCFA0;
defparam \core|ram_rd_addr_buf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~57 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~57_combout  = (\core|ram_rd_addr_buf[1]~80_combout  & ((\core|ram_rd_addr_buf[1]~45_combout ) # ((\core|ram_rd_addr_buf[2]~56_combout )))) # (!\core|ram_rd_addr_buf[1]~80_combout  & (!\core|ram_rd_addr_buf[1]~45_combout  & 
// (\rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\core|ram_rd_addr_buf[1]~80_combout ),
	.datab(\core|ram_rd_addr_buf[1]~45_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\core|ram_rd_addr_buf[2]~56_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~57 .lut_mask = 16'hBA98;
defparam \core|ram_rd_addr_buf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~58 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~58_combout  = (\core|ram_rd_addr_buf[1]~45_combout  & ((\core|ram_rd_addr_buf[2]~57_combout  & (\core|ram_rd_data_0[2]~33_combout )) # (!\core|ram_rd_addr_buf[2]~57_combout  & ((\core|pipeline0_cmd[2]~6_combout ))))) # 
// (!\core|ram_rd_addr_buf[1]~45_combout  & (((\core|ram_rd_addr_buf[2]~57_combout ))))

	.dataa(\core|ram_rd_addr_buf[1]~45_combout ),
	.datab(\core|ram_rd_data_0[2]~33_combout ),
	.datac(\core|pipeline0_cmd[2]~6_combout ),
	.datad(\core|ram_rd_addr_buf[2]~57_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~58 .lut_mask = 16'hDDA0;
defparam \core|ram_rd_addr_buf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \core|ram_rd_addr_buf[2]~59 (
// Equation(s):
// \core|ram_rd_addr_buf[2]~59_combout  = (\core|ram_rd_addr_buf[2]~58_combout  & (\rst~input_o  & ((!\core|data_rd_en_buf~8_combout ) # (!\core|ram_rd_addr_buf[1]~80_combout ))))

	.dataa(\core|ram_rd_addr_buf[1]~80_combout ),
	.datab(\core|data_rd_en_buf~8_combout ),
	.datac(\core|ram_rd_addr_buf[2]~58_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[2]~59 .lut_mask = 16'h7000;
defparam \core|ram_rd_addr_buf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N15
dffeas \core|psw_rs0 (
	.clk(\clk~input_o ),
	.d(\core|same_byte[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|psw_f0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_rs0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_rs0 .is_wysiwyg = "true";
defparam \core|psw_rs0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~67 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~67_combout  = (!\rom|altsyncram_component|auto_generated|q_a [7] & \rom|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~67 .lut_mask = 16'h0F00;
defparam \core|ram_rd_addr_buf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~68 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~68_combout  = (\core|ram_rd_addr_buf[6]~20_combout  & ((\core|Add25~6_combout ) # ((\core|ram_rd_addr_buf[3]~67_combout  & \core|always6~63_combout )))) # (!\core|ram_rd_addr_buf[6]~20_combout  & 
// (\core|ram_rd_addr_buf[3]~67_combout  & ((\core|always6~63_combout ))))

	.dataa(\core|ram_rd_addr_buf[6]~20_combout ),
	.datab(\core|ram_rd_addr_buf[3]~67_combout ),
	.datac(\core|Add25~6_combout ),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~68 .lut_mask = 16'hECA0;
defparam \core|ram_rd_addr_buf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~69 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~69_combout  = (!\core|Equal176~8_combout  & ((\core|use_sp~0_combout  & (\core|ram_rd_addr_buf[3]~68_combout )) # (!\core|use_sp~0_combout  & ((\core|sp [3])))))

	.dataa(\core|use_sp~0_combout ),
	.datab(\core|Equal176~8_combout ),
	.datac(\core|ram_rd_addr_buf[3]~68_combout ),
	.datad(\core|sp [3]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~69 .lut_mask = 16'h3120;
defparam \core|ram_rd_addr_buf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~70 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~70_combout  = (\rom|altsyncram_component|auto_generated|q_a [3] & ((\core|ram_rd_addr_buf[5]~78_combout ) # ((\core|dp [3] & \core|Equal176~8_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a [3] & (\core|dp [3] & 
// (\core|Equal176~8_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|dp [3]),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|ram_rd_addr_buf[5]~78_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~70 .lut_mask = 16'hEAC0;
defparam \core|ram_rd_addr_buf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~71 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~71_combout  = (\core|always6~65_combout  & (\core|ram_rd_data_0[3]~38_combout )) # (!\core|always6~65_combout  & (((\core|ram_rd_addr_buf[3]~69_combout ) # (\core|ram_rd_addr_buf[3]~70_combout ))))

	.dataa(\core|always6~65_combout ),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|ram_rd_addr_buf[3]~69_combout ),
	.datad(\core|ram_rd_addr_buf[3]~70_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~71 .lut_mask = 16'hDDD8;
defparam \core|ram_rd_addr_buf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~72 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~72_combout  = (\core|always6~57_combout  & (!\core|data_rd_en_buf~8_combout  & ((\core|ram_rd_addr_buf[3]~71_combout )))) # (!\core|always6~57_combout  & (((\rom|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\core|data_rd_en_buf~8_combout ),
	.datab(\core|always6~57_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\core|ram_rd_addr_buf[3]~71_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~72 .lut_mask = 16'h7430;
defparam \core|ram_rd_addr_buf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \core|ram_rd_addr_buf[3]~73 (
// Equation(s):
// \core|ram_rd_addr_buf[3]~73_combout  = (\core|psw_rs0~q  & ((\core|ram_rd_addr_buf[3]~65_combout ) # ((!\core|always6~60_combout  & \core|ram_rd_addr_buf[3]~72_combout )))) # (!\core|psw_rs0~q  & (!\core|always6~60_combout  & 
// ((\core|ram_rd_addr_buf[3]~72_combout ))))

	.dataa(\core|psw_rs0~q ),
	.datab(\core|always6~60_combout ),
	.datac(\core|ram_rd_addr_buf[3]~65_combout ),
	.datad(\core|ram_rd_addr_buf[3]~72_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[3]~73 .lut_mask = 16'hB3A0;
defparam \core|ram_rd_addr_buf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~18 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~18_combout  = (\core|command_flag [1] & ((\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [4])) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (!\rom|altsyncram_component|auto_generated|q_a [4] & \rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\core|command_flag [1]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~18 .lut_mask = 16'h8280;
defparam \core|ram_rd_addr_buf[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~81 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~81_combout  = (((\rom|altsyncram_component|auto_generated|q_a [5] & \core|ram_rd_addr_buf[7]~18_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [3])) # (!\core|command_flag [1])

	.dataa(\core|command_flag [1]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|ram_rd_addr_buf[7]~18_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~81 .lut_mask = 16'hD5FF;
defparam \core|ram_rd_addr_buf[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~76 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~76_combout  = (!\core|data_rd_en_buf~8_combout  & (\core|always6~57_combout  & ((\core|ram_rd_data_0[7]~28_combout ) # (!\core|always6~65_combout ))))

	.dataa(\core|always6~65_combout ),
	.datab(\core|data_rd_en_buf~8_combout ),
	.datac(\core|always6~57_combout ),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~76_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~76 .lut_mask = 16'h3010;
defparam \core|ram_rd_addr_buf[7]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \core|sp[7]~27 (
// Equation(s):
// \core|sp[7]~27_combout  = \core|sp [7] $ (\core|always24~2_combout  $ (!\core|sp[6]~26 ))

	.dataa(\core|sp [7]),
	.datab(\core|always24~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\core|sp[6]~26 ),
	.combout(\core|sp[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp[7]~27 .lut_mask = 16'h6969;
defparam \core|sp[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \core|sp[7] (
	.clk(\clk~input_o ),
	.d(\core|sp[7]~27_combout ),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[7] .is_wysiwyg = "true";
defparam \core|sp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \core|Add25~14 (
// Equation(s):
// \core|Add25~14_combout  = \core|Add25~13  $ (!\core|sp [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|sp [7]),
	.cin(\core|Add25~13 ),
	.combout(\core|Add25~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add25~14 .lut_mask = 16'hF00F;
defparam \core|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \core|ram_rd_addr_buf~77 (
// Equation(s):
// \core|ram_rd_addr_buf~77_combout  = (\core|ram_rd_addr_buf[6]~20_combout  & ((\core|Add25~14_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [7] & \core|always6~63_combout )))) # (!\core|ram_rd_addr_buf[6]~20_combout  & 
// (((\rom|altsyncram_component|auto_generated|q_a [7] & \core|always6~63_combout ))))

	.dataa(\core|ram_rd_addr_buf[6]~20_combout ),
	.datab(\core|Add25~14_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf~77_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf~77 .lut_mask = 16'hF888;
defparam \core|ram_rd_addr_buf~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~21 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~21_combout  = (\core|Equal176~8_combout ) # ((\core|use_sp~0_combout  & ((\core|ram_rd_addr_buf~77_combout ))) # (!\core|use_sp~0_combout  & (\core|sp [7])))

	.dataa(\core|sp [7]),
	.datab(\core|ram_rd_addr_buf~77_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|use_sp~0_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~21 .lut_mask = 16'hFCFA;
defparam \core|ram_rd_addr_buf[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~22 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~22_combout  = (\core|always6~65_combout ) # ((\core|ram_rd_addr_buf[7]~21_combout  & ((\core|dp [7]) # (!\core|Equal176~8_combout ))))

	.dataa(\core|dp [7]),
	.datab(\core|ram_rd_addr_buf[7]~21_combout ),
	.datac(\core|Equal176~8_combout ),
	.datad(\core|always6~65_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~22 .lut_mask = 16'hFF8C;
defparam \core|ram_rd_addr_buf[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~23 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~23_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\core|ram_rd_addr_buf[7]~76_combout  & \core|ram_rd_addr_buf[7]~22_combout )) # (!\core|always6~57_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a 
// [7] & (((\core|ram_rd_addr_buf[7]~76_combout  & \core|ram_rd_addr_buf[7]~22_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|always6~57_combout ),
	.datac(\core|ram_rd_addr_buf[7]~76_combout ),
	.datad(\core|ram_rd_addr_buf[7]~22_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~23 .lut_mask = 16'hF222;
defparam \core|ram_rd_addr_buf[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \core|ram_rd_addr_buf[7]~24 (
// Equation(s):
// \core|ram_rd_addr_buf[7]~24_combout  = (\core|ram_rd_addr_buf[7]~81_combout  & (\core|ram_rd_addr_buf[7]~23_combout  & \rst~input_o ))

	.dataa(\core|ram_rd_addr_buf[7]~81_combout ),
	.datab(gnd),
	.datac(\core|ram_rd_addr_buf[7]~23_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[7]~24 .lut_mask = 16'hA000;
defparam \core|ram_rd_addr_buf[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \core|data_rd_en_buf~10 (
// Equation(s):
// \core|data_rd_en_buf~10_combout  = ((\rom|altsyncram_component|auto_generated|q_a [6] & (!\rom|altsyncram_component|auto_generated|q_a [4])) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [4]) # 
// (!\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\core|command_flag [1])

	.dataa(\core|command_flag [1]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~10 .lut_mask = 16'h7D7F;
defparam \core|data_rd_en_buf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \core|data_rd_en_buf~15 (
// Equation(s):
// \core|data_rd_en_buf~15_combout  = (\core|command_flag [1] & (\rom|altsyncram_component|auto_generated|q_a [3] & ((\core|data_rd_en_buf~10_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\core|data_rd_en_buf~10_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|command_flag [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~15 .lut_mask = 16'hB000;
defparam \core|data_rd_en_buf~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \core|data_rd_en_buf~12 (
// Equation(s):
// \core|data_rd_en_buf~12_combout  = ((\core|pipeline1_cmd[6]~3_combout  & (!\core|pipeline1_cmd[4]~0_combout )) # (!\core|pipeline1_cmd[6]~3_combout  & ((\core|pipeline1_cmd[4]~0_combout ) # (!\core|pipeline1_cmd[7]~2_combout )))) # 
// (!\core|pipeline1_cmd[5]~1_combout )

	.dataa(\core|pipeline1_cmd[6]~3_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~12 .lut_mask = 16'h7B7F;
defparam \core|data_rd_en_buf~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \core|data_rd_en_buf~11 (
// Equation(s):
// \core|data_rd_en_buf~11_combout  = (!\core|pipeline1 [3] & (\core|pipeline1 [1] & (\core|pipeline1 [2] & \core|command_flag [2])))

	.dataa(\core|pipeline1 [3]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|pipeline1 [2]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~11 .lut_mask = 16'h4000;
defparam \core|data_rd_en_buf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \core|data_rd_en_buf~13 (
// Equation(s):
// \core|data_rd_en_buf~13_combout  = (\core|always6~63_combout ) # ((\core|data_rd_en_buf~15_combout ) # ((\core|data_rd_en_buf~12_combout  & \core|data_rd_en_buf~11_combout )))

	.dataa(\core|always6~63_combout ),
	.datab(\core|data_rd_en_buf~15_combout ),
	.datac(\core|data_rd_en_buf~12_combout ),
	.datad(\core|data_rd_en_buf~11_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~13 .lut_mask = 16'hFEEE;
defparam \core|data_rd_en_buf~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \core|data_rd_en_buf~14 (
// Equation(s):
// \core|data_rd_en_buf~14_combout  = (((\core|data_rd_en_buf~13_combout ) # (!\core|sp[1]~29_combout )) # (!\core|data_rd_en_buf~9_combout )) # (!\core|use_sp~0_combout )

	.dataa(\core|use_sp~0_combout ),
	.datab(\core|data_rd_en_buf~9_combout ),
	.datac(\core|sp[1]~29_combout ),
	.datad(\core|data_rd_en_buf~13_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en_buf~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en_buf~14 .lut_mask = 16'hFF7F;
defparam \core|data_rd_en_buf~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \core|always11~11 (
// Equation(s):
// \core|always11~11_combout  = ((\core|always11~10_combout ) # (\core|always11~9_combout )) # (!\core|data_wr_en_buf~1_combout )

	.dataa(\core|data_wr_en_buf~1_combout ),
	.datab(gnd),
	.datac(\core|always11~10_combout ),
	.datad(\core|always11~9_combout ),
	.cin(gnd),
	.combout(\core|always11~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|always11~11 .lut_mask = 16'hFFF5;
defparam \core|always11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~39 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~39_combout  = (\core|pipeline1 [2] & ((\core|always11~11_combout ) # (\core|always11~8_combout )))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|always11~11_combout ),
	.datac(\core|always11~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~39 .lut_mask = 16'hA8A8;
defparam \core|ram_wr_addr_buf[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \core|ram_rd_data_1[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|ram_rd_data_0[2]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[2] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \core|sp_add1[1]~2 (
// Equation(s):
// \core|sp_add1[1]~2_combout  = (\core|sp [1] & (!\core|sp_add1[0]~1 )) # (!\core|sp [1] & ((\core|sp_add1[0]~1 ) # (GND)))
// \core|sp_add1[1]~3  = CARRY((!\core|sp_add1[0]~1 ) # (!\core|sp [1]))

	.dataa(gnd),
	.datab(\core|sp [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[0]~1 ),
	.combout(\core|sp_add1[1]~2_combout ),
	.cout(\core|sp_add1[1]~3 ));
// synopsys translate_off
defparam \core|sp_add1[1]~2 .lut_mask = 16'h3C3F;
defparam \core|sp_add1[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \core|sp_add1[2]~4 (
// Equation(s):
// \core|sp_add1[2]~4_combout  = (\core|sp [2] & (\core|sp_add1[1]~3  $ (GND))) # (!\core|sp [2] & (!\core|sp_add1[1]~3  & VCC))
// \core|sp_add1[2]~5  = CARRY((\core|sp [2] & !\core|sp_add1[1]~3 ))

	.dataa(gnd),
	.datab(\core|sp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[1]~3 ),
	.combout(\core|sp_add1[2]~4_combout ),
	.cout(\core|sp_add1[2]~5 ));
// synopsys translate_off
defparam \core|sp_add1[2]~4 .lut_mask = 16'hC30C;
defparam \core|sp_add1[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~40 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~40_combout  = (!\core|always24~0_combout  & \core|sp_add1[2]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always24~0_combout ),
	.datad(\core|sp_add1[2]~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~40 .lut_mask = 16'h0F00;
defparam \core|ram_wr_addr_buf[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~44 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~44_combout  = (\core|ram_wr_addr_buf[1]~41_combout  & (((!\core|ram_wr_addr_buf[1]~42_combout )))) # (!\core|ram_wr_addr_buf[1]~41_combout  & ((\core|ram_wr_addr_buf[1]~42_combout  & ((\core|dp [2]))) # 
// (!\core|ram_wr_addr_buf[1]~42_combout  & (\core|sp [2]))))

	.dataa(\core|sp [2]),
	.datab(\core|ram_wr_addr_buf[1]~41_combout ),
	.datac(\core|ram_wr_addr_buf[1]~42_combout ),
	.datad(\core|dp [2]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~44 .lut_mask = 16'h3E0E;
defparam \core|ram_wr_addr_buf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~45 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~45_combout  = (\core|ram_wr_addr_buf[2]~44_combout  & (((\core|ram_wr_addr_buf[2]~40_combout ) # (!\core|ram_wr_addr_buf[1]~43_combout )))) # (!\core|ram_wr_addr_buf[2]~44_combout  & (\core|pipeline1 [5] & 
// ((\core|ram_wr_addr_buf[1]~43_combout ))))

	.dataa(\core|pipeline1 [5]),
	.datab(\core|ram_wr_addr_buf[2]~40_combout ),
	.datac(\core|ram_wr_addr_buf[2]~44_combout ),
	.datad(\core|ram_wr_addr_buf[1]~43_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~45 .lut_mask = 16'hCAF0;
defparam \core|ram_wr_addr_buf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~48 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~48_combout  = (\core|ram_wr_addr_buf[1]~47_combout  & (((\core|pipeline2 [2]) # (\core|ram_wr_addr_buf[1]~46_combout )))) # (!\core|ram_wr_addr_buf[1]~47_combout  & (\rom|altsyncram_component|auto_generated|q_a [2] & 
// ((!\core|ram_wr_addr_buf[1]~46_combout ))))

	.dataa(\core|ram_wr_addr_buf[1]~47_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|pipeline2 [2]),
	.datad(\core|ram_wr_addr_buf[1]~46_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~48 .lut_mask = 16'hAAE4;
defparam \core|ram_wr_addr_buf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~49 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~49_combout  = (\core|ram_wr_addr_buf[1]~46_combout  & ((\core|ram_wr_addr_buf[2]~48_combout  & ((\core|ram_rd_data_0[2]~33_combout ))) # (!\core|ram_wr_addr_buf[2]~48_combout  & (\core|ram_wr_addr_buf[2]~45_combout )))) # 
// (!\core|ram_wr_addr_buf[1]~46_combout  & (((\core|ram_wr_addr_buf[2]~48_combout ))))

	.dataa(\core|ram_wr_addr_buf[2]~45_combout ),
	.datab(\core|ram_wr_addr_buf[1]~46_combout ),
	.datac(\core|ram_wr_addr_buf[2]~48_combout ),
	.datad(\core|ram_rd_data_0[2]~33_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~49 .lut_mask = 16'hF838;
defparam \core|ram_wr_addr_buf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~51 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~51_combout  = (!\core|ram_wr_addr_buf[2]~50_combout  & ((\core|always11~6_combout  & ((\core|ram_wr_addr_buf[2]~49_combout ))) # (!\core|always11~6_combout  & (\core|ram_rd_data_1 [2]))))

	.dataa(\core|ram_rd_data_1 [2]),
	.datab(\core|ram_wr_addr_buf[2]~50_combout ),
	.datac(\core|always11~6_combout ),
	.datad(\core|ram_wr_addr_buf[2]~49_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~51 .lut_mask = 16'h3202;
defparam \core|ram_wr_addr_buf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \core|ram_wr_addr_buf~29 (
// Equation(s):
// \core|ram_wr_addr_buf~29_combout  = (!\core|pipeline2_cmd[4]~0_combout  & (\core|pipeline2_cmd[3]~2_combout  & (\core|psw_rs0~q  & \core|Equal88~1_combout )))

	.dataa(\core|pipeline2_cmd[4]~0_combout ),
	.datab(\core|pipeline2_cmd[3]~2_combout ),
	.datac(\core|psw_rs0~q ),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~29 .lut_mask = 16'h4000;
defparam \core|ram_wr_addr_buf~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \core|ram_rd_data_1[3] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_0[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[3] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \core|ram_wr_addr_buf~30 (
// Equation(s):
// \core|ram_wr_addr_buf~30_combout  = (\core|Equal277~54_combout  & \core|dp [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal277~54_combout ),
	.datad(\core|dp [3]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~30 .lut_mask = 16'hF000;
defparam \core|ram_wr_addr_buf~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \core|ram_wr_addr_buf~31 (
// Equation(s):
// \core|ram_wr_addr_buf~31_combout  = (\core|pipeline1 [7] & ((\core|pipeline1 [3]))) # (!\core|pipeline1 [7] & (\core|pipeline1 [6]))

	.dataa(\core|pipeline1 [7]),
	.datab(gnd),
	.datac(\core|pipeline1 [6]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~31 .lut_mask = 16'hFA50;
defparam \core|ram_wr_addr_buf~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \core|sp_add1[3]~6 (
// Equation(s):
// \core|sp_add1[3]~6_combout  = (\core|sp [3] & (!\core|sp_add1[2]~5 )) # (!\core|sp [3] & ((\core|sp_add1[2]~5 ) # (GND)))
// \core|sp_add1[3]~7  = CARRY((!\core|sp_add1[2]~5 ) # (!\core|sp [3]))

	.dataa(gnd),
	.datab(\core|sp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[2]~5 ),
	.combout(\core|sp_add1[3]~6_combout ),
	.cout(\core|sp_add1[3]~7 ));
// synopsys translate_off
defparam \core|sp_add1[3]~6 .lut_mask = 16'h3C3F;
defparam \core|sp_add1[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf~32 (
// Equation(s):
// \core|ram_wr_addr_buf~32_combout  = (\core|ram_wr_data_bit_operate~2_combout  & (\core|ram_wr_addr_buf~31_combout )) # (!\core|ram_wr_data_bit_operate~2_combout  & (((\core|sp_add1[3]~6_combout  & !\core|always24~0_combout ))))

	.dataa(\core|ram_wr_addr_buf~31_combout ),
	.datab(\core|sp_add1[3]~6_combout ),
	.datac(\core|always24~0_combout ),
	.datad(\core|ram_wr_data_bit_operate~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~32 .lut_mask = 16'hAA0C;
defparam \core|ram_wr_addr_buf~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \core|ram_wr_addr_buf~33 (
// Equation(s):
// \core|ram_wr_addr_buf~33_combout  = (!\core|Equal277~54_combout  & ((\core|Equal235~0_combout  & ((\core|ram_wr_addr_buf~32_combout ))) # (!\core|Equal235~0_combout  & (\core|sp [3]))))

	.dataa(\core|Equal235~0_combout ),
	.datab(\core|sp [3]),
	.datac(\core|ram_wr_addr_buf~32_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~33 .lut_mask = 16'h00E4;
defparam \core|ram_wr_addr_buf~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \core|ram_wr_addr_buf~34 (
// Equation(s):
// \core|ram_wr_addr_buf~34_combout  = (\core|always11~4_combout  & (((\core|ram_rd_data_0[3]~38_combout )))) # (!\core|always11~4_combout  & ((\core|ram_wr_addr_buf~30_combout ) # ((\core|ram_wr_addr_buf~33_combout ))))

	.dataa(\core|ram_wr_addr_buf~30_combout ),
	.datab(\core|always11~4_combout ),
	.datac(\core|ram_wr_addr_buf~33_combout ),
	.datad(\core|ram_rd_data_0[3]~38_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~34 .lut_mask = 16'hFE32;
defparam \core|ram_wr_addr_buf~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \core|ram_wr_addr_buf~35 (
// Equation(s):
// \core|ram_wr_addr_buf~35_combout  = (!\core|Equal226~8_combout  & ((\core|always11~3_combout  & ((\core|ram_wr_addr_buf~34_combout ))) # (!\core|always11~3_combout  & (\rom|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\core|always11~3_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|Equal226~8_combout ),
	.datad(\core|ram_wr_addr_buf~34_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~35 .lut_mask = 16'h0E04;
defparam \core|ram_wr_addr_buf~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[3]~36 (
// Equation(s):
// \core|ram_wr_addr_buf[3]~36_combout  = (\core|always11~6_combout  & ((\core|ram_wr_addr_buf~29_combout ) # ((\core|ram_wr_addr_buf~35_combout )))) # (!\core|always11~6_combout  & (((\core|ram_rd_data_1 [3]))))

	.dataa(\core|ram_wr_addr_buf~29_combout ),
	.datab(\core|always11~6_combout ),
	.datac(\core|ram_rd_data_1 [3]),
	.datad(\core|ram_wr_addr_buf~35_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[3]~36 .lut_mask = 16'hFCB8;
defparam \core|ram_wr_addr_buf[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \core|ram_wr_addr_buf[3]~37 (
// Equation(s):
// \core|ram_wr_addr_buf[3]~37_combout  = (!\core|always11~11_combout  & ((\core|always11~8_combout  & (\core|pipeline1 [3])) # (!\core|always11~8_combout  & ((\core|ram_wr_addr_buf[3]~36_combout )))))

	.dataa(\core|pipeline1 [3]),
	.datab(\core|always11~11_combout ),
	.datac(\core|always11~8_combout ),
	.datad(\core|ram_wr_addr_buf[3]~36_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[3]~37 .lut_mask = 16'h2320;
defparam \core|ram_wr_addr_buf[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \core|ram_wr_addr_buf[3]~38 (
// Equation(s):
// \core|ram_wr_addr_buf[3]~38_combout  = (\core|ram_wr_addr_buf[3]~37_combout ) # ((\core|always11~11_combout  & \core|psw_rs0~q ))

	.dataa(gnd),
	.datab(\core|always11~11_combout ),
	.datac(\core|psw_rs0~q ),
	.datad(\core|ram_wr_addr_buf[3]~37_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[3]~38 .lut_mask = 16'hFFC0;
defparam \core|ram_wr_addr_buf[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf[7]~7 (
// Equation(s):
// \core|ram_wr_addr_buf[7]~7_combout  = (\core|pipeline1 [5] & (((!\core|pipeline1 [4])) # (!\core|pipeline1 [6]))) # (!\core|pipeline1 [5] & (\core|pipeline1 [6] $ ((\core|pipeline1 [7]))))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|pipeline1 [7]),
	.datac(\core|pipeline1 [4]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[7]~7 .lut_mask = 16'h5F66;
defparam \core|ram_wr_addr_buf[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \core|ram_wr_addr_buf[7]~84 (
// Equation(s):
// \core|ram_wr_addr_buf[7]~84_combout  = ((\core|ram_wr_addr_buf[7]~7_combout ) # (!\core|command_flag [2])) # (!\core|pipeline1 [3])

	.dataa(\core|pipeline1 [3]),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[7]~7_combout ),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[7]~84 .lut_mask = 16'hF5FF;
defparam \core|ram_wr_addr_buf[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \core|ram_rd_data_1[7] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_0[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[7] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \core|sp_add1[4]~8 (
// Equation(s):
// \core|sp_add1[4]~8_combout  = (\core|sp [4] & (\core|sp_add1[3]~7  $ (GND))) # (!\core|sp [4] & (!\core|sp_add1[3]~7  & VCC))
// \core|sp_add1[4]~9  = CARRY((\core|sp [4] & !\core|sp_add1[3]~7 ))

	.dataa(\core|sp [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[3]~7 ),
	.combout(\core|sp_add1[4]~8_combout ),
	.cout(\core|sp_add1[4]~9 ));
// synopsys translate_off
defparam \core|sp_add1[4]~8 .lut_mask = 16'hA50A;
defparam \core|sp_add1[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \core|sp_add1[5]~10 (
// Equation(s):
// \core|sp_add1[5]~10_combout  = (\core|sp [5] & (!\core|sp_add1[4]~9 )) # (!\core|sp [5] & ((\core|sp_add1[4]~9 ) # (GND)))
// \core|sp_add1[5]~11  = CARRY((!\core|sp_add1[4]~9 ) # (!\core|sp [5]))

	.dataa(gnd),
	.datab(\core|sp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[4]~9 ),
	.combout(\core|sp_add1[5]~10_combout ),
	.cout(\core|sp_add1[5]~11 ));
// synopsys translate_off
defparam \core|sp_add1[5]~10 .lut_mask = 16'h3C3F;
defparam \core|sp_add1[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \core|sp_add1[6]~12 (
// Equation(s):
// \core|sp_add1[6]~12_combout  = (\core|sp [6] & (\core|sp_add1[5]~11  $ (GND))) # (!\core|sp [6] & (!\core|sp_add1[5]~11  & VCC))
// \core|sp_add1[6]~13  = CARRY((\core|sp [6] & !\core|sp_add1[5]~11 ))

	.dataa(\core|sp [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|sp_add1[5]~11 ),
	.combout(\core|sp_add1[6]~12_combout ),
	.cout(\core|sp_add1[6]~13 ));
// synopsys translate_off
defparam \core|sp_add1[6]~12 .lut_mask = 16'hA50A;
defparam \core|sp_add1[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \core|sp_add1[7]~14 (
// Equation(s):
// \core|sp_add1[7]~14_combout  = \core|sp_add1[6]~13  $ (\core|sp [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|sp [7]),
	.cin(\core|sp_add1[6]~13 ),
	.combout(\core|sp_add1[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|sp_add1[7]~14 .lut_mask = 16'h0FF0;
defparam \core|sp_add1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf~10 (
// Equation(s):
// \core|ram_wr_addr_buf~10_combout  = (\core|ram_wr_data_bit_operate~2_combout  & (((\core|pipeline1 [7])))) # (!\core|ram_wr_data_bit_operate~2_combout  & (!\core|always24~0_combout  & ((\core|sp_add1[7]~14_combout ))))

	.dataa(\core|always24~0_combout ),
	.datab(\core|pipeline1 [7]),
	.datac(\core|sp_add1[7]~14_combout ),
	.datad(\core|ram_wr_data_bit_operate~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~10 .lut_mask = 16'hCC50;
defparam \core|ram_wr_addr_buf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \core|ram_wr_addr_buf~11 (
// Equation(s):
// \core|ram_wr_addr_buf~11_combout  = (\core|Equal235~0_combout  & (\core|ram_wr_addr_buf~10_combout )) # (!\core|Equal235~0_combout  & ((\core|sp [7])))

	.dataa(gnd),
	.datab(\core|Equal235~0_combout ),
	.datac(\core|ram_wr_addr_buf~10_combout ),
	.datad(\core|sp [7]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~11 .lut_mask = 16'hF3C0;
defparam \core|ram_wr_addr_buf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \core|ram_wr_addr_buf~12 (
// Equation(s):
// \core|ram_wr_addr_buf~12_combout  = (!\core|always11~4_combout  & ((\core|Equal277~54_combout  & (\core|dp [7])) # (!\core|Equal277~54_combout  & ((\core|ram_wr_addr_buf~11_combout )))))

	.dataa(\core|dp [7]),
	.datab(\core|always11~4_combout ),
	.datac(\core|ram_wr_addr_buf~11_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~12 .lut_mask = 16'h2230;
defparam \core|ram_wr_addr_buf~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \core|ram_wr_addr_buf~13 (
// Equation(s):
// \core|ram_wr_addr_buf~13_combout  = (\core|always11~3_combout  & ((\core|ram_wr_addr_buf~12_combout ) # ((\core|always11~4_combout  & \core|ram_rd_data_0[7]~28_combout ))))

	.dataa(\core|ram_wr_addr_buf~12_combout ),
	.datab(\core|always11~4_combout ),
	.datac(\core|always11~3_combout ),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~13 .lut_mask = 16'hE0A0;
defparam \core|ram_wr_addr_buf~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \core|ram_wr_addr_buf~14 (
// Equation(s):
// \core|ram_wr_addr_buf~14_combout  = (\core|ram_wr_addr_buf~13_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [7] & !\core|always11~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\core|always11~3_combout ),
	.datad(\core|ram_wr_addr_buf~13_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~14 .lut_mask = 16'hFF0A;
defparam \core|ram_wr_addr_buf~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \core|ram_wr_addr_buf[7]~15 (
// Equation(s):
// \core|ram_wr_addr_buf[7]~15_combout  = (\core|always11~6_combout  & (!\core|Equal226~8_combout  & ((\core|ram_wr_addr_buf~14_combout )))) # (!\core|always11~6_combout  & (((\core|ram_rd_data_1 [7]))))

	.dataa(\core|always11~6_combout ),
	.datab(\core|Equal226~8_combout ),
	.datac(\core|ram_rd_data_1 [7]),
	.datad(\core|ram_wr_addr_buf~14_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[7]~15 .lut_mask = 16'h7250;
defparam \core|ram_wr_addr_buf[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \core|ram_wr_addr_buf[7]~16 (
// Equation(s):
// \core|ram_wr_addr_buf[7]~16_combout  = (\core|ram_wr_addr_buf[7]~84_combout  & ((\core|always11~8_combout  & (\core|pipeline1 [7])) # (!\core|always11~8_combout  & ((\core|ram_wr_addr_buf[7]~15_combout )))))

	.dataa(\core|ram_wr_addr_buf[7]~84_combout ),
	.datab(\core|pipeline1 [7]),
	.datac(\core|always11~8_combout ),
	.datad(\core|ram_wr_addr_buf[7]~15_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[7]~16 .lut_mask = 16'h8A80;
defparam \core|ram_wr_addr_buf[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \core|Equal202~0 (
// Equation(s):
// \core|Equal202~0_combout  = (!\core|ram_wr_addr_buf[2]~39_combout  & (!\core|ram_wr_addr_buf[2]~51_combout  & (!\core|ram_wr_addr_buf[3]~38_combout  & \core|ram_wr_addr_buf[7]~16_combout )))

	.dataa(\core|ram_wr_addr_buf[2]~39_combout ),
	.datab(\core|ram_wr_addr_buf[2]~51_combout ),
	.datac(\core|ram_wr_addr_buf[3]~38_combout ),
	.datad(\core|ram_wr_addr_buf[7]~16_combout ),
	.cin(gnd),
	.combout(\core|Equal202~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal202~0 .lut_mask = 16'h0100;
defparam \core|Equal202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \core|Equal200~3 (
// Equation(s):
// \core|Equal200~3_combout  = (\core|ram_wr_addr_buf[6]~27_combout  & (\core|Equal200~2_combout  & (\core|ram_wr_addr_buf[5]~26_combout  & \core|Equal202~0_combout )))

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(\core|Equal200~2_combout ),
	.datac(\core|ram_wr_addr_buf[5]~26_combout ),
	.datad(\core|Equal202~0_combout ),
	.cin(gnd),
	.combout(\core|Equal200~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal200~3 .lut_mask = 16'h8000;
defparam \core|Equal200~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \core|data_wr_en~0 (
// Equation(s):
// \core|data_wr_en~0_combout  = (!\core|Equal200~3_combout  & (((!\core|ram_wr_addr_buf[1]~62_combout ) # (!\core|Equal202~1_combout )) # (!\core|Equal202~0_combout )))

	.dataa(\core|Equal202~0_combout ),
	.datab(\core|Equal202~1_combout ),
	.datac(\core|ram_wr_addr_buf[1]~62_combout ),
	.datad(\core|Equal200~3_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en~0 .lut_mask = 16'h007F;
defparam \core|data_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \core|ram_wr_addr_buf[10]~21 (
// Equation(s):
// \core|ram_wr_addr_buf[10]~21_combout  = (!\core|Equal226~8_combout  & (\core|always11~6_combout  & (!\core|always11~4_combout  & \core|always11~3_combout )))

	.dataa(\core|Equal226~8_combout ),
	.datab(\core|always11~6_combout ),
	.datac(\core|always11~4_combout ),
	.datad(\core|always11~3_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[10]~21 .lut_mask = 16'h0400;
defparam \core|ram_wr_addr_buf[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~22 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~22_combout  = (\core|ram_wr_addr_buf[10]~21_combout  & (\core|ram_wr_data_bit_operate~2_combout  & (!\core|Equal277~54_combout  & \core|pipeline1 [7])))

	.dataa(\core|ram_wr_addr_buf[10]~21_combout ),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|Equal277~54_combout ),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~22 .lut_mask = 16'h0800;
defparam \core|ram_wr_addr_buf[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~24 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~24_combout  = (\core|always11~8_combout ) # ((\core|ram_wr_addr_buf[6]~22_combout ) # ((\core|always11~6_combout  & !\core|always11~3_combout )))

	.dataa(\core|always11~6_combout ),
	.datab(\core|always11~8_combout ),
	.datac(\core|ram_wr_addr_buf[6]~22_combout ),
	.datad(\core|always11~3_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~24 .lut_mask = 16'hFCFE;
defparam \core|ram_wr_addr_buf[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \core|ram_rd_data_1[6] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_0[6]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[6] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~18 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~18_combout  = (\core|always11~4_combout ) # (\core|Equal277~54_combout )

	.dataa(\core|always11~4_combout ),
	.datab(gnd),
	.datac(\core|Equal277~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~18 .lut_mask = 16'hFAFA;
defparam \core|ram_wr_addr_buf[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~83 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~83_combout  = (\core|sp_add1[6]~12_combout  & (\core|ram_wr_data_bit_operate~1_combout  & (!\core|always24~0_combout  & !\core|Equal84~2_combout )))

	.dataa(\core|sp_add1[6]~12_combout ),
	.datab(\core|ram_wr_data_bit_operate~1_combout ),
	.datac(\core|always24~0_combout ),
	.datad(\core|Equal84~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~83 .lut_mask = 16'h0008;
defparam \core|ram_wr_addr_buf[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~17 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~17_combout  = (\core|always11~4_combout ) # ((!\core|Equal277~54_combout  & !\core|Equal235~0_combout ))

	.dataa(\core|always11~4_combout ),
	.datab(\core|Equal277~54_combout ),
	.datac(gnd),
	.datad(\core|Equal235~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~17 .lut_mask = 16'hAABB;
defparam \core|ram_wr_addr_buf[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~52 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~52_combout  = (\core|ram_wr_addr_buf[6]~17_combout  & (((\core|sp [6]) # (\core|ram_wr_addr_buf[6]~18_combout )))) # (!\core|ram_wr_addr_buf[6]~17_combout  & (\core|ram_wr_addr_buf[6]~83_combout  & 
// ((!\core|ram_wr_addr_buf[6]~18_combout ))))

	.dataa(\core|ram_wr_addr_buf[6]~83_combout ),
	.datab(\core|ram_wr_addr_buf[6]~17_combout ),
	.datac(\core|sp [6]),
	.datad(\core|ram_wr_addr_buf[6]~18_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~52 .lut_mask = 16'hCCE2;
defparam \core|ram_wr_addr_buf[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~53 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~53_combout  = (\core|ram_wr_addr_buf[6]~18_combout  & ((\core|ram_wr_addr_buf[6]~52_combout  & (\core|ram_rd_data_0[6]~18_combout )) # (!\core|ram_wr_addr_buf[6]~52_combout  & ((\core|dp [6]))))) # 
// (!\core|ram_wr_addr_buf[6]~18_combout  & (((\core|ram_wr_addr_buf[6]~52_combout ))))

	.dataa(\core|ram_wr_addr_buf[6]~18_combout ),
	.datab(\core|ram_rd_data_0[6]~18_combout ),
	.datac(\core|ram_wr_addr_buf[6]~52_combout ),
	.datad(\core|dp [6]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~53 .lut_mask = 16'hDAD0;
defparam \core|ram_wr_addr_buf[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~23 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~23_combout  = (\core|always11~6_combout  & (!\core|always11~8_combout  & !\core|ram_wr_addr_buf[6]~22_combout ))

	.dataa(\core|always11~6_combout ),
	.datab(\core|always11~8_combout ),
	.datac(\core|ram_wr_addr_buf[6]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~23 .lut_mask = 16'h0202;
defparam \core|ram_wr_addr_buf[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~54 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~54_combout  = (\core|ram_wr_addr_buf[6]~24_combout  & (((\core|ram_wr_addr_buf[6]~23_combout )))) # (!\core|ram_wr_addr_buf[6]~24_combout  & ((\core|ram_wr_addr_buf[6]~23_combout  & ((\core|ram_wr_addr_buf[6]~53_combout ))) # 
// (!\core|ram_wr_addr_buf[6]~23_combout  & (\core|ram_rd_data_1 [6]))))

	.dataa(\core|ram_wr_addr_buf[6]~24_combout ),
	.datab(\core|ram_rd_data_1 [6]),
	.datac(\core|ram_wr_addr_buf[6]~53_combout ),
	.datad(\core|ram_wr_addr_buf[6]~23_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~54 .lut_mask = 16'hFA44;
defparam \core|ram_wr_addr_buf[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \core|ram_wr_addr_buf[6]~55 (
// Equation(s):
// \core|ram_wr_addr_buf[6]~55_combout  = (\core|ram_wr_addr_buf[6]~24_combout  & ((\core|ram_wr_addr_buf[6]~54_combout  & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\core|ram_wr_addr_buf[6]~54_combout  & ((\core|pipeline1 [6]))))) # 
// (!\core|ram_wr_addr_buf[6]~24_combout  & (((\core|ram_wr_addr_buf[6]~54_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|ram_wr_addr_buf[6]~24_combout ),
	.datac(\core|ram_wr_addr_buf[6]~54_combout ),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[6]~55 .lut_mask = 16'hBCB0;
defparam \core|ram_wr_addr_buf[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \core|ram_wr_addr_buf[2]~80 (
// Equation(s):
// \core|ram_wr_addr_buf[2]~80_combout  = (\core|ram_wr_addr_buf[2]~51_combout ) # ((\core|pipeline1 [2] & \core|ram_wr_addr_buf[2]~50_combout ))

	.dataa(gnd),
	.datab(\core|pipeline1 [2]),
	.datac(\core|ram_wr_addr_buf[2]~50_combout ),
	.datad(\core|ram_wr_addr_buf[2]~51_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[2]~80 .lut_mask = 16'hFFC0;
defparam \core|ram_wr_addr_buf[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~46 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~46_combout  = (\core|always6~62_combout  & (\core|Equal137~0_combout  & \core|Add25~2_combout ))

	.dataa(gnd),
	.datab(\core|always6~62_combout ),
	.datac(\core|Equal137~0_combout ),
	.datad(\core|Add25~2_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~46 .lut_mask = 16'hC000;
defparam \core|ram_rd_addr_buf[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~49 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~49_combout  = (\core|ram_rd_addr_buf[1]~25_combout  & (((!\core|ram_rd_addr_buf[1]~48_combout )))) # (!\core|ram_rd_addr_buf[1]~25_combout  & ((\core|ram_rd_addr_buf[1]~48_combout  & (\core|dp [1])) # 
// (!\core|ram_rd_addr_buf[1]~48_combout  & ((\core|sp [1])))))

	.dataa(\core|dp [1]),
	.datab(\core|sp [1]),
	.datac(\core|ram_rd_addr_buf[1]~25_combout ),
	.datad(\core|ram_rd_addr_buf[1]~48_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~49 .lut_mask = 16'h0AFC;
defparam \core|ram_rd_addr_buf[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~50 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~50_combout  = (\core|ram_rd_addr_buf[1]~47_combout  & ((\core|ram_rd_addr_buf[1]~49_combout  & ((\core|ram_rd_addr_buf[1]~46_combout ))) # (!\core|ram_rd_addr_buf[1]~49_combout  & (\rom|altsyncram_component|auto_generated|q_a 
// [4])))) # (!\core|ram_rd_addr_buf[1]~47_combout  & (((\core|ram_rd_addr_buf[1]~49_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\core|ram_rd_addr_buf[1]~46_combout ),
	.datac(\core|ram_rd_addr_buf[1]~47_combout ),
	.datad(\core|ram_rd_addr_buf[1]~49_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~50 .lut_mask = 16'hCFA0;
defparam \core|ram_rd_addr_buf[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~51 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~51_combout  = (\core|ram_rd_addr_buf[1]~80_combout  & ((\core|ram_rd_addr_buf[1]~45_combout ) # ((\core|ram_rd_addr_buf[1]~50_combout )))) # (!\core|ram_rd_addr_buf[1]~80_combout  & (!\core|ram_rd_addr_buf[1]~45_combout  & 
// (\rom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\core|ram_rd_addr_buf[1]~80_combout ),
	.datab(\core|ram_rd_addr_buf[1]~45_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|ram_rd_addr_buf[1]~50_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~51 .lut_mask = 16'hBA98;
defparam \core|ram_rd_addr_buf[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~52 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~52_combout  = (\core|ram_rd_addr_buf[1]~45_combout  & ((\core|ram_rd_addr_buf[1]~51_combout  & ((\core|ram_rd_data_0[1]~43_combout ))) # (!\core|ram_rd_addr_buf[1]~51_combout  & (\core|pipeline0_cmd[1]~5_combout )))) # 
// (!\core|ram_rd_addr_buf[1]~45_combout  & (((\core|ram_rd_addr_buf[1]~51_combout ))))

	.dataa(\core|pipeline0_cmd[1]~5_combout ),
	.datab(\core|ram_rd_addr_buf[1]~45_combout ),
	.datac(\core|ram_rd_data_0[1]~43_combout ),
	.datad(\core|ram_rd_addr_buf[1]~51_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~52 .lut_mask = 16'hF388;
defparam \core|ram_rd_addr_buf[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \core|ram_rd_addr_buf[1]~53 (
// Equation(s):
// \core|ram_rd_addr_buf[1]~53_combout  = (\core|ram_rd_addr_buf[1]~52_combout  & (\rst~input_o  & ((!\core|data_rd_en_buf~8_combout ) # (!\core|ram_rd_addr_buf[1]~80_combout ))))

	.dataa(\core|ram_rd_addr_buf[1]~80_combout ),
	.datab(\core|data_rd_en_buf~8_combout ),
	.datac(\core|ram_rd_addr_buf[1]~52_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[1]~53 .lut_mask = 16'h7000;
defparam \core|ram_rd_addr_buf[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \core|data_same~0 (
// Equation(s):
// \core|data_same~0_combout  = (\core|ram_wr_addr_buf[2]~80_combout  & (\core|ram_rd_addr_buf[2]~59_combout  & (\core|ram_wr_addr_buf[1]~62_combout  $ (!\core|ram_rd_addr_buf[1]~53_combout )))) # (!\core|ram_wr_addr_buf[2]~80_combout  & 
// (!\core|ram_rd_addr_buf[2]~59_combout  & (\core|ram_wr_addr_buf[1]~62_combout  $ (!\core|ram_rd_addr_buf[1]~53_combout ))))

	.dataa(\core|ram_wr_addr_buf[2]~80_combout ),
	.datab(\core|ram_wr_addr_buf[1]~62_combout ),
	.datac(\core|ram_rd_addr_buf[1]~53_combout ),
	.datad(\core|ram_rd_addr_buf[2]~59_combout ),
	.cin(gnd),
	.combout(\core|data_same~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~0 .lut_mask = 16'h8241;
defparam \core|data_same~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \core|data_same~1 (
// Equation(s):
// \core|data_same~1_combout  = (\core|data_same~0_combout  & (\core|ram_wr_addr_buf[0]~69_combout  $ (((!\core|ram_rd_addr_buf[0]~44_combout ) # (!\rst~input_o )))))

	.dataa(\core|ram_wr_addr_buf[0]~69_combout ),
	.datab(\rst~input_o ),
	.datac(\core|ram_rd_addr_buf[0]~44_combout ),
	.datad(\core|data_same~0_combout ),
	.cin(gnd),
	.combout(\core|data_same~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~1 .lut_mask = 16'h9500;
defparam \core|data_same~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \core|data_same~2 (
// Equation(s):
// \core|data_same~2_combout  = (\core|data_same~1_combout  & (\core|ram_rd_addr_buf[5]~38_combout  $ (((!\core|ram_wr_addr_buf[5]~26_combout ) # (!\core|ram_wr_addr_buf[6]~27_combout )))))

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(\core|ram_wr_addr_buf[5]~26_combout ),
	.datac(\core|ram_rd_addr_buf[5]~38_combout ),
	.datad(\core|data_same~1_combout ),
	.cin(gnd),
	.combout(\core|data_same~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~2 .lut_mask = 16'h8700;
defparam \core|data_same~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \core|data_same~3 (
// Equation(s):
// \core|data_same~3_combout  = (\core|data_same~2_combout  & (\core|ram_rd_addr_buf[6]~33_combout  $ (((!\core|ram_wr_addr_buf[6]~55_combout ) # (!\core|ram_wr_addr_buf[6]~27_combout )))))

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(\core|ram_wr_addr_buf[6]~55_combout ),
	.datac(\core|ram_rd_addr_buf[6]~33_combout ),
	.datad(\core|data_same~2_combout ),
	.cin(gnd),
	.combout(\core|data_same~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~3 .lut_mask = 16'h8700;
defparam \core|data_same~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \core|ram_rd_data_1[4] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_0[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[4] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \core|ram_wr_addr_buf~70 (
// Equation(s):
// \core|ram_wr_addr_buf~70_combout  = (\core|psw_rs1~q  & (\core|pipeline2_cmd[3]~2_combout  & (!\core|pipeline2_cmd[4]~0_combout  & \core|Equal88~1_combout )))

	.dataa(\core|psw_rs1~q ),
	.datab(\core|pipeline2_cmd[3]~2_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~70_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~70 .lut_mask = 16'h0800;
defparam \core|ram_wr_addr_buf~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf~71 (
// Equation(s):
// \core|ram_wr_addr_buf~71_combout  = (\core|Equal277~54_combout  & \core|dp [4])

	.dataa(\core|Equal277~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|dp [4]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~71_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~71 .lut_mask = 16'hAA00;
defparam \core|ram_wr_addr_buf~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \core|ram_wr_addr_buf~72 (
// Equation(s):
// \core|ram_wr_addr_buf~72_combout  = (\core|pipeline1 [7] & (\core|pipeline1 [4] & ((\core|Equal84~2_combout ) # (!\core|ram_wr_data_bit_operate~1_combout ))))

	.dataa(\core|ram_wr_data_bit_operate~1_combout ),
	.datab(\core|Equal84~2_combout ),
	.datac(\core|pipeline1 [7]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~72_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~72 .lut_mask = 16'hD000;
defparam \core|ram_wr_addr_buf~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \core|ram_wr_addr_buf~73 (
// Equation(s):
// \core|ram_wr_addr_buf~73_combout  = (\core|ram_wr_addr_buf~72_combout ) # ((!\core|ram_wr_data_bit_operate~2_combout  & (!\core|always24~0_combout  & \core|sp_add1[4]~8_combout )))

	.dataa(\core|ram_wr_data_bit_operate~2_combout ),
	.datab(\core|ram_wr_addr_buf~72_combout ),
	.datac(\core|always24~0_combout ),
	.datad(\core|sp_add1[4]~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~73_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~73 .lut_mask = 16'hCDCC;
defparam \core|ram_wr_addr_buf~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \core|ram_wr_addr_buf~74 (
// Equation(s):
// \core|ram_wr_addr_buf~74_combout  = (!\core|Equal277~54_combout  & ((\core|Equal235~0_combout  & (\core|ram_wr_addr_buf~73_combout )) # (!\core|Equal235~0_combout  & ((\core|sp [4])))))

	.dataa(\core|ram_wr_addr_buf~73_combout ),
	.datab(\core|sp [4]),
	.datac(\core|Equal235~0_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~74_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~74 .lut_mask = 16'h00AC;
defparam \core|ram_wr_addr_buf~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \core|ram_wr_addr_buf~75 (
// Equation(s):
// \core|ram_wr_addr_buf~75_combout  = (\core|always11~4_combout  & (\core|ram_rd_data_0[4]~23_combout )) # (!\core|always11~4_combout  & (((\core|ram_wr_addr_buf~71_combout ) # (\core|ram_wr_addr_buf~74_combout ))))

	.dataa(\core|always11~4_combout ),
	.datab(\core|ram_rd_data_0[4]~23_combout ),
	.datac(\core|ram_wr_addr_buf~71_combout ),
	.datad(\core|ram_wr_addr_buf~74_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~75_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~75 .lut_mask = 16'hDDD8;
defparam \core|ram_wr_addr_buf~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \core|ram_wr_addr_buf~76 (
// Equation(s):
// \core|ram_wr_addr_buf~76_combout  = (!\core|Equal226~8_combout  & ((\core|always11~3_combout  & ((\core|ram_wr_addr_buf~75_combout ))) # (!\core|always11~3_combout  & (\rom|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\core|Equal226~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|ram_wr_addr_buf~75_combout ),
	.datad(\core|always11~3_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~76_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~76 .lut_mask = 16'h5044;
defparam \core|ram_wr_addr_buf~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \core|ram_wr_addr_buf~77 (
// Equation(s):
// \core|ram_wr_addr_buf~77_combout  = (\core|always11~6_combout  & (((\core|ram_wr_addr_buf~70_combout ) # (\core|ram_wr_addr_buf~76_combout )))) # (!\core|always11~6_combout  & (\core|ram_rd_data_1 [4]))

	.dataa(\core|ram_rd_data_1 [4]),
	.datab(\core|ram_wr_addr_buf~70_combout ),
	.datac(\core|always11~6_combout ),
	.datad(\core|ram_wr_addr_buf~76_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf~77_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf~77 .lut_mask = 16'hFACA;
defparam \core|ram_wr_addr_buf~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \core|ram_wr_addr_buf[4]~78 (
// Equation(s):
// \core|ram_wr_addr_buf[4]~78_combout  = (!\core|always11~11_combout  & ((\core|always11~8_combout  & (\core|pipeline1 [4])) # (!\core|always11~8_combout  & ((\core|ram_wr_addr_buf~77_combout )))))

	.dataa(\core|always11~8_combout ),
	.datab(\core|always11~11_combout ),
	.datac(\core|pipeline1 [4]),
	.datad(\core|ram_wr_addr_buf~77_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[4]~78 .lut_mask = 16'h3120;
defparam \core|ram_wr_addr_buf[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \core|Equal107~2 (
// Equation(s):
// \core|Equal107~2_combout  = \core|ram_rd_addr_buf[4]~66_combout  $ (((\core|ram_wr_addr_buf[4]~78_combout ) # ((\core|always11~11_combout  & \core|psw_rs1~q ))))

	.dataa(\core|ram_wr_addr_buf[4]~78_combout ),
	.datab(\core|always11~11_combout ),
	.datac(\core|ram_rd_addr_buf[4]~66_combout ),
	.datad(\core|psw_rs1~q ),
	.cin(gnd),
	.combout(\core|Equal107~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal107~2 .lut_mask = 16'h1E5A;
defparam \core|Equal107~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \core|Equal107~3 (
// Equation(s):
// \core|Equal107~3_combout  = \core|ram_wr_addr_buf[3]~38_combout  $ (((\rst~input_o  & \core|ram_rd_addr_buf[3]~73_combout )))

	.dataa(gnd),
	.datab(\core|ram_wr_addr_buf[3]~38_combout ),
	.datac(\rst~input_o ),
	.datad(\core|ram_rd_addr_buf[3]~73_combout ),
	.cin(gnd),
	.combout(\core|Equal107~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal107~3 .lut_mask = 16'h3CCC;
defparam \core|Equal107~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \core|Equal107~4 (
// Equation(s):
// \core|Equal107~4_combout  = \core|ram_wr_addr_buf[7]~16_combout  $ (((\core|ram_rd_addr_buf[7]~81_combout  & (\rst~input_o  & \core|ram_rd_addr_buf[7]~23_combout ))))

	.dataa(\core|ram_rd_addr_buf[7]~81_combout ),
	.datab(\rst~input_o ),
	.datac(\core|ram_rd_addr_buf[7]~23_combout ),
	.datad(\core|ram_wr_addr_buf[7]~16_combout ),
	.cin(gnd),
	.combout(\core|Equal107~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal107~4 .lut_mask = 16'h7F80;
defparam \core|Equal107~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \core|data_same~4 (
// Equation(s):
// \core|data_same~4_combout  = (\core|work_en~0_combout  & (!\core|Equal107~3_combout  & (!\core|Equal107~4_combout  & \core|data_wr_en_buf~11_combout )))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|Equal107~3_combout ),
	.datac(\core|Equal107~4_combout ),
	.datad(\core|data_wr_en_buf~11_combout ),
	.cin(gnd),
	.combout(\core|data_same~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~4 .lut_mask = 16'h0200;
defparam \core|data_same~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \core|data_same~5 (
// Equation(s):
// \core|data_same~5_combout  = (!\core|Equal107~2_combout  & (\core|data_same~4_combout  & !\core|Equal201~0_combout ))

	.dataa(\core|Equal107~2_combout ),
	.datab(gnd),
	.datac(\core|data_same~4_combout ),
	.datad(\core|Equal201~0_combout ),
	.cin(gnd),
	.combout(\core|data_same~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~5 .lut_mask = 16'h0050;
defparam \core|data_same~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \core|data_same (
// Equation(s):
// \core|data_same~combout  = (!\core|Equal299~0_combout  & (\core|data_wr_en~0_combout  & (\core|data_same~3_combout  & \core|data_same~5_combout )))

	.dataa(\core|Equal299~0_combout ),
	.datab(\core|data_wr_en~0_combout ),
	.datac(\core|data_same~3_combout ),
	.datad(\core|data_same~5_combout ),
	.cin(gnd),
	.combout(\core|data_same~combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same .lut_mask = 16'h4000;
defparam \core|data_same .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \ram|sfr_rd_en~0 (
// Equation(s):
// \ram|sfr_rd_en~0_combout  = (\core|ram_rd_addr_buf[7]~24_combout  & (\core|data_rd_en~2_combout  & (\core|data_rd_en_buf~14_combout  & !\core|data_same~combout )))

	.dataa(\core|ram_rd_addr_buf[7]~24_combout ),
	.datab(\core|data_rd_en~2_combout ),
	.datac(\core|data_rd_en_buf~14_combout ),
	.datad(\core|data_same~combout ),
	.cin(gnd),
	.combout(\ram|sfr_rd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr_rd_en~0 .lut_mask = 16'h0080;
defparam \ram|sfr_rd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \core|always10~0 (
// Equation(s):
// \core|always10~0_combout  = (!\core|ram_rd_addr_buf[2]~59_combout  & (\ram|sfr_rd_en~0_combout  & ((!\rst~input_o ) # (!\core|ram_rd_addr_buf[3]~73_combout ))))

	.dataa(\core|ram_rd_addr_buf[2]~59_combout ),
	.datab(\core|ram_rd_addr_buf[3]~73_combout ),
	.datac(\rst~input_o ),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\core|always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~0 .lut_mask = 16'h1500;
defparam \core|always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneive_lcell_comb \core|always10~6 (
// Equation(s):
// \core|always10~6_combout  = (!\core|ram_rd_addr_buf[0]~75_combout  & (\core|always10~4_combout  & (\core|always10~0_combout  & \core|ram_rd_addr_buf[1]~53_combout )))

	.dataa(\core|ram_rd_addr_buf[0]~75_combout ),
	.datab(\core|always10~4_combout ),
	.datac(\core|always10~0_combout ),
	.datad(\core|ram_rd_addr_buf[1]~53_combout ),
	.cin(gnd),
	.combout(\core|always10~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~6 .lut_mask = 16'h4000;
defparam \core|always10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \core|same_byte[4] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[4]~feeder_combout ),
	.asdata(\core|always10~6_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[4] .is_wysiwyg = "true";
defparam \core|same_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \core|always10~1 (
// Equation(s):
// \core|always10~1_combout  = (\core|ram_rd_addr_buf[6]~33_combout  & (!\core|ram_rd_addr_buf[1]~53_combout  & ((!\core|ram_rd_addr_buf[0]~44_combout ) # (!\rst~input_o ))))

	.dataa(\rst~input_o ),
	.datab(\core|ram_rd_addr_buf[6]~33_combout ),
	.datac(\core|ram_rd_addr_buf[1]~53_combout ),
	.datad(\core|ram_rd_addr_buf[0]~44_combout ),
	.cin(gnd),
	.combout(\core|always10~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~1 .lut_mask = 16'h040C;
defparam \core|always10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \core|always10~2 (
// Equation(s):
// \core|always10~2_combout  = (\core|ram_rd_addr_buf[5]~38_combout  & (\core|always10~1_combout  & (!\core|ram_rd_addr_buf[4]~66_combout  & \core|always10~0_combout )))

	.dataa(\core|ram_rd_addr_buf[5]~38_combout ),
	.datab(\core|always10~1_combout ),
	.datac(\core|ram_rd_addr_buf[4]~66_combout ),
	.datad(\core|always10~0_combout ),
	.cin(gnd),
	.combout(\core|always10~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~2 .lut_mask = 16'h0800;
defparam \core|always10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \core|same_byte[7] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[7]~0_combout ),
	.asdata(\core|always10~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[7] .is_wysiwyg = "true";
defparam \core|same_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \core|ram_rd_data_0[7]~0 (
// Equation(s):
// \core|ram_rd_data_0[7]~0_combout  = (\core|same_byte [6]) # (\core|same_byte [7])

	.dataa(\core|same_byte [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte [7]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~0 .lut_mask = 16'hFFAA;
defparam \core|ram_rd_data_0[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N20
cycloneive_lcell_comb \core|Add16~0 (
// Equation(s):
// \core|Add16~0_combout  = (\core|acc [4] & ((GND) # (!\core|b [0]))) # (!\core|acc [4] & (\core|b [0] $ (GND)))
// \core|Add16~1  = CARRY((\core|acc [4]) # (!\core|b [0]))

	.dataa(\core|acc [4]),
	.datab(\core|b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add16~0_combout ),
	.cout(\core|Add16~1 ));
// synopsys translate_off
defparam \core|Add16~0 .lut_mask = 16'h66BB;
defparam \core|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X42_Y11_N0
cycloneive_mac_mult \core|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\core|acc [7],\core|acc [6],\core|acc [5],\core|acc [4],\core|acc [3],\core|acc [2],\core|acc [1],\core|acc [0],gnd}),
	.datab({\core|b [7],\core|b [6],\core|b [5],\core|b [4],\core|b [3],\core|b [2],\core|b [1],\core|b [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\core|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \core|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \core|Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \core|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \core|Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \core|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \core|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X42_Y11_N2
cycloneive_mac_out \core|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\core|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\core|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\core|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\core|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\core|Mult0|auto_generated|mac_mult1~dataout ,\core|Mult0|auto_generated|mac_mult1~1 ,\core|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\core|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \core|Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \core|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \core|ram_wr_addr_buf[4]~79 (
// Equation(s):
// \core|ram_wr_addr_buf[4]~79_combout  = (\core|ram_wr_addr_buf[4]~78_combout ) # ((\core|psw_rs1~q  & \core|always11~11_combout ))

	.dataa(gnd),
	.datab(\core|psw_rs1~q ),
	.datac(\core|always11~11_combout ),
	.datad(\core|ram_wr_addr_buf[4]~78_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[4]~79 .lut_mask = 16'hFFC0;
defparam \core|ram_wr_addr_buf[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneive_lcell_comb \core|b[4]~0 (
// Equation(s):
// \core|b[4]~0_combout  = (\core|Equal277~73_combout ) # ((\core|Equal200~3_combout  & (\core|data_wr_en_buf~11_combout  & \core|ram_wr_addr_buf[4]~79_combout )))

	.dataa(\core|Equal200~3_combout ),
	.datab(\core|Equal277~73_combout ),
	.datac(\core|data_wr_en_buf~11_combout ),
	.datad(\core|ram_wr_addr_buf[4]~79_combout ),
	.cin(gnd),
	.combout(\core|b[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|b[4]~0 .lut_mask = 16'hECCC;
defparam \core|b[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N16
cycloneive_lcell_comb \core|Add15~0 (
// Equation(s):
// \core|Add15~0_combout  = (\core|b [0] & (\core|acc [5] $ (VCC))) # (!\core|b [0] & ((\core|acc [5]) # (GND)))
// \core|Add15~1  = CARRY((\core|acc [5]) # (!\core|b [0]))

	.dataa(\core|b [0]),
	.datab(\core|acc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add15~0_combout ),
	.cout(\core|Add15~1 ));
// synopsys translate_off
defparam \core|Add15~0 .lut_mask = 16'h66DD;
defparam \core|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneive_lcell_comb \core|acc_div_ans[5]~6 (
// Equation(s):
// \core|acc_div_ans[5]~6_combout  = (\core|b [3]) # (((\core|b [2] & !\core|acc [7])) # (!\core|acc_div_ans[4]~3_combout ))

	.dataa(\core|b [2]),
	.datab(\core|b [3]),
	.datac(\core|acc [7]),
	.datad(\core|acc_div_ans[4]~3_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[5]~6 .lut_mask = 16'hCEFF;
defparam \core|acc_div_ans[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneive_lcell_comb \core|y5~1 (
// Equation(s):
// \core|y5~1_combout  = ((\core|b [3]) # (\core|b [2])) # (!\core|b [0])

	.dataa(gnd),
	.datab(\core|b [0]),
	.datac(\core|b [3]),
	.datad(\core|b [2]),
	.cin(gnd),
	.combout(\core|y5~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|y5~1 .lut_mask = 16'hFFF3;
defparam \core|y5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneive_lcell_comb \core|acc_div_ans[6]~2 (
// Equation(s):
// \core|acc_div_ans[6]~2_combout  = (\core|b [1] & (((\core|b [0] & !\core|acc [6])) # (!\core|acc [7]))) # (!\core|b [1] & (\core|b [0] & ((!\core|acc [6]))))

	.dataa(\core|b [1]),
	.datab(\core|b [0]),
	.datac(\core|acc [7]),
	.datad(\core|acc [6]),
	.cin(gnd),
	.combout(\core|acc_div_ans[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[6]~2 .lut_mask = 16'h0ACE;
defparam \core|acc_div_ans[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
cycloneive_lcell_comb \core|y5~2 (
// Equation(s):
// \core|y5~2_combout  = \core|acc [6] $ (((\core|acc_div_ans[4]~3_combout  & (!\core|y5~1_combout  & !\core|acc_div_ans[6]~2_combout ))))

	.dataa(\core|acc [6]),
	.datab(\core|acc_div_ans[4]~3_combout ),
	.datac(\core|y5~1_combout ),
	.datad(\core|acc_div_ans[6]~2_combout ),
	.cin(gnd),
	.combout(\core|y5~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|y5~2 .lut_mask = 16'hAAA6;
defparam \core|y5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N16
cycloneive_lcell_comb \core|LessThan1~0 (
// Equation(s):
// \core|LessThan1~0_combout  = (!\core|acc [5] & (\core|b [0] & (\core|b [1] $ (!\core|y5~2_combout ))))

	.dataa(\core|acc [5]),
	.datab(\core|b [1]),
	.datac(\core|b [0]),
	.datad(\core|y5~2_combout ),
	.cin(gnd),
	.combout(\core|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan1~0 .lut_mask = 16'h4010;
defparam \core|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneive_lcell_comb \core|acc_div_ans[6]~4 (
// Equation(s):
// \core|acc_div_ans[6]~4_combout  = (\core|b [2]) # (((\core|b [3]) # (\core|acc_div_ans[6]~2_combout )) # (!\core|acc_div_ans[4]~3_combout ))

	.dataa(\core|b [2]),
	.datab(\core|acc_div_ans[4]~3_combout ),
	.datac(\core|b [3]),
	.datad(\core|acc_div_ans[6]~2_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[6]~4 .lut_mask = 16'hFFFB;
defparam \core|acc_div_ans[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
cycloneive_lcell_comb \core|LessThan1~1 (
// Equation(s):
// \core|LessThan1~1_combout  = (\core|b [1] & (\core|acc [6] $ (((\core|acc_div_ans[6]~4_combout ) # (!\core|b [0])))))

	.dataa(\core|acc [6]),
	.datab(\core|b [0]),
	.datac(\core|b [1]),
	.datad(\core|acc_div_ans[6]~4_combout ),
	.cin(gnd),
	.combout(\core|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan1~1 .lut_mask = 16'h5090;
defparam \core|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneive_lcell_comb \core|acc_div_ans[7]~5 (
// Equation(s):
// \core|acc_div_ans[7]~5_combout  = (!\core|b [1] & (\core|acc_div_ans[4]~3_combout  & (!\core|b [3] & !\core|b [2])))

	.dataa(\core|b [1]),
	.datab(\core|acc_div_ans[4]~3_combout ),
	.datac(\core|b [3]),
	.datad(\core|b [2]),
	.cin(gnd),
	.combout(\core|acc_div_ans[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[7]~5 .lut_mask = 16'h0004;
defparam \core|acc_div_ans[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N2
cycloneive_lcell_comb \core|LessThan1~2 (
// Equation(s):
// \core|LessThan1~2_combout  = \core|b [2] $ (((\core|acc [7] & (!\core|acc_div_ans[7]~5_combout  & \core|acc_div_ans[6]~4_combout ))))

	.dataa(\core|acc [7]),
	.datab(\core|b [2]),
	.datac(\core|acc_div_ans[7]~5_combout ),
	.datad(\core|acc_div_ans[6]~4_combout ),
	.cin(gnd),
	.combout(\core|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan1~2 .lut_mask = 16'hC6CC;
defparam \core|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N0
cycloneive_lcell_comb \core|acc_div_ans[5]~7 (
// Equation(s):
// \core|acc_div_ans[5]~7_combout  = (\core|acc_div_ans[5]~6_combout ) # ((!\core|LessThan1~2_combout  & ((\core|LessThan1~0_combout ) # (\core|LessThan1~1_combout ))))

	.dataa(\core|acc_div_ans[5]~6_combout ),
	.datab(\core|LessThan1~0_combout ),
	.datac(\core|LessThan1~1_combout ),
	.datad(\core|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[5]~7 .lut_mask = 16'hAAFE;
defparam \core|acc_div_ans[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N18
cycloneive_lcell_comb \core|Add15~8 (
// Equation(s):
// \core|Add15~8_combout  = (\core|acc_div_ans[5]~7_combout  & (\core|acc [5])) # (!\core|acc_div_ans[5]~7_combout  & ((\core|Add15~0_combout )))

	.dataa(\core|acc [5]),
	.datab(gnd),
	.datac(\core|Add15~0_combout ),
	.datad(\core|acc_div_ans[5]~7_combout ),
	.cin(gnd),
	.combout(\core|Add15~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add15~8 .lut_mask = 16'hAAF0;
defparam \core|Add15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N22
cycloneive_lcell_comb \core|Add16~2 (
// Equation(s):
// \core|Add16~2_combout  = (\core|b [1] & ((\core|Add15~8_combout  & (!\core|Add16~1 )) # (!\core|Add15~8_combout  & ((\core|Add16~1 ) # (GND))))) # (!\core|b [1] & ((\core|Add15~8_combout  & (\core|Add16~1  & VCC)) # (!\core|Add15~8_combout  & 
// (!\core|Add16~1 ))))
// \core|Add16~3  = CARRY((\core|b [1] & ((!\core|Add16~1 ) # (!\core|Add15~8_combout ))) # (!\core|b [1] & (!\core|Add15~8_combout  & !\core|Add16~1 )))

	.dataa(\core|b [1]),
	.datab(\core|Add15~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add16~1 ),
	.combout(\core|Add16~2_combout ),
	.cout(\core|Add16~3 ));
// synopsys translate_off
defparam \core|Add16~2 .lut_mask = 16'h692B;
defparam \core|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N4
cycloneive_lcell_comb \core|Add16~10 (
// Equation(s):
// \core|Add16~10_combout  = (\core|acc_div_ans[4]~11_combout  & (\core|Add15~8_combout )) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~2_combout )))

	.dataa(gnd),
	.datab(\core|Add15~8_combout ),
	.datac(\core|Add16~2_combout ),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add16~10 .lut_mask = 16'hCCF0;
defparam \core|Add16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N10
cycloneive_lcell_comb \core|Add17~0 (
// Equation(s):
// \core|Add17~0_combout  = (\core|acc [3] & ((GND) # (!\core|b [0]))) # (!\core|acc [3] & (\core|b [0] $ (GND)))
// \core|Add17~1  = CARRY((\core|acc [3]) # (!\core|b [0]))

	.dataa(\core|acc [3]),
	.datab(\core|b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add17~0_combout ),
	.cout(\core|Add17~1 ));
// synopsys translate_off
defparam \core|Add17~0 .lut_mask = 16'h66BB;
defparam \core|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N12
cycloneive_lcell_comb \core|Add17~2 (
// Equation(s):
// \core|Add17~2_combout  = (\core|Add16~11_combout  & ((\core|b [1] & (!\core|Add17~1 )) # (!\core|b [1] & (\core|Add17~1  & VCC)))) # (!\core|Add16~11_combout  & ((\core|b [1] & ((\core|Add17~1 ) # (GND))) # (!\core|b [1] & (!\core|Add17~1 ))))
// \core|Add17~3  = CARRY((\core|Add16~11_combout  & (\core|b [1] & !\core|Add17~1 )) # (!\core|Add16~11_combout  & ((\core|b [1]) # (!\core|Add17~1 ))))

	.dataa(\core|Add16~11_combout ),
	.datab(\core|b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add17~1 ),
	.combout(\core|Add17~2_combout ),
	.cout(\core|Add17~3 ));
// synopsys translate_off
defparam \core|Add17~2 .lut_mask = 16'h694D;
defparam \core|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N14
cycloneive_lcell_comb \core|Add17~4 (
// Equation(s):
// \core|Add17~4_combout  = ((\core|b [2] $ (\core|Add16~10_combout  $ (\core|Add17~3 )))) # (GND)
// \core|Add17~5  = CARRY((\core|b [2] & (\core|Add16~10_combout  & !\core|Add17~3 )) # (!\core|b [2] & ((\core|Add16~10_combout ) # (!\core|Add17~3 ))))

	.dataa(\core|b [2]),
	.datab(\core|Add16~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add17~3 ),
	.combout(\core|Add17~4_combout ),
	.cout(\core|Add17~5 ));
// synopsys translate_off
defparam \core|Add17~4 .lut_mask = 16'h964D;
defparam \core|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneive_lcell_comb \core|y5~0 (
// Equation(s):
// \core|y5~0_combout  = (\core|acc [7] & (!\core|acc_div_ans[7]~5_combout  & \core|acc_div_ans[6]~4_combout ))

	.dataa(\core|acc [7]),
	.datab(gnd),
	.datac(\core|acc_div_ans[7]~5_combout ),
	.datad(\core|acc_div_ans[6]~4_combout ),
	.cin(gnd),
	.combout(\core|y5~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|y5~0 .lut_mask = 16'h0A00;
defparam \core|y5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneive_lcell_comb \core|Add15~2 (
// Equation(s):
// \core|Add15~2_combout  = (\core|b [1] & ((\core|y5~2_combout  & (!\core|Add15~1 )) # (!\core|y5~2_combout  & ((\core|Add15~1 ) # (GND))))) # (!\core|b [1] & ((\core|y5~2_combout  & (\core|Add15~1  & VCC)) # (!\core|y5~2_combout  & (!\core|Add15~1 ))))
// \core|Add15~3  = CARRY((\core|b [1] & ((!\core|Add15~1 ) # (!\core|y5~2_combout ))) # (!\core|b [1] & (!\core|y5~2_combout  & !\core|Add15~1 )))

	.dataa(\core|b [1]),
	.datab(\core|y5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add15~1 ),
	.combout(\core|Add15~2_combout ),
	.cout(\core|Add15~3 ));
// synopsys translate_off
defparam \core|Add15~2 .lut_mask = 16'h692B;
defparam \core|Add15~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneive_lcell_comb \core|Add15~4 (
// Equation(s):
// \core|Add15~4_combout  = \core|b [2] $ (\core|Add15~3  $ (\core|y5~0_combout ))

	.dataa(gnd),
	.datab(\core|b [2]),
	.datac(gnd),
	.datad(\core|y5~0_combout ),
	.cin(\core|Add15~3 ),
	.combout(\core|Add15~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add15~4 .lut_mask = 16'hC33C;
defparam \core|Add15~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N30
cycloneive_lcell_comb \core|Add15~6 (
// Equation(s):
// \core|Add15~6_combout  = (\core|acc_div_ans[5]~7_combout  & (\core|y5~0_combout )) # (!\core|acc_div_ans[5]~7_combout  & ((\core|Add15~4_combout )))

	.dataa(\core|y5~0_combout ),
	.datab(\core|acc_div_ans[5]~7_combout ),
	.datac(gnd),
	.datad(\core|Add15~4_combout ),
	.cin(gnd),
	.combout(\core|Add15~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add15~6 .lut_mask = 16'hBB88;
defparam \core|Add15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N8
cycloneive_lcell_comb \core|Add15~7 (
// Equation(s):
// \core|Add15~7_combout  = (\core|acc_div_ans[5]~7_combout  & (\core|y5~2_combout )) # (!\core|acc_div_ans[5]~7_combout  & ((\core|Add15~2_combout )))

	.dataa(\core|y5~2_combout ),
	.datab(\core|Add15~2_combout ),
	.datac(gnd),
	.datad(\core|acc_div_ans[5]~7_combout ),
	.cin(gnd),
	.combout(\core|Add15~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add15~7 .lut_mask = 16'hAACC;
defparam \core|Add15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N24
cycloneive_lcell_comb \core|Add16~4 (
// Equation(s):
// \core|Add16~4_combout  = ((\core|b [2] $ (\core|Add15~7_combout  $ (\core|Add16~3 )))) # (GND)
// \core|Add16~5  = CARRY((\core|b [2] & (\core|Add15~7_combout  & !\core|Add16~3 )) # (!\core|b [2] & ((\core|Add15~7_combout ) # (!\core|Add16~3 ))))

	.dataa(\core|b [2]),
	.datab(\core|Add15~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add16~3 ),
	.combout(\core|Add16~4_combout ),
	.cout(\core|Add16~5 ));
// synopsys translate_off
defparam \core|Add16~4 .lut_mask = 16'h964D;
defparam \core|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N26
cycloneive_lcell_comb \core|Add16~6 (
// Equation(s):
// \core|Add16~6_combout  = \core|Add15~6_combout  $ (\core|b [3] $ (!\core|Add16~5 ))

	.dataa(\core|Add15~6_combout ),
	.datab(\core|b [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\core|Add16~5 ),
	.combout(\core|Add16~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add16~6 .lut_mask = 16'h6969;
defparam \core|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N24
cycloneive_lcell_comb \core|Add16~8 (
// Equation(s):
// \core|Add16~8_combout  = (\core|acc_div_ans[4]~11_combout  & (\core|Add15~6_combout )) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~6_combout )))

	.dataa(gnd),
	.datab(\core|Add15~6_combout ),
	.datac(\core|Add16~6_combout ),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add16~8 .lut_mask = 16'hCCF0;
defparam \core|Add16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N22
cycloneive_lcell_comb \core|acc_div_ans[3]~17 (
// Equation(s):
// \core|acc_div_ans[3]~17_combout  = (\core|b [5]) # (((\core|b [4] & !\core|Add16~8_combout )) # (!\core|acc_div_ans[2]~16_combout ))

	.dataa(\core|b [5]),
	.datab(\core|acc_div_ans[2]~16_combout ),
	.datac(\core|b [4]),
	.datad(\core|Add16~8_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~17 .lut_mask = 16'hBBFB;
defparam \core|acc_div_ans[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N12
cycloneive_lcell_comb \core|acc_div_ans[3]~18 (
// Equation(s):
// \core|acc_div_ans[3]~18_combout  = (!\core|acc [3] & \core|b [0])

	.dataa(\core|acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|b [0]),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~18 .lut_mask = 16'h5500;
defparam \core|acc_div_ans[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N18
cycloneive_lcell_comb \core|LessThan3~2 (
// Equation(s):
// \core|LessThan3~2_combout  = \core|b [2] $ (((\core|acc_div_ans[4]~11_combout  & (\core|Add15~8_combout )) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~2_combout )))))

	.dataa(\core|b [2]),
	.datab(\core|Add15~8_combout ),
	.datac(\core|Add16~2_combout ),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan3~2 .lut_mask = 16'h665A;
defparam \core|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N16
cycloneive_lcell_comb \core|acc_div_ans[3]~19 (
// Equation(s):
// \core|acc_div_ans[3]~19_combout  = (!\core|LessThan3~2_combout  & ((\core|acc_div_ans[3]~18_combout  & ((\core|b [1]) # (!\core|Add16~11_combout ))) # (!\core|acc_div_ans[3]~18_combout  & (!\core|Add16~11_combout  & \core|b [1]))))

	.dataa(\core|acc_div_ans[3]~18_combout ),
	.datab(\core|Add16~11_combout ),
	.datac(\core|b [1]),
	.datad(\core|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~19 .lut_mask = 16'h00B2;
defparam \core|acc_div_ans[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N4
cycloneive_lcell_comb \core|LessThan3~0 (
// Equation(s):
// \core|LessThan3~0_combout  = \core|b [4] $ (((\core|acc_div_ans[4]~11_combout  & (\core|Add15~6_combout )) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~6_combout )))))

	.dataa(\core|b [4]),
	.datab(\core|Add15~6_combout ),
	.datac(\core|Add16~6_combout ),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan3~0 .lut_mask = 16'h665A;
defparam \core|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N14
cycloneive_lcell_comb \core|Add16~9 (
// Equation(s):
// \core|Add16~9_combout  = (\core|acc_div_ans[4]~11_combout  & (\core|Add15~7_combout )) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~4_combout )))

	.dataa(gnd),
	.datab(\core|acc_div_ans[4]~11_combout ),
	.datac(\core|Add15~7_combout ),
	.datad(\core|Add16~4_combout ),
	.cin(gnd),
	.combout(\core|Add16~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add16~9 .lut_mask = 16'hF3C0;
defparam \core|Add16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N30
cycloneive_lcell_comb \core|LessThan3~1 (
// Equation(s):
// \core|LessThan3~1_combout  = (!\core|LessThan3~0_combout  & (\core|b [3] $ (!\core|Add16~9_combout )))

	.dataa(gnd),
	.datab(\core|b [3]),
	.datac(\core|LessThan3~0_combout ),
	.datad(\core|Add16~9_combout ),
	.cin(gnd),
	.combout(\core|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan3~1 .lut_mask = 16'h0C03;
defparam \core|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N8
cycloneive_lcell_comb \core|acc_div_ans[3]~13 (
// Equation(s):
// \core|acc_div_ans[3]~13_combout  = (\core|b [3] & (((\core|b [2] & !\core|Add15~8_combout )) # (!\core|Add15~7_combout ))) # (!\core|b [3] & (\core|b [2] & (!\core|Add15~8_combout  & !\core|Add15~7_combout )))

	.dataa(\core|b [2]),
	.datab(\core|Add15~8_combout ),
	.datac(\core|b [3]),
	.datad(\core|Add15~7_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~13 .lut_mask = 16'h20F2;
defparam \core|acc_div_ans[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N26
cycloneive_lcell_comb \core|acc_div_ans[3]~14 (
// Equation(s):
// \core|acc_div_ans[3]~14_combout  = (\core|acc_div_ans[4]~11_combout  & (\core|acc_div_ans[3]~13_combout  & (\core|b [4] $ (!\core|Add15~6_combout )))) # (!\core|acc_div_ans[4]~11_combout  & (\core|b [4]))

	.dataa(\core|b [4]),
	.datab(\core|Add15~6_combout ),
	.datac(\core|acc_div_ans[3]~13_combout ),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~14 .lut_mask = 16'h90AA;
defparam \core|acc_div_ans[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N6
cycloneive_lcell_comb \core|acc_div_ans[3]~12 (
// Equation(s):
// \core|acc_div_ans[3]~12_combout  = (\core|b [3] & (((\core|b [2] & !\core|Add16~2_combout )) # (!\core|Add16~4_combout ))) # (!\core|b [3] & (\core|b [2] & (!\core|Add16~2_combout  & !\core|Add16~4_combout )))

	.dataa(\core|b [2]),
	.datab(\core|b [3]),
	.datac(\core|Add16~2_combout ),
	.datad(\core|Add16~4_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~12 .lut_mask = 16'h08CE;
defparam \core|acc_div_ans[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N28
cycloneive_lcell_comb \core|acc_div_ans[3]~15 (
// Equation(s):
// \core|acc_div_ans[3]~15_combout  = (\core|acc_div_ans[4]~11_combout  & (((\core|acc_div_ans[3]~14_combout )))) # (!\core|acc_div_ans[4]~11_combout  & (\core|acc_div_ans[3]~12_combout  & (\core|Add16~6_combout  $ (!\core|acc_div_ans[3]~14_combout ))))

	.dataa(\core|Add16~6_combout ),
	.datab(\core|acc_div_ans[4]~11_combout ),
	.datac(\core|acc_div_ans[3]~14_combout ),
	.datad(\core|acc_div_ans[3]~12_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~15 .lut_mask = 16'hE1C0;
defparam \core|acc_div_ans[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N2
cycloneive_lcell_comb \core|acc_div_ans[3]~20 (
// Equation(s):
// \core|acc_div_ans[3]~20_combout  = (\core|acc_div_ans[3]~17_combout ) # ((\core|acc_div_ans[3]~15_combout ) # ((\core|acc_div_ans[3]~19_combout  & \core|LessThan3~1_combout )))

	.dataa(\core|acc_div_ans[3]~17_combout ),
	.datab(\core|acc_div_ans[3]~19_combout ),
	.datac(\core|LessThan3~1_combout ),
	.datad(\core|acc_div_ans[3]~15_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[3]~20 .lut_mask = 16'hFFEA;
defparam \core|acc_div_ans[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N10
cycloneive_lcell_comb \core|Add17~12 (
// Equation(s):
// \core|Add17~12_combout  = (\core|acc_div_ans[3]~20_combout  & (\core|Add16~10_combout )) # (!\core|acc_div_ans[3]~20_combout  & ((\core|Add17~4_combout )))

	.dataa(gnd),
	.datab(\core|Add16~10_combout ),
	.datac(\core|Add17~4_combout ),
	.datad(\core|acc_div_ans[3]~20_combout ),
	.cin(gnd),
	.combout(\core|Add17~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~12 .lut_mask = 16'hCCF0;
defparam \core|Add17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N16
cycloneive_lcell_comb \core|Add17~6 (
// Equation(s):
// \core|Add17~6_combout  = (\core|Add16~9_combout  & ((\core|b [3] & (!\core|Add17~5 )) # (!\core|b [3] & (\core|Add17~5  & VCC)))) # (!\core|Add16~9_combout  & ((\core|b [3] & ((\core|Add17~5 ) # (GND))) # (!\core|b [3] & (!\core|Add17~5 ))))
// \core|Add17~7  = CARRY((\core|Add16~9_combout  & (\core|b [3] & !\core|Add17~5 )) # (!\core|Add16~9_combout  & ((\core|b [3]) # (!\core|Add17~5 ))))

	.dataa(\core|Add16~9_combout ),
	.datab(\core|b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add17~5 ),
	.combout(\core|Add17~6_combout ),
	.cout(\core|Add17~7 ));
// synopsys translate_off
defparam \core|Add17~6 .lut_mask = 16'h694D;
defparam \core|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N18
cycloneive_lcell_comb \core|Add17~8 (
// Equation(s):
// \core|Add17~8_combout  = \core|b [4] $ (\core|Add17~7  $ (\core|Add16~8_combout ))

	.dataa(gnd),
	.datab(\core|b [4]),
	.datac(gnd),
	.datad(\core|Add16~8_combout ),
	.cin(\core|Add17~7 ),
	.combout(\core|Add17~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~8 .lut_mask = 16'hC33C;
defparam \core|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N0
cycloneive_lcell_comb \core|Add17~10 (
// Equation(s):
// \core|Add17~10_combout  = (\core|acc_div_ans[3]~20_combout  & (\core|Add16~8_combout )) # (!\core|acc_div_ans[3]~20_combout  & ((\core|Add17~8_combout )))

	.dataa(\core|acc_div_ans[3]~20_combout ),
	.datab(\core|Add16~8_combout ),
	.datac(gnd),
	.datad(\core|Add17~8_combout ),
	.cin(gnd),
	.combout(\core|Add17~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~10 .lut_mask = 16'hDD88;
defparam \core|Add17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N0
cycloneive_lcell_comb \core|Add17~11 (
// Equation(s):
// \core|Add17~11_combout  = (\core|acc_div_ans[3]~20_combout  & (\core|Add16~9_combout )) # (!\core|acc_div_ans[3]~20_combout  & ((\core|Add17~6_combout )))

	.dataa(\core|Add16~9_combout ),
	.datab(\core|acc_div_ans[3]~20_combout ),
	.datac(gnd),
	.datad(\core|Add17~6_combout ),
	.cin(gnd),
	.combout(\core|Add17~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~11 .lut_mask = 16'hBB88;
defparam \core|Add17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N14
cycloneive_lcell_comb \core|Add17~14 (
// Equation(s):
// \core|Add17~14_combout  = (\core|acc_div_ans[3]~20_combout  & (\core|acc [3])) # (!\core|acc_div_ans[3]~20_combout  & ((\core|Add17~0_combout )))

	.dataa(\core|acc [3]),
	.datab(gnd),
	.datac(\core|Add17~0_combout ),
	.datad(\core|acc_div_ans[3]~20_combout ),
	.cin(gnd),
	.combout(\core|Add17~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~14 .lut_mask = 16'hAAF0;
defparam \core|Add17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N20
cycloneive_lcell_comb \core|LessThan4~1 (
// Equation(s):
// \core|LessThan4~1_cout  = CARRY((\core|b [0] & !\core|acc [2]))

	.dataa(\core|b [0]),
	.datab(\core|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan4~1_cout ));
// synopsys translate_off
defparam \core|LessThan4~1 .lut_mask = 16'h0022;
defparam \core|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N22
cycloneive_lcell_comb \core|LessThan4~3 (
// Equation(s):
// \core|LessThan4~3_cout  = CARRY((\core|b [1] & (\core|Add17~14_combout  & !\core|LessThan4~1_cout )) # (!\core|b [1] & ((\core|Add17~14_combout ) # (!\core|LessThan4~1_cout ))))

	.dataa(\core|b [1]),
	.datab(\core|Add17~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan4~1_cout ),
	.combout(),
	.cout(\core|LessThan4~3_cout ));
// synopsys translate_off
defparam \core|LessThan4~3 .lut_mask = 16'h004D;
defparam \core|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N24
cycloneive_lcell_comb \core|LessThan4~5 (
// Equation(s):
// \core|LessThan4~5_cout  = CARRY((\core|b [2] & ((!\core|LessThan4~3_cout ) # (!\core|Add17~13_combout ))) # (!\core|b [2] & (!\core|Add17~13_combout  & !\core|LessThan4~3_cout )))

	.dataa(\core|b [2]),
	.datab(\core|Add17~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan4~3_cout ),
	.combout(),
	.cout(\core|LessThan4~5_cout ));
// synopsys translate_off
defparam \core|LessThan4~5 .lut_mask = 16'h002B;
defparam \core|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N26
cycloneive_lcell_comb \core|LessThan4~7 (
// Equation(s):
// \core|LessThan4~7_cout  = CARRY((\core|b [3] & (\core|Add17~12_combout  & !\core|LessThan4~5_cout )) # (!\core|b [3] & ((\core|Add17~12_combout ) # (!\core|LessThan4~5_cout ))))

	.dataa(\core|b [3]),
	.datab(\core|Add17~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan4~5_cout ),
	.combout(),
	.cout(\core|LessThan4~7_cout ));
// synopsys translate_off
defparam \core|LessThan4~7 .lut_mask = 16'h004D;
defparam \core|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N28
cycloneive_lcell_comb \core|LessThan4~9 (
// Equation(s):
// \core|LessThan4~9_cout  = CARRY((\core|b [4] & ((!\core|LessThan4~7_cout ) # (!\core|Add17~11_combout ))) # (!\core|b [4] & (!\core|Add17~11_combout  & !\core|LessThan4~7_cout )))

	.dataa(\core|b [4]),
	.datab(\core|Add17~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan4~7_cout ),
	.combout(),
	.cout(\core|LessThan4~9_cout ));
// synopsys translate_off
defparam \core|LessThan4~9 .lut_mask = 16'h002B;
defparam \core|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N30
cycloneive_lcell_comb \core|LessThan4~10 (
// Equation(s):
// \core|LessThan4~10_combout  = (\core|b [5] & ((\core|LessThan4~9_cout ) # (!\core|Add17~10_combout ))) # (!\core|b [5] & (\core|LessThan4~9_cout  & !\core|Add17~10_combout ))

	.dataa(\core|b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|Add17~10_combout ),
	.cin(\core|LessThan4~9_cout ),
	.combout(\core|LessThan4~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan4~10 .lut_mask = 16'hA0FA;
defparam \core|LessThan4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N20
cycloneive_lcell_comb \core|Add18~0 (
// Equation(s):
// \core|Add18~0_combout  = (\core|b [0] & (\core|acc [2] $ (VCC))) # (!\core|b [0] & ((\core|acc [2]) # (GND)))
// \core|Add18~1  = CARRY((\core|acc [2]) # (!\core|b [0]))

	.dataa(\core|b [0]),
	.datab(\core|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add18~0_combout ),
	.cout(\core|Add18~1 ));
// synopsys translate_off
defparam \core|Add18~0 .lut_mask = 16'h66DD;
defparam \core|Add18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N22
cycloneive_lcell_comb \core|Add18~2 (
// Equation(s):
// \core|Add18~2_combout  = (\core|Add17~14_combout  & ((\core|b [1] & (!\core|Add18~1 )) # (!\core|b [1] & (\core|Add18~1  & VCC)))) # (!\core|Add17~14_combout  & ((\core|b [1] & ((\core|Add18~1 ) # (GND))) # (!\core|b [1] & (!\core|Add18~1 ))))
// \core|Add18~3  = CARRY((\core|Add17~14_combout  & (\core|b [1] & !\core|Add18~1 )) # (!\core|Add17~14_combout  & ((\core|b [1]) # (!\core|Add18~1 ))))

	.dataa(\core|Add17~14_combout ),
	.datab(\core|b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add18~1 ),
	.combout(\core|Add18~2_combout ),
	.cout(\core|Add18~3 ));
// synopsys translate_off
defparam \core|Add18~2 .lut_mask = 16'h694D;
defparam \core|Add18~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N24
cycloneive_lcell_comb \core|Add18~4 (
// Equation(s):
// \core|Add18~4_combout  = ((\core|Add17~13_combout  $ (\core|b [2] $ (\core|Add18~3 )))) # (GND)
// \core|Add18~5  = CARRY((\core|Add17~13_combout  & ((!\core|Add18~3 ) # (!\core|b [2]))) # (!\core|Add17~13_combout  & (!\core|b [2] & !\core|Add18~3 )))

	.dataa(\core|Add17~13_combout ),
	.datab(\core|b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add18~3 ),
	.combout(\core|Add18~4_combout ),
	.cout(\core|Add18~5 ));
// synopsys translate_off
defparam \core|Add18~4 .lut_mask = 16'h962B;
defparam \core|Add18~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N26
cycloneive_lcell_comb \core|Add18~6 (
// Equation(s):
// \core|Add18~6_combout  = (\core|Add17~12_combout  & ((\core|b [3] & (!\core|Add18~5 )) # (!\core|b [3] & (\core|Add18~5  & VCC)))) # (!\core|Add17~12_combout  & ((\core|b [3] & ((\core|Add18~5 ) # (GND))) # (!\core|b [3] & (!\core|Add18~5 ))))
// \core|Add18~7  = CARRY((\core|Add17~12_combout  & (\core|b [3] & !\core|Add18~5 )) # (!\core|Add17~12_combout  & ((\core|b [3]) # (!\core|Add18~5 ))))

	.dataa(\core|Add17~12_combout ),
	.datab(\core|b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add18~5 ),
	.combout(\core|Add18~6_combout ),
	.cout(\core|Add18~7 ));
// synopsys translate_off
defparam \core|Add18~6 .lut_mask = 16'h694D;
defparam \core|Add18~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N14
cycloneive_lcell_comb \core|Add18~14 (
// Equation(s):
// \core|Add18~14_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & (\core|Add17~12_combout )) # (!\core|LessThan4~10_combout  & ((\core|Add18~6_combout ))))) # (!\core|acc_div_ans[2]~16_combout  & (\core|Add17~12_combout ))

	.dataa(\core|acc_div_ans[2]~16_combout ),
	.datab(\core|Add17~12_combout ),
	.datac(\core|LessThan4~10_combout ),
	.datad(\core|Add18~6_combout ),
	.cin(gnd),
	.combout(\core|Add18~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~14 .lut_mask = 16'hCEC4;
defparam \core|Add18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N28
cycloneive_lcell_comb \core|Add18~8 (
// Equation(s):
// \core|Add18~8_combout  = ((\core|Add17~11_combout  $ (\core|b [4] $ (\core|Add18~7 )))) # (GND)
// \core|Add18~9  = CARRY((\core|Add17~11_combout  & ((!\core|Add18~7 ) # (!\core|b [4]))) # (!\core|Add17~11_combout  & (!\core|b [4] & !\core|Add18~7 )))

	.dataa(\core|Add17~11_combout ),
	.datab(\core|b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add18~7 ),
	.combout(\core|Add18~8_combout ),
	.cout(\core|Add18~9 ));
// synopsys translate_off
defparam \core|Add18~8 .lut_mask = 16'h962B;
defparam \core|Add18~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_lcell_comb \core|Add18~13 (
// Equation(s):
// \core|Add18~13_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & ((\core|Add17~11_combout ))) # (!\core|LessThan4~10_combout  & (\core|Add18~8_combout )))) # (!\core|acc_div_ans[2]~16_combout  & (((\core|Add17~11_combout ))))

	.dataa(\core|acc_div_ans[2]~16_combout ),
	.datab(\core|Add18~8_combout ),
	.datac(\core|Add17~11_combout ),
	.datad(\core|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\core|Add18~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~13 .lut_mask = 16'hF0D8;
defparam \core|Add18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N18
cycloneive_lcell_comb \core|Add18~16 (
// Equation(s):
// \core|Add18~16_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & (\core|Add17~14_combout )) # (!\core|LessThan4~10_combout  & ((\core|Add18~2_combout ))))) # (!\core|acc_div_ans[2]~16_combout  & (\core|Add17~14_combout ))

	.dataa(\core|Add17~14_combout ),
	.datab(\core|acc_div_ans[2]~16_combout ),
	.datac(\core|Add18~2_combout ),
	.datad(\core|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\core|Add18~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~16 .lut_mask = 16'hAAE2;
defparam \core|Add18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N18
cycloneive_lcell_comb \core|Add18~17 (
// Equation(s):
// \core|Add18~17_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & (\core|acc [2])) # (!\core|LessThan4~10_combout  & ((\core|Add18~0_combout ))))) # (!\core|acc_div_ans[2]~16_combout  & (\core|acc [2]))

	.dataa(\core|acc_div_ans[2]~16_combout ),
	.datab(\core|acc [2]),
	.datac(\core|LessThan4~10_combout ),
	.datad(\core|Add18~0_combout ),
	.cin(gnd),
	.combout(\core|Add18~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~17 .lut_mask = 16'hCEC4;
defparam \core|Add18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
cycloneive_lcell_comb \core|LessThan5~1 (
// Equation(s):
// \core|LessThan5~1_cout  = CARRY((!\core|acc [1] & \core|b [0]))

	.dataa(\core|acc [1]),
	.datab(\core|b [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan5~1_cout ));
// synopsys translate_off
defparam \core|LessThan5~1 .lut_mask = 16'h0044;
defparam \core|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N2
cycloneive_lcell_comb \core|LessThan5~3 (
// Equation(s):
// \core|LessThan5~3_cout  = CARRY((\core|b [1] & (\core|Add18~17_combout  & !\core|LessThan5~1_cout )) # (!\core|b [1] & ((\core|Add18~17_combout ) # (!\core|LessThan5~1_cout ))))

	.dataa(\core|b [1]),
	.datab(\core|Add18~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan5~1_cout ),
	.combout(),
	.cout(\core|LessThan5~3_cout ));
// synopsys translate_off
defparam \core|LessThan5~3 .lut_mask = 16'h004D;
defparam \core|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N4
cycloneive_lcell_comb \core|LessThan5~5 (
// Equation(s):
// \core|LessThan5~5_cout  = CARRY((\core|b [2] & ((!\core|LessThan5~3_cout ) # (!\core|Add18~16_combout ))) # (!\core|b [2] & (!\core|Add18~16_combout  & !\core|LessThan5~3_cout )))

	.dataa(\core|b [2]),
	.datab(\core|Add18~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan5~3_cout ),
	.combout(),
	.cout(\core|LessThan5~5_cout ));
// synopsys translate_off
defparam \core|LessThan5~5 .lut_mask = 16'h002B;
defparam \core|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N6
cycloneive_lcell_comb \core|LessThan5~7 (
// Equation(s):
// \core|LessThan5~7_cout  = CARRY((\core|b [3] & (\core|Add18~15_combout  & !\core|LessThan5~5_cout )) # (!\core|b [3] & ((\core|Add18~15_combout ) # (!\core|LessThan5~5_cout ))))

	.dataa(\core|b [3]),
	.datab(\core|Add18~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan5~5_cout ),
	.combout(),
	.cout(\core|LessThan5~7_cout ));
// synopsys translate_off
defparam \core|LessThan5~7 .lut_mask = 16'h004D;
defparam \core|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N8
cycloneive_lcell_comb \core|LessThan5~9 (
// Equation(s):
// \core|LessThan5~9_cout  = CARRY((\core|b [4] & ((!\core|LessThan5~7_cout ) # (!\core|Add18~14_combout ))) # (!\core|b [4] & (!\core|Add18~14_combout  & !\core|LessThan5~7_cout )))

	.dataa(\core|b [4]),
	.datab(\core|Add18~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan5~7_cout ),
	.combout(),
	.cout(\core|LessThan5~9_cout ));
// synopsys translate_off
defparam \core|LessThan5~9 .lut_mask = 16'h002B;
defparam \core|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N10
cycloneive_lcell_comb \core|LessThan5~11 (
// Equation(s):
// \core|LessThan5~11_cout  = CARRY((\core|b [5] & (\core|Add18~13_combout  & !\core|LessThan5~9_cout )) # (!\core|b [5] & ((\core|Add18~13_combout ) # (!\core|LessThan5~9_cout ))))

	.dataa(\core|b [5]),
	.datab(\core|Add18~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan5~9_cout ),
	.combout(),
	.cout(\core|LessThan5~11_cout ));
// synopsys translate_off
defparam \core|LessThan5~11 .lut_mask = 16'h004D;
defparam \core|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
cycloneive_lcell_comb \core|LessThan5~12 (
// Equation(s):
// \core|LessThan5~12_combout  = (\core|b [6] & ((!\core|Add18~12_combout ) # (!\core|LessThan5~11_cout ))) # (!\core|b [6] & (!\core|LessThan5~11_cout  & !\core|Add18~12_combout ))

	.dataa(\core|b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|Add18~12_combout ),
	.cin(\core|LessThan5~11_cout ),
	.combout(\core|LessThan5~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan5~12 .lut_mask = 16'h0AAF;
defparam \core|LessThan5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N2
cycloneive_lcell_comb \core|Add19~0 (
// Equation(s):
// \core|Add19~0_combout  = (\core|b [0] & (\core|acc [1] $ (VCC))) # (!\core|b [0] & ((\core|acc [1]) # (GND)))
// \core|Add19~1  = CARRY((\core|acc [1]) # (!\core|b [0]))

	.dataa(\core|b [0]),
	.datab(\core|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add19~0_combout ),
	.cout(\core|Add19~1 ));
// synopsys translate_off
defparam \core|Add19~0 .lut_mask = 16'h66DD;
defparam \core|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N4
cycloneive_lcell_comb \core|Add19~2 (
// Equation(s):
// \core|Add19~2_combout  = (\core|b [1] & ((\core|Add18~17_combout  & (!\core|Add19~1 )) # (!\core|Add18~17_combout  & ((\core|Add19~1 ) # (GND))))) # (!\core|b [1] & ((\core|Add18~17_combout  & (\core|Add19~1  & VCC)) # (!\core|Add18~17_combout  & 
// (!\core|Add19~1 ))))
// \core|Add19~3  = CARRY((\core|b [1] & ((!\core|Add19~1 ) # (!\core|Add18~17_combout ))) # (!\core|b [1] & (!\core|Add18~17_combout  & !\core|Add19~1 )))

	.dataa(\core|b [1]),
	.datab(\core|Add18~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add19~1 ),
	.combout(\core|Add19~2_combout ),
	.cout(\core|Add19~3 ));
// synopsys translate_off
defparam \core|Add19~2 .lut_mask = 16'h692B;
defparam \core|Add19~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N6
cycloneive_lcell_comb \core|Add19~4 (
// Equation(s):
// \core|Add19~4_combout  = ((\core|b [2] $ (\core|Add18~16_combout  $ (\core|Add19~3 )))) # (GND)
// \core|Add19~5  = CARRY((\core|b [2] & (\core|Add18~16_combout  & !\core|Add19~3 )) # (!\core|b [2] & ((\core|Add18~16_combout ) # (!\core|Add19~3 ))))

	.dataa(\core|b [2]),
	.datab(\core|Add18~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add19~3 ),
	.combout(\core|Add19~4_combout ),
	.cout(\core|Add19~5 ));
// synopsys translate_off
defparam \core|Add19~4 .lut_mask = 16'h964D;
defparam \core|Add19~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N8
cycloneive_lcell_comb \core|Add19~6 (
// Equation(s):
// \core|Add19~6_combout  = (\core|Add18~15_combout  & ((\core|b [3] & (!\core|Add19~5 )) # (!\core|b [3] & (\core|Add19~5  & VCC)))) # (!\core|Add18~15_combout  & ((\core|b [3] & ((\core|Add19~5 ) # (GND))) # (!\core|b [3] & (!\core|Add19~5 ))))
// \core|Add19~7  = CARRY((\core|Add18~15_combout  & (\core|b [3] & !\core|Add19~5 )) # (!\core|Add18~15_combout  & ((\core|b [3]) # (!\core|Add19~5 ))))

	.dataa(\core|Add18~15_combout ),
	.datab(\core|b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add19~5 ),
	.combout(\core|Add19~6_combout ),
	.cout(\core|Add19~7 ));
// synopsys translate_off
defparam \core|Add19~6 .lut_mask = 16'h694D;
defparam \core|Add19~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N10
cycloneive_lcell_comb \core|Add19~8 (
// Equation(s):
// \core|Add19~8_combout  = ((\core|Add18~14_combout  $ (\core|b [4] $ (\core|Add19~7 )))) # (GND)
// \core|Add19~9  = CARRY((\core|Add18~14_combout  & ((!\core|Add19~7 ) # (!\core|b [4]))) # (!\core|Add18~14_combout  & (!\core|b [4] & !\core|Add19~7 )))

	.dataa(\core|Add18~14_combout ),
	.datab(\core|b [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add19~7 ),
	.combout(\core|Add19~8_combout ),
	.cout(\core|Add19~9 ));
// synopsys translate_off
defparam \core|Add19~8 .lut_mask = 16'h962B;
defparam \core|Add19~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
cycloneive_lcell_comb \core|Add19~16 (
// Equation(s):
// \core|Add19~16_combout  = (\core|b [7] & (\core|Add18~14_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~14_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~8_combout )))))

	.dataa(\core|b [7]),
	.datab(\core|Add18~14_combout ),
	.datac(\core|LessThan5~12_combout ),
	.datad(\core|Add19~8_combout ),
	.cin(gnd),
	.combout(\core|Add19~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~16 .lut_mask = 16'hCDC8;
defparam \core|Add19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
cycloneive_lcell_comb \core|Add19~18 (
// Equation(s):
// \core|Add19~18_combout  = (\core|b [7] & (\core|Add18~16_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~16_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~4_combout )))))

	.dataa(\core|b [7]),
	.datab(\core|Add18~16_combout ),
	.datac(\core|LessThan5~12_combout ),
	.datad(\core|Add19~4_combout ),
	.cin(gnd),
	.combout(\core|Add19~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~18 .lut_mask = 16'hCDC8;
defparam \core|Add19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N0
cycloneive_lcell_comb \core|Add19~19 (
// Equation(s):
// \core|Add19~19_combout  = (\core|b [7] & (\core|Add18~17_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~17_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~2_combout )))))

	.dataa(\core|b [7]),
	.datab(\core|Add18~17_combout ),
	.datac(\core|Add19~2_combout ),
	.datad(\core|LessThan5~12_combout ),
	.cin(gnd),
	.combout(\core|Add19~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~19 .lut_mask = 16'hCCD8;
defparam \core|Add19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneive_lcell_comb \core|Add20~0 (
// Equation(s):
// \core|Add20~0_combout  = (\core|b [0] & (\core|acc [0] $ (VCC))) # (!\core|b [0] & ((\core|acc [0]) # (GND)))
// \core|Add20~1  = CARRY((\core|acc [0]) # (!\core|b [0]))

	.dataa(\core|b [0]),
	.datab(\core|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|Add20~0_combout ),
	.cout(\core|Add20~1 ));
// synopsys translate_off
defparam \core|Add20~0 .lut_mask = 16'h66DD;
defparam \core|Add20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N16
cycloneive_lcell_comb \core|Add20~2 (
// Equation(s):
// \core|Add20~2_combout  = (\core|b [1] & ((\core|Add19~20_combout  & (!\core|Add20~1 )) # (!\core|Add19~20_combout  & ((\core|Add20~1 ) # (GND))))) # (!\core|b [1] & ((\core|Add19~20_combout  & (\core|Add20~1  & VCC)) # (!\core|Add19~20_combout  & 
// (!\core|Add20~1 ))))
// \core|Add20~3  = CARRY((\core|b [1] & ((!\core|Add20~1 ) # (!\core|Add19~20_combout ))) # (!\core|b [1] & (!\core|Add19~20_combout  & !\core|Add20~1 )))

	.dataa(\core|b [1]),
	.datab(\core|Add19~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~1 ),
	.combout(\core|Add20~2_combout ),
	.cout(\core|Add20~3 ));
// synopsys translate_off
defparam \core|Add20~2 .lut_mask = 16'h692B;
defparam \core|Add20~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N18
cycloneive_lcell_comb \core|Add20~4 (
// Equation(s):
// \core|Add20~4_combout  = ((\core|b [2] $ (\core|Add19~19_combout  $ (\core|Add20~3 )))) # (GND)
// \core|Add20~5  = CARRY((\core|b [2] & (\core|Add19~19_combout  & !\core|Add20~3 )) # (!\core|b [2] & ((\core|Add19~19_combout ) # (!\core|Add20~3 ))))

	.dataa(\core|b [2]),
	.datab(\core|Add19~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~3 ),
	.combout(\core|Add20~4_combout ),
	.cout(\core|Add20~5 ));
// synopsys translate_off
defparam \core|Add20~4 .lut_mask = 16'h964D;
defparam \core|Add20~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneive_lcell_comb \core|Add20~6 (
// Equation(s):
// \core|Add20~6_combout  = (\core|b [3] & ((\core|Add19~18_combout  & (!\core|Add20~5 )) # (!\core|Add19~18_combout  & ((\core|Add20~5 ) # (GND))))) # (!\core|b [3] & ((\core|Add19~18_combout  & (\core|Add20~5  & VCC)) # (!\core|Add19~18_combout  & 
// (!\core|Add20~5 ))))
// \core|Add20~7  = CARRY((\core|b [3] & ((!\core|Add20~5 ) # (!\core|Add19~18_combout ))) # (!\core|b [3] & (!\core|Add19~18_combout  & !\core|Add20~5 )))

	.dataa(\core|b [3]),
	.datab(\core|Add19~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~5 ),
	.combout(\core|Add20~6_combout ),
	.cout(\core|Add20~7 ));
// synopsys translate_off
defparam \core|Add20~6 .lut_mask = 16'h692B;
defparam \core|Add20~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneive_lcell_comb \core|Add20~8 (
// Equation(s):
// \core|Add20~8_combout  = ((\core|b [4] $ (\core|Add19~17_combout  $ (\core|Add20~7 )))) # (GND)
// \core|Add20~9  = CARRY((\core|b [4] & (\core|Add19~17_combout  & !\core|Add20~7 )) # (!\core|b [4] & ((\core|Add19~17_combout ) # (!\core|Add20~7 ))))

	.dataa(\core|b [4]),
	.datab(\core|Add19~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~7 ),
	.combout(\core|Add20~8_combout ),
	.cout(\core|Add20~9 ));
// synopsys translate_off
defparam \core|Add20~8 .lut_mask = 16'h964D;
defparam \core|Add20~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N24
cycloneive_lcell_comb \core|Add20~10 (
// Equation(s):
// \core|Add20~10_combout  = (\core|Add19~16_combout  & ((\core|b [5] & (!\core|Add20~9 )) # (!\core|b [5] & (\core|Add20~9  & VCC)))) # (!\core|Add19~16_combout  & ((\core|b [5] & ((\core|Add20~9 ) # (GND))) # (!\core|b [5] & (!\core|Add20~9 ))))
// \core|Add20~11  = CARRY((\core|Add19~16_combout  & (\core|b [5] & !\core|Add20~9 )) # (!\core|Add19~16_combout  & ((\core|b [5]) # (!\core|Add20~9 ))))

	.dataa(\core|Add19~16_combout ),
	.datab(\core|b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~9 ),
	.combout(\core|Add20~10_combout ),
	.cout(\core|Add20~11 ));
// synopsys translate_off
defparam \core|Add20~10 .lut_mask = 16'h694D;
defparam \core|Add20~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneive_lcell_comb \core|b~5 (
// Equation(s):
// \core|b~5_combout  = (\core|b[4]~0_combout  & (((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & ((\core|b[4]~1_combout  & (\core|Add20~10_combout )) # (!\core|b[4]~1_combout  & ((\core|Add19~16_combout )))))

	.dataa(\core|b[4]~0_combout ),
	.datab(\core|Add20~10_combout ),
	.datac(\core|b[4]~1_combout ),
	.datad(\core|Add19~16_combout ),
	.cin(gnd),
	.combout(\core|b~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~5 .lut_mask = 16'hE5E0;
defparam \core|b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneive_lcell_comb \core|b~6 (
// Equation(s):
// \core|b~6_combout  = (\core|b[4]~0_combout  & ((\core|b~5_combout  & ((\core|same_byte[5]~2_combout ))) # (!\core|b~5_combout  & (\core|Mult0|auto_generated|mac_out2~DATAOUT13 )))) # (!\core|b[4]~0_combout  & (((\core|b~5_combout ))))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|b~5_combout ),
	.datad(\core|same_byte[5]~2_combout ),
	.cin(gnd),
	.combout(\core|b~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~6 .lut_mask = 16'hF838;
defparam \core|b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N10
cycloneive_lcell_comb \core|always25~0 (
// Equation(s):
// \core|always25~0_combout  = (\core|data_wr_en_buf~11_combout  & (\core|Equal200~3_combout  & \core|ram_wr_addr_buf[4]~79_combout ))

	.dataa(gnd),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(\core|Equal200~3_combout ),
	.datad(\core|ram_wr_addr_buf[4]~79_combout ),
	.cin(gnd),
	.combout(\core|always25~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always25~0 .lut_mask = 16'hC000;
defparam \core|always25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N14
cycloneive_lcell_comb \core|b[7]~4 (
// Equation(s):
// \core|b[7]~4_combout  = (\core|work_en~0_combout  & ((\core|Equal277~71_combout ) # (\core|always25~0_combout )))

	.dataa(\core|Equal277~71_combout ),
	.datab(\core|work_en~0_combout ),
	.datac(gnd),
	.datad(\core|always25~0_combout ),
	.cin(gnd),
	.combout(\core|b[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|b[7]~4 .lut_mask = 16'hCC88;
defparam \core|b[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N29
dffeas \core|b[5] (
	.clk(\clk~input_o ),
	.d(\core|b~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[5] .is_wysiwyg = "true";
defparam \core|b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneive_lcell_comb \core|acc_div_ans[4]~3 (
// Equation(s):
// \core|acc_div_ans[4]~3_combout  = (!\core|b [7] & (!\core|b [5] & (!\core|b [6] & !\core|b [4])))

	.dataa(\core|b [7]),
	.datab(\core|b [5]),
	.datac(\core|b [6]),
	.datad(\core|b [4]),
	.cin(gnd),
	.combout(\core|acc_div_ans[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[4]~3 .lut_mask = 16'h0001;
defparam \core|acc_div_ans[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N8
cycloneive_lcell_comb \core|acc_div_ans[4]~10 (
// Equation(s):
// \core|acc_div_ans[4]~10_combout  = (\core|acc_div_ans[4]~3_combout  & ((\core|acc [7]) # (!\core|b [3])))

	.dataa(gnd),
	.datab(\core|acc [7]),
	.datac(\core|acc_div_ans[4]~3_combout ),
	.datad(\core|b [3]),
	.cin(gnd),
	.combout(\core|acc_div_ans[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[4]~10 .lut_mask = 16'hC0F0;
defparam \core|acc_div_ans[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N12
cycloneive_lcell_comb \core|acc_div_ans[4]~8 (
// Equation(s):
// \core|acc_div_ans[4]~8_combout  = (\core|b [1] & (((!\core|acc [4] & \core|b [0])) # (!\core|Add15~8_combout ))) # (!\core|b [1] & (!\core|acc [4] & (\core|b [0] & !\core|Add15~8_combout )))

	.dataa(\core|acc [4]),
	.datab(\core|b [1]),
	.datac(\core|b [0]),
	.datad(\core|Add15~8_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[4]~8 .lut_mask = 16'h40DC;
defparam \core|acc_div_ans[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N10
cycloneive_lcell_comb \core|acc_div_ans[4]~9 (
// Equation(s):
// \core|acc_div_ans[4]~9_combout  = (\core|b [2] & ((\core|acc_div_ans[4]~8_combout ) # (!\core|Add15~7_combout ))) # (!\core|b [2] & (!\core|Add15~7_combout  & \core|acc_div_ans[4]~8_combout ))

	.dataa(gnd),
	.datab(\core|b [2]),
	.datac(\core|Add15~7_combout ),
	.datad(\core|acc_div_ans[4]~8_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[4]~9 .lut_mask = 16'hCF0C;
defparam \core|acc_div_ans[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N28
cycloneive_lcell_comb \core|acc_div_ans[4]~11 (
// Equation(s):
// \core|acc_div_ans[4]~11_combout  = ((\core|acc_div_ans[4]~9_combout  & (\core|b [3] $ (!\core|Add15~6_combout )))) # (!\core|acc_div_ans[4]~10_combout )

	.dataa(\core|acc_div_ans[4]~10_combout ),
	.datab(\core|b [3]),
	.datac(\core|Add15~6_combout ),
	.datad(\core|acc_div_ans[4]~9_combout ),
	.cin(gnd),
	.combout(\core|acc_div_ans[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[4]~11 .lut_mask = 16'hD755;
defparam \core|acc_div_ans[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y10_N6
cycloneive_lcell_comb \core|Add16~11 (
// Equation(s):
// \core|Add16~11_combout  = (\core|acc_div_ans[4]~11_combout  & (\core|acc [4])) # (!\core|acc_div_ans[4]~11_combout  & ((\core|Add16~0_combout )))

	.dataa(\core|acc [4]),
	.datab(\core|Add16~0_combout ),
	.datac(gnd),
	.datad(\core|acc_div_ans[4]~11_combout ),
	.cin(gnd),
	.combout(\core|Add16~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add16~11 .lut_mask = 16'hAACC;
defparam \core|Add16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y10_N20
cycloneive_lcell_comb \core|Add17~13 (
// Equation(s):
// \core|Add17~13_combout  = (\core|acc_div_ans[3]~20_combout  & (\core|Add16~11_combout )) # (!\core|acc_div_ans[3]~20_combout  & ((\core|Add17~2_combout )))

	.dataa(gnd),
	.datab(\core|Add16~11_combout ),
	.datac(\core|Add17~2_combout ),
	.datad(\core|acc_div_ans[3]~20_combout ),
	.cin(gnd),
	.combout(\core|Add17~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add17~13 .lut_mask = 16'hCCF0;
defparam \core|Add17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N16
cycloneive_lcell_comb \core|Add18~15 (
// Equation(s):
// \core|Add18~15_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & (\core|Add17~13_combout )) # (!\core|LessThan4~10_combout  & ((\core|Add18~4_combout ))))) # (!\core|acc_div_ans[2]~16_combout  & (\core|Add17~13_combout ))

	.dataa(\core|acc_div_ans[2]~16_combout ),
	.datab(\core|Add17~13_combout ),
	.datac(\core|LessThan4~10_combout ),
	.datad(\core|Add18~4_combout ),
	.cin(gnd),
	.combout(\core|Add18~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~15 .lut_mask = 16'hCEC4;
defparam \core|Add18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneive_lcell_comb \core|Add19~17 (
// Equation(s):
// \core|Add19~17_combout  = (\core|b [7] & (\core|Add18~15_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~15_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~6_combout )))))

	.dataa(\core|b [7]),
	.datab(\core|Add18~15_combout ),
	.datac(\core|LessThan5~12_combout ),
	.datad(\core|Add19~6_combout ),
	.cin(gnd),
	.combout(\core|Add19~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~17 .lut_mask = 16'hCDC8;
defparam \core|Add19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneive_lcell_comb \core|b~9 (
// Equation(s):
// \core|b~9_combout  = (\core|b[4]~0_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT12 ) # ((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & (((\core|Add19~17_combout  & !\core|b[4]~1_combout ))))

	.dataa(\core|b[4]~0_combout ),
	.datab(\core|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(\core|Add19~17_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~9 .lut_mask = 16'hAAD8;
defparam \core|b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
cycloneive_lcell_comb \core|b~10 (
// Equation(s):
// \core|b~10_combout  = (\core|b[4]~1_combout  & ((\core|b~9_combout  & ((\core|same_byte[4]~3_combout ))) # (!\core|b~9_combout  & (\core|Add20~8_combout )))) # (!\core|b[4]~1_combout  & (((\core|b~9_combout ))))

	.dataa(\core|Add20~8_combout ),
	.datab(\core|b[4]~1_combout ),
	.datac(\core|b~9_combout ),
	.datad(\core|same_byte[4]~3_combout ),
	.cin(gnd),
	.combout(\core|b~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~10 .lut_mask = 16'hF838;
defparam \core|b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N15
dffeas \core|b[4] (
	.clk(\clk~input_o ),
	.d(\core|b~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[4] .is_wysiwyg = "true";
defparam \core|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \core|ram_rd_data_0[7]~3 (
// Equation(s):
// \core|ram_rd_data_0[7]~3_combout  = (\core|same_byte [4]) # ((\core|same_byte [2] & !\core|same_byte [3]))

	.dataa(gnd),
	.datab(\core|same_byte [2]),
	.datac(\core|same_byte [3]),
	.datad(\core|same_byte [4]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~3 .lut_mask = 16'hFF0C;
defparam \core|ram_rd_data_0[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \core|ram_rd_data_0[7]~2 (
// Equation(s):
// \core|ram_rd_data_0[7]~2_combout  = (\core|same_byte [3]) # (\core|same_byte [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|same_byte [3]),
	.datad(\core|same_byte [4]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~2 .lut_mask = 16'hFFF0;
defparam \core|ram_rd_data_0[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \ram|address[0]~4 (
// Equation(s):
// \ram|address[0]~4_combout  = (!\core|xdata_rd_en~1_combout  & (((\core|data_same~combout ) # (!\core|data_rd_en~2_combout )) # (!\core|data_rd_en_buf~14_combout )))

	.dataa(\core|xdata_rd_en~1_combout ),
	.datab(\core|data_rd_en_buf~14_combout ),
	.datac(\core|data_same~combout ),
	.datad(\core|data_rd_en~2_combout ),
	.cin(gnd),
	.combout(\ram|address[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[0]~4 .lut_mask = 16'h5155;
defparam \ram|address[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \ram|address[0]~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram|address[0]~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram|address[0]~4clkctrl_outclk ));
// synopsys translate_off
defparam \ram|address[0]~4clkctrl .clock_type = "global clock";
defparam \ram|address[0]~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \core|data_wr_en~1 (
// Equation(s):
// \core|data_wr_en~1_combout  = (\core|work_en~0_combout  & (\core|data_wr_en_buf~11_combout  & (!\core|Equal299~0_combout  & !\core|Equal201~0_combout )))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(\core|Equal299~0_combout ),
	.datad(\core|Equal201~0_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en~1 .lut_mask = 16'h0008;
defparam \core|data_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \ram|main_wr_en (
// Equation(s):
// \ram|main_wr_en~combout  = (\core|data_wr_en~0_combout  & (!\core|ram_wr_addr_buf[7]~16_combout  & \core|data_wr_en~1_combout ))

	.dataa(gnd),
	.datab(\core|data_wr_en~0_combout ),
	.datac(\core|ram_wr_addr_buf[7]~16_combout ),
	.datad(\core|data_wr_en~1_combout ),
	.cin(gnd),
	.combout(\ram|main_wr_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|main_wr_en .lut_mask = 16'h0C00;
defparam \ram|main_wr_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \ram|main_rd_en (
// Equation(s):
// \ram|main_rd_en~combout  = (\core|data_rd_en_buf~14_combout  & (\core|data_rd_en~2_combout  & (!\core|ram_rd_addr_buf[7]~24_combout  & !\core|data_same~combout )))

	.dataa(\core|data_rd_en_buf~14_combout ),
	.datab(\core|data_rd_en~2_combout ),
	.datac(\core|ram_rd_addr_buf[7]~24_combout ),
	.datad(\core|data_same~combout ),
	.cin(gnd),
	.combout(\ram|main_rd_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|main_rd_en .lut_mask = 16'h0008;
defparam \ram|main_rd_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \ram|always0~0 (
// Equation(s):
// \ram|always0~0_combout  = (\core|xdata_wr_en~0_combout ) # ((\core|data_wr_en~0_combout  & \core|data_wr_en~1_combout ))

	.dataa(gnd),
	.datab(\core|xdata_wr_en~0_combout ),
	.datac(\core|data_wr_en~0_combout ),
	.datad(\core|data_wr_en~1_combout ),
	.cin(gnd),
	.combout(\ram|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|always0~0 .lut_mask = 16'hFCCC;
defparam \ram|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \ram|address[0]~17 (
// Equation(s):
// \ram|address[0]~17_combout  = (\ram|always0~0_combout  & (\core|ram_wr_addr_buf[0]~69_combout )) # (!\ram|always0~0_combout  & (((\core|ram_rd_addr_buf[0]~44_combout  & \rst~input_o ))))

	.dataa(\core|ram_wr_addr_buf[0]~69_combout ),
	.datab(\core|ram_rd_addr_buf[0]~44_combout ),
	.datac(\rst~input_o ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[0]~17 .lut_mask = 16'hAAC0;
defparam \ram|address[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \ram|address[0]~18 (
// Equation(s):
// \ram|address[0]~18_combout  = (\core|xdata_wr_en~0_combout ) # (((\core|data_wr_en~1_combout  & \core|data_wr_en~0_combout )) # (!\ram|address[0]~4_combout ))

	.dataa(\core|xdata_wr_en~0_combout ),
	.datab(\core|data_wr_en~1_combout ),
	.datac(\core|data_wr_en~0_combout ),
	.datad(\ram|address[0]~4_combout ),
	.cin(gnd),
	.combout(\ram|address[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[0]~18 .lut_mask = 16'hEAFF;
defparam \ram|address[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \ram|address[0] (
// Equation(s):
// \ram|address [0] = (\ram|address[0]~18_combout  & ((\ram|address[0]~17_combout ))) # (!\ram|address[0]~18_combout  & (\ram|address [0]))

	.dataa(\ram|address [0]),
	.datab(gnd),
	.datac(\ram|address[0]~17_combout ),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [0]),
	.cout());
// synopsys translate_off
defparam \ram|address[0] .lut_mask = 16'hF0AA;
defparam \ram|address[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \ram|address[1]~5 (
// Equation(s):
// \ram|address[1]~5_combout  = (\ram|always0~0_combout  & (\core|ram_wr_addr_buf[1]~62_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[1]~53_combout )))

	.dataa(\ram|always0~0_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[1]~62_combout ),
	.datad(\core|ram_rd_addr_buf[1]~53_combout ),
	.cin(gnd),
	.combout(\ram|address[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[1]~5 .lut_mask = 16'hF5A0;
defparam \ram|address[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \ram|address[1] (
// Equation(s):
// \ram|address [1] = (\ram|address[0]~18_combout  & (\ram|address[1]~5_combout )) # (!\ram|address[0]~18_combout  & ((\ram|address [1])))

	.dataa(gnd),
	.datab(\ram|address[1]~5_combout ),
	.datac(\ram|address [1]),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [1]),
	.cout());
// synopsys translate_off
defparam \ram|address[1] .lut_mask = 16'hCCF0;
defparam \ram|address[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \ram|address[2]~6 (
// Equation(s):
// \ram|address[2]~6_combout  = (\ram|always0~0_combout  & (\core|ram_wr_addr_buf[2]~80_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[2]~59_combout )))

	.dataa(gnd),
	.datab(\core|ram_wr_addr_buf[2]~80_combout ),
	.datac(\core|ram_rd_addr_buf[2]~59_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[2]~6 .lut_mask = 16'hCCF0;
defparam \ram|address[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \ram|address[2] (
// Equation(s):
// \ram|address [2] = (\ram|address[0]~18_combout  & (\ram|address[2]~6_combout )) # (!\ram|address[0]~18_combout  & ((\ram|address [2])))

	.dataa(\ram|address[2]~6_combout ),
	.datab(\ram|address [2]),
	.datac(gnd),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [2]),
	.cout());
// synopsys translate_off
defparam \ram|address[2] .lut_mask = 16'hAACC;
defparam \ram|address[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \ram|address[3]~7 (
// Equation(s):
// \ram|address[3]~7_combout  = (\ram|always0~0_combout  & (((\core|ram_wr_addr_buf[3]~38_combout )))) # (!\ram|always0~0_combout  & (\rst~input_o  & ((\core|ram_rd_addr_buf[3]~73_combout ))))

	.dataa(\rst~input_o ),
	.datab(\core|ram_wr_addr_buf[3]~38_combout ),
	.datac(\core|ram_rd_addr_buf[3]~73_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[3]~7 .lut_mask = 16'hCCA0;
defparam \ram|address[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \ram|address[3] (
// Equation(s):
// \ram|address [3] = (\ram|address[0]~18_combout  & ((\ram|address[3]~7_combout ))) # (!\ram|address[0]~18_combout  & (\ram|address [3]))

	.dataa(gnd),
	.datab(\ram|address [3]),
	.datac(\ram|address[3]~7_combout ),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [3]),
	.cout());
// synopsys translate_off
defparam \ram|address[3] .lut_mask = 16'hF0CC;
defparam \ram|address[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \ram|address[4]~10 (
// Equation(s):
// \ram|address[4]~10_combout  = (\ram|always0~0_combout  & (\core|ram_wr_addr_buf[4]~79_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[4]~66_combout )))

	.dataa(\ram|always0~0_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[4]~79_combout ),
	.datad(\core|ram_rd_addr_buf[4]~66_combout ),
	.cin(gnd),
	.combout(\ram|address[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[4]~10 .lut_mask = 16'hF5A0;
defparam \ram|address[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \ram|address[4] (
// Equation(s):
// \ram|address [4] = (\ram|address[0]~18_combout  & ((\ram|address[4]~10_combout ))) # (!\ram|address[0]~18_combout  & (\ram|address [4]))

	.dataa(gnd),
	.datab(\ram|address [4]),
	.datac(\ram|address[4]~10_combout ),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [4]),
	.cout());
// synopsys translate_off
defparam \ram|address[4] .lut_mask = 16'hF0CC;
defparam \ram|address[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \ram|address[6]~8 (
// Equation(s):
// \ram|address[6]~8_combout  = (\ram|always0~0_combout  & (((!\core|ram_wr_addr_buf[6]~27_combout )))) # (!\ram|always0~0_combout  & (((\core|always6~60_combout )) # (!\rst~input_o )))

	.dataa(\ram|always0~0_combout ),
	.datab(\rst~input_o ),
	.datac(\core|always6~60_combout ),
	.datad(\core|ram_wr_addr_buf[6]~27_combout ),
	.cin(gnd),
	.combout(\ram|address[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[6]~8 .lut_mask = 16'h51FB;
defparam \ram|address[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \ram|address[5]~11 (
// Equation(s):
// \ram|address[5]~11_combout  = (!\ram|address[6]~8_combout  & ((\ram|always0~0_combout  & ((\core|ram_wr_addr_buf[5]~26_combout ))) # (!\ram|always0~0_combout  & (\core|ram_rd_addr_buf[5]~37_combout ))))

	.dataa(\core|ram_rd_addr_buf[5]~37_combout ),
	.datab(\ram|address[6]~8_combout ),
	.datac(\core|ram_wr_addr_buf[5]~26_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[5]~11 .lut_mask = 16'h3022;
defparam \ram|address[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \ram|address[5] (
// Equation(s):
// \ram|address [5] = (\ram|address[0]~18_combout  & (\ram|address[5]~11_combout )) # (!\ram|address[0]~18_combout  & ((\ram|address [5])))

	.dataa(gnd),
	.datab(\ram|address[5]~11_combout ),
	.datac(\ram|address [5]),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [5]),
	.cout());
// synopsys translate_off
defparam \ram|address[5] .lut_mask = 16'hCCF0;
defparam \ram|address[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \ram|address[6]~9 (
// Equation(s):
// \ram|address[6]~9_combout  = (!\ram|address[6]~8_combout  & ((\ram|always0~0_combout  & (\core|ram_wr_addr_buf[6]~55_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[6]~32_combout )))))

	.dataa(\ram|always0~0_combout ),
	.datab(\core|ram_wr_addr_buf[6]~55_combout ),
	.datac(\core|ram_rd_addr_buf[6]~32_combout ),
	.datad(\ram|address[6]~8_combout ),
	.cin(gnd),
	.combout(\ram|address[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[6]~9 .lut_mask = 16'h00D8;
defparam \ram|address[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \ram|address[6] (
// Equation(s):
// \ram|address [6] = (\ram|address[0]~18_combout  & (\ram|address[6]~9_combout )) # (!\ram|address[0]~18_combout  & ((\ram|address [6])))

	.dataa(\ram|address[6]~9_combout ),
	.datab(gnd),
	.datac(\ram|address [6]),
	.datad(\ram|address[0]~18_combout ),
	.cin(gnd),
	.combout(\ram|address [6]),
	.cout());
// synopsys translate_off
defparam \ram|address[6] .lut_mask = 16'hAAF0;
defparam \ram|address[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
cycloneive_lcell_comb \core|Equal277~60 (
// Equation(s):
// \core|Equal277~60_combout  = (\core|Equal277~81_combout  & (!\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & !\core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal277~81_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~60 .lut_mask = 16'h0020;
defparam \core|Equal277~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneive_lcell_comb \core|acc_or[1]~17 (
// Equation(s):
// \core|acc_or[1]~17_combout  = (\core|acc [1] & (((!\core|Equal277~60_combout  & \core|ram_rd_data_0[1]~43_combout )) # (!\core|Equal215~2_combout ))) # (!\core|acc [1] & (!\core|Equal277~60_combout  & ((\core|ram_rd_data_0[1]~43_combout ))))

	.dataa(\core|acc [1]),
	.datab(\core|Equal277~60_combout ),
	.datac(\core|Equal215~2_combout ),
	.datad(\core|ram_rd_data_0[1]~43_combout ),
	.cin(gnd),
	.combout(\core|acc_or[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[1]~17 .lut_mask = 16'h3B0A;
defparam \core|acc_or[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneive_lcell_comb \core|acc_or[1]~25 (
// Equation(s):
// \core|acc_or[1]~25_combout  = (\core|acc_or[1]~17_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [1] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|acc_or[1]~17_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|Equal277~60_combout ),
	.cin(gnd),
	.combout(\core|acc_or[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[1]~25 .lut_mask = 16'hFCEC;
defparam \core|acc_or[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneive_lcell_comb \core|ram_wr_data_buf~20 (
// Equation(s):
// \core|ram_wr_data_buf~20_combout  = (\core|always12~0_combout  & (\core|always12~1_combout  & ((\core|Equal216~0_combout ) # (\core|Equal217~1_combout ))))

	.dataa(\core|always12~0_combout ),
	.datab(\core|Equal216~0_combout ),
	.datac(\core|always12~1_combout ),
	.datad(\core|Equal217~1_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~20 .lut_mask = 16'hA080;
defparam \core|ram_wr_data_buf~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \core|acc_xor~1 (
// Equation(s):
// \core|acc_xor~1_combout  = (\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1]))) # (!\core|Equal217~1_combout  & (\core|acc [1]))

	.dataa(\core|Equal217~1_combout ),
	.datab(gnd),
	.datac(\core|acc [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|acc_xor~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~1 .lut_mask = 16'hFA50;
defparam \core|acc_xor~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \core|acc_xor[1] (
// Equation(s):
// \core|acc_xor [1] = \core|acc_xor~1_combout  $ (((\core|Equal277~80_combout  & (\rom|altsyncram_component|auto_generated|q_a [1])) # (!\core|Equal277~80_combout  & ((\core|ram_rd_data_0[1]~43_combout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\core|Equal277~80_combout ),
	.datac(\core|acc_xor~1_combout ),
	.datad(\core|ram_rd_data_0[1]~43_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [1]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[1] .lut_mask = 16'h4B78;
defparam \core|acc_xor[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N0
cycloneive_lcell_comb \core|Equal277~59 (
// Equation(s):
// \core|Equal277~59_combout  = (\core|Equal277~56_combout  & (!\core|pipeline1_cmd[0]~5_combout  & (!\core|pipeline1_cmd[7]~2_combout  & \core|Equal277~58_combout )))

	.dataa(\core|Equal277~56_combout ),
	.datab(\core|pipeline1_cmd[0]~5_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|Equal277~58_combout ),
	.cin(gnd),
	.combout(\core|Equal277~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~59 .lut_mask = 16'h0200;
defparam \core|Equal277~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \core|acc_and~2 (
// Equation(s):
// \core|acc_and~2_combout  = (\core|Equal213~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1]))) # (!\core|Equal213~1_combout  & (\core|acc [1]))

	.dataa(\core|Equal213~1_combout ),
	.datab(gnd),
	.datac(\core|acc [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|acc_and~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~2 .lut_mask = 16'hFA50;
defparam \core|acc_and~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \core|acc_and[1]~3 (
// Equation(s):
// \core|acc_and[1]~3_combout  = (\core|acc_and~2_combout  & ((\core|Equal277~59_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1]))) # (!\core|Equal277~59_combout  & (\core|ram_rd_data_0[1]~43_combout ))))

	.dataa(\core|Equal277~59_combout ),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(\core|acc_and~2_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|acc_and[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[1]~3 .lut_mask = 16'hE040;
defparam \core|acc_and[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~47 (
// Equation(s):
// \core|ram_wr_data_buf~47_combout  = (\core|ram_wr_data_buf~20_combout  & ((\core|acc_xor [1]) # ((!\core|always12~1_combout  & \core|acc_and[1]~3_combout )))) # (!\core|ram_wr_data_buf~20_combout  & (!\core|always12~1_combout  & 
// ((\core|acc_and[1]~3_combout ))))

	.dataa(\core|ram_wr_data_buf~20_combout ),
	.datab(\core|always12~1_combout ),
	.datac(\core|acc_xor [1]),
	.datad(\core|acc_and[1]~3_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~47_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~47 .lut_mask = 16'hB3A0;
defparam \core|ram_wr_data_buf~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
cycloneive_lcell_comb \core|data_wr_en_buf~2 (
// Equation(s):
// \core|data_wr_en_buf~2_combout  = (\core|data_wr_en_buf~1_combout  & (!\core|Equal231~0_combout  & ((!\core|Equal277~84_combout ) # (!\core|Equal207~1_combout ))))

	.dataa(\core|data_wr_en_buf~1_combout ),
	.datab(\core|Equal231~0_combout ),
	.datac(\core|Equal207~1_combout ),
	.datad(\core|Equal277~84_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~2 .lut_mask = 16'h0222;
defparam \core|data_wr_en_buf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
cycloneive_lcell_comb \core|always12~2 (
// Equation(s):
// \core|always12~2_combout  = (!\core|Equal224~0_combout  & ((!\core|Equal220~0_combout ) # (!\core|Equal93~0_combout )))

	.dataa(gnd),
	.datab(\core|Equal93~0_combout ),
	.datac(\core|Equal220~0_combout ),
	.datad(\core|Equal224~0_combout ),
	.cin(gnd),
	.combout(\core|always12~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~2 .lut_mask = 16'h003F;
defparam \core|always12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \core|always12~3 (
// Equation(s):
// \core|always12~3_combout  = ((\core|Equal233~0_combout ) # ((\core|Equal277~54_combout ) # (!\core|always12~2_combout ))) # (!\core|data_wr_en_buf~2_combout )

	.dataa(\core|data_wr_en_buf~2_combout ),
	.datab(\core|Equal233~0_combout ),
	.datac(\core|Equal277~54_combout ),
	.datad(\core|always12~2_combout ),
	.cin(gnd),
	.combout(\core|always12~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~3 .lut_mask = 16'hFDFF;
defparam \core|always12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N30
cycloneive_lcell_comb \core|data_wr_en_buf~10 (
// Equation(s):
// \core|data_wr_en_buf~10_combout  = (\core|always11~2_combout  & (\core|data_wr_en_buf~3_combout  & ((!\core|Equal228~0_combout ) # (!\core|pipeline1_cmd[3]~4_combout ))))

	.dataa(\core|pipeline1_cmd[3]~4_combout ),
	.datab(\core|always11~2_combout ),
	.datac(\core|Equal228~0_combout ),
	.datad(\core|data_wr_en_buf~3_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~10 .lut_mask = 16'h4C00;
defparam \core|data_wr_en_buf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneive_lcell_comb \core|ram_wr_data_buf~43 (
// Equation(s):
// \core|ram_wr_data_buf~43_combout  = (!\core|always12~3_combout  & ((\core|Equal223~3_combout ) # ((\core|Equal218~0_combout ) # (!\core|data_wr_en_buf~10_combout ))))

	.dataa(\core|always12~3_combout ),
	.datab(\core|Equal223~3_combout ),
	.datac(\core|Equal218~0_combout ),
	.datad(\core|data_wr_en_buf~10_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~43 .lut_mask = 16'h5455;
defparam \core|ram_wr_data_buf~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \core|ram_rd_data_0[7]~1 (
// Equation(s):
// \core|ram_rd_data_0[7]~1_combout  = (\core|same_byte [7]) # ((!\core|same_byte [6] & \core|same_byte [5]))

	.dataa(\core|same_byte [6]),
	.datab(\core|same_byte [5]),
	.datac(gnd),
	.datad(\core|same_byte [7]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~1 .lut_mask = 16'hFF44;
defparam \core|ram_rd_data_0[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \core|psw_user~feeder (
// Equation(s):
// \core|psw_user~feeder_combout  = \core|ram_wr_data_buf[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|ram_wr_data_buf[1]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|psw_user~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_user~feeder .lut_mask = 16'hF0F0;
defparam \core|psw_user~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \core|psw_user (
	.clk(\clk~input_o ),
	.d(\core|psw_user~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|psw_f0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_user~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_user .is_wysiwyg = "true";
defparam \core|psw_user .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \ram|address[0]~18clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram|address[0]~18_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram|address[0]~18clkctrl_outclk ));
// synopsys translate_off
defparam \ram|address[0]~18clkctrl .clock_type = "global clock";
defparam \ram|address[0]~18clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \ram|address[7]~12 (
// Equation(s):
// \ram|address[7]~12_combout  = (\ram|always0~0_combout  & (\core|ram_wr_addr_buf[7]~16_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[7]~24_combout )))

	.dataa(\core|ram_wr_addr_buf[7]~16_combout ),
	.datab(\core|ram_rd_addr_buf[7]~24_combout ),
	.datac(\ram|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|address[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[7]~12 .lut_mask = 16'hACAC;
defparam \ram|address[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \ram|address[7] (
// Equation(s):
// \ram|address [7] = (GLOBAL(\ram|address[0]~18clkctrl_outclk ) & ((\ram|address[7]~12_combout ))) # (!GLOBAL(\ram|address[0]~18clkctrl_outclk ) & (\ram|address [7]))

	.dataa(gnd),
	.datab(\ram|address [7]),
	.datac(\ram|address[0]~18clkctrl_outclk ),
	.datad(\ram|address[7]~12_combout ),
	.cin(gnd),
	.combout(\ram|address [7]),
	.cout());
// synopsys translate_off
defparam \ram|address[7] .lut_mask = 16'hFC0C;
defparam \ram|address[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[10]~81 (
// Equation(s):
// \core|ram_wr_addr_buf[10]~81_combout  = (\core|ram_wr_addr_buf[10]~21_combout  & (\core|ram_wr_addr_buf[7]~84_combout  & (!\core|always11~8_combout  & \core|Equal277~54_combout )))

	.dataa(\core|ram_wr_addr_buf[10]~21_combout ),
	.datab(\core|ram_wr_addr_buf[7]~84_combout ),
	.datac(\core|always11~8_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[10]~81 .lut_mask = 16'h0800;
defparam \core|ram_wr_addr_buf[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \core|ram_rd_addr_buf[15]~74 (
// Equation(s):
// \core|ram_rd_addr_buf[15]~74_combout  = (\core|Equal176~8_combout  & (\rst~input_o  & (\core|data_rd_en_buf~9_combout  & !\core|always6~65_combout )))

	.dataa(\core|Equal176~8_combout ),
	.datab(\rst~input_o ),
	.datac(\core|data_rd_en_buf~9_combout ),
	.datad(\core|always6~65_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[15]~74 .lut_mask = 16'h0080;
defparam \core|ram_rd_addr_buf[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \ram|address[8]~13 (
// Equation(s):
// \ram|address[8]~13_combout  = (\core|dp [8] & ((\ram|always0~0_combout  & (\core|ram_wr_addr_buf[10]~81_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[15]~74_combout )))))

	.dataa(\core|dp [8]),
	.datab(\core|ram_wr_addr_buf[10]~81_combout ),
	.datac(\core|ram_rd_addr_buf[15]~74_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[8]~13 .lut_mask = 16'h88A0;
defparam \ram|address[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \ram|address[8] (
// Equation(s):
// \ram|address [8] = (GLOBAL(\ram|address[0]~18clkctrl_outclk ) & ((\ram|address[8]~13_combout ))) # (!GLOBAL(\ram|address[0]~18clkctrl_outclk ) & (\ram|address [8]))

	.dataa(\ram|address [8]),
	.datab(gnd),
	.datac(\ram|address[0]~18clkctrl_outclk ),
	.datad(\ram|address[8]~13_combout ),
	.cin(gnd),
	.combout(\ram|address [8]),
	.cout());
// synopsys translate_off
defparam \ram|address[8] .lut_mask = 16'hFA0A;
defparam \ram|address[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \ram|address[9]~14 (
// Equation(s):
// \ram|address[9]~14_combout  = (\core|dp [9] & ((\ram|always0~0_combout  & (\core|ram_wr_addr_buf[10]~81_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[15]~74_combout )))))

	.dataa(\core|dp [9]),
	.datab(\core|ram_wr_addr_buf[10]~81_combout ),
	.datac(\core|ram_rd_addr_buf[15]~74_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[9]~14 .lut_mask = 16'h88A0;
defparam \ram|address[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \ram|address[9] (
// Equation(s):
// \ram|address [9] = (GLOBAL(\ram|address[0]~18clkctrl_outclk ) & (\ram|address[9]~14_combout )) # (!GLOBAL(\ram|address[0]~18clkctrl_outclk ) & ((\ram|address [9])))

	.dataa(\ram|address[9]~14_combout ),
	.datab(\ram|address [9]),
	.datac(gnd),
	.datad(\ram|address[0]~18clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|address [9]),
	.cout());
// synopsys translate_off
defparam \ram|address[9] .lut_mask = 16'hAACC;
defparam \ram|address[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \ram|address[10]~15 (
// Equation(s):
// \ram|address[10]~15_combout  = (\core|dp [10] & ((\ram|always0~0_combout  & (\core|ram_wr_addr_buf[10]~81_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[15]~74_combout )))))

	.dataa(\core|dp [10]),
	.datab(\core|ram_wr_addr_buf[10]~81_combout ),
	.datac(\core|ram_rd_addr_buf[15]~74_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[10]~15 .lut_mask = 16'h88A0;
defparam \ram|address[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \ram|address[10] (
// Equation(s):
// \ram|address [10] = (GLOBAL(\ram|address[0]~18clkctrl_outclk ) & ((\ram|address[10]~15_combout ))) # (!GLOBAL(\ram|address[0]~18clkctrl_outclk ) & (\ram|address [10]))

	.dataa(gnd),
	.datab(\ram|address [10]),
	.datac(\ram|address[0]~18clkctrl_outclk ),
	.datad(\ram|address[10]~15_combout ),
	.cin(gnd),
	.combout(\ram|address [10]),
	.cout());
// synopsys translate_off
defparam \ram|address[10] .lut_mask = 16'hFC0C;
defparam \ram|address[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \ram|address[11]~16 (
// Equation(s):
// \ram|address[11]~16_combout  = (\core|dp [11] & ((\ram|always0~0_combout  & (\core|ram_wr_addr_buf[10]~81_combout )) # (!\ram|always0~0_combout  & ((\core|ram_rd_addr_buf[15]~74_combout )))))

	.dataa(\core|dp [11]),
	.datab(\core|ram_wr_addr_buf[10]~81_combout ),
	.datac(\core|ram_rd_addr_buf[15]~74_combout ),
	.datad(\ram|always0~0_combout ),
	.cin(gnd),
	.combout(\ram|address[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram|address[11]~16 .lut_mask = 16'h88A0;
defparam \ram|address[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \ram|address[11] (
// Equation(s):
// \ram|address [11] = (GLOBAL(\ram|address[0]~18clkctrl_outclk ) & ((\ram|address[11]~16_combout ))) # (!GLOBAL(\ram|address[0]~18clkctrl_outclk ) & (\ram|address [11]))

	.dataa(gnd),
	.datab(\ram|address [11]),
	.datac(\ram|address[0]~18clkctrl_outclk ),
	.datad(\ram|address[11]~16_combout ),
	.cin(gnd),
	.combout(\ram|address [11]),
	.cout());
// synopsys translate_off
defparam \ram|address[11] .lut_mask = 16'hFC0C;
defparam \ram|address[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\core|xdata_wr_en~0_combout ),
	.portare(\core|xdata_rd_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core|same_byte[3]~4_combout ,\core|ram_wr_data_buf[1]~49_combout }),
	.portaaddr({\ram|address [11],\ram|address [10],\ram|address [9],\ram|address [8],\ram|address [7],\ram|address [6],\ram|address [5],\ram|address [4],\ram|address [3],\ram|address [2],\ram|address [1],\ram|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|xdata|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated|ALTSYNCRAM";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \ram|sfr|p2_reg[1]~feeder (
// Equation(s):
// \ram|sfr|p2_reg[1]~feeder_combout  = \core|ram_wr_data_buf[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|ram_wr_data_buf[1]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|p2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \ram|sfr|p2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \ram|sfr|p0_out_en~0 (
// Equation(s):
// \ram|sfr|p0_out_en~0_combout  = (!\ram|address [0] & (!\ram|address [2] & (!\ram|address [3] & !\ram|address [1])))

	.dataa(\ram|address [0]),
	.datab(\ram|address [2]),
	.datac(\ram|address [3]),
	.datad(\ram|address [1]),
	.cin(gnd),
	.combout(\ram|sfr|p0_out_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_out_en~0 .lut_mask = 16'h0001;
defparam \ram|sfr|p0_out_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \ram|sfr|p0_out_en~1 (
// Equation(s):
// \ram|sfr|p0_out_en~1_combout  = (!\ram|address [6] & \ram|sfr|p0_out_en~0_combout )

	.dataa(gnd),
	.datab(\ram|address [6]),
	.datac(gnd),
	.datad(\ram|sfr|p0_out_en~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_out_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_out_en~1 .lut_mask = 16'h3300;
defparam \ram|sfr|p0_out_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \ram|sfr|p0_reg[0]~0 (
// Equation(s):
// \ram|sfr|p0_reg[0]~0_combout  = (\core|data_wr_en~1_combout  & (\core|data_wr_en~0_combout  & (\core|ram_wr_addr_buf[7]~16_combout  & \ram|sfr|p0_out_en~1_combout )))

	.dataa(\core|data_wr_en~1_combout ),
	.datab(\core|data_wr_en~0_combout ),
	.datac(\core|ram_wr_addr_buf[7]~16_combout ),
	.datad(\ram|sfr|p0_out_en~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[0]~0 .lut_mask = 16'h8000;
defparam \ram|sfr|p0_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \ram|sfr|p2_reg[7]~0 (
// Equation(s):
// \ram|sfr|p2_reg[7]~0_combout  = (!\ram|address [4] & (\ram|address [5] & \ram|sfr|p0_reg[0]~0_combout ))

	.dataa(\ram|address [4]),
	.datab(gnd),
	.datac(\ram|address [5]),
	.datad(\ram|sfr|p0_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p2_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_reg[7]~0 .lut_mask = 16'h5000;
defparam \ram|sfr|p2_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \ram|sfr|p2_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p2_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[1] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \ram|sfr|p1_out_en~0 (
// Equation(s):
// \ram|sfr|p1_out_en~0_combout  = (\ram|address [4] & !\ram|address [5])

	.dataa(gnd),
	.datab(\ram|address [4]),
	.datac(gnd),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|p1_out_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p1_out_en~0 .lut_mask = 16'h00CC;
defparam \ram|sfr|p1_out_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \core|data_wr_en~2 (
// Equation(s):
// \core|data_wr_en~2_combout  = (\core|data_wr_en~0_combout  & \core|data_wr_en~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|data_wr_en~0_combout ),
	.datad(\core|data_wr_en~1_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en~2 .lut_mask = 16'hF000;
defparam \core|data_wr_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \ram|sfr|p1_reg[7]~0 (
// Equation(s):
// \ram|sfr|p1_reg[7]~0_combout  = (\ram|sfr|p0_out_en~1_combout  & (\ram|sfr|p1_out_en~0_combout  & (\core|ram_wr_addr_buf[7]~16_combout  & \core|data_wr_en~2_combout )))

	.dataa(\ram|sfr|p0_out_en~1_combout ),
	.datab(\ram|sfr|p1_out_en~0_combout ),
	.datac(\core|ram_wr_addr_buf[7]~16_combout ),
	.datad(\core|data_wr_en~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p1_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p1_reg[7]~0 .lut_mask = 16'h8000;
defparam \ram|sfr|p1_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \ram|sfr|p1_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|ram_wr_data_buf[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[1] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \ram|sfr|p2_out_en~3 (
// Equation(s):
// \ram|sfr|p2_out_en~3_combout  = (\ram|address [5] & (!\ram|address [6] & (\ram|sfr_rd_en~0_combout  & \ram|sfr|p0_out_en~0_combout )))

	.dataa(\ram|address [5]),
	.datab(\ram|address [6]),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p0_out_en~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p2_out_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_out_en~3 .lut_mask = 16'h2000;
defparam \ram|sfr|p2_out_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \ram|sfr|p3_reg[7]~0 (
// Equation(s):
// \ram|sfr|p3_reg[7]~0_combout  = (\ram|address [5] & (\ram|sfr|p0_out_en~1_combout  & (\core|ram_wr_addr_buf[7]~16_combout  & \core|data_wr_en~2_combout )))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p0_out_en~1_combout ),
	.datac(\core|ram_wr_addr_buf[7]~16_combout ),
	.datad(\core|data_wr_en~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p3_reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p3_reg[7]~0 .lut_mask = 16'h8000;
defparam \ram|sfr|p3_reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \ram|sfr|p2_out_en~2 (
// Equation(s):
// \ram|sfr|p2_out_en~2_combout  = (!\ram|address [4] & ((\ram|sfr|p2_out_en~3_combout ) # ((!\ram|sfr_rd_en~0_combout  & \ram|sfr|p3_reg[7]~0_combout ))))

	.dataa(\ram|address [4]),
	.datab(\ram|sfr|p2_out_en~3_combout ),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p3_reg[7]~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p2_out_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_out_en~2 .lut_mask = 16'h4544;
defparam \ram|sfr|p2_out_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \ram|sfr|p2_out_en (
// Equation(s):
// \ram|sfr|p2_out_en~combout  = (\ram|sfr|p2_out_en~2_combout  & ((!\ram|sfr_rd_en~0_combout ))) # (!\ram|sfr|p2_out_en~2_combout  & (\ram|sfr|p2_out_en~combout ))

	.dataa(gnd),
	.datab(\ram|sfr|p2_out_en~combout ),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p2_out_en~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p2_out_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_out_en .lut_mask = 16'h0FCC;
defparam \ram|sfr|p2_out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \ram|sfr|Selector6~1 (
// Equation(s):
// \ram|sfr|Selector6~1_combout  = (\ram|address [5] & (!\ram|sfr|p2_reg [1] & ((\ram|sfr|p2_out_en~combout )))) # (!\ram|address [5] & (((\ram|sfr|p1_reg [1]))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p2_reg [1]),
	.datac(\ram|sfr|p1_reg [1]),
	.datad(\ram|sfr|p2_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector6~1 .lut_mask = 16'h7250;
defparam \ram|sfr|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \p0[1]~input (
	.i(p0[1]),
	.ibar(gnd),
	.o(\p0[1]~input_o ));
// synopsys translate_off
defparam \p0[1]~input .bus_hold = "false";
defparam \p0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \ram|sfr|Selector6~2 (
// Equation(s):
// \ram|sfr|Selector6~2_combout  = (\ram|address [5] & (!\ram|sfr|Selector6~1_combout  & ((!\ram|address [4])))) # (!\ram|address [5] & ((\ram|address [4] & (\ram|sfr|Selector6~1_combout )) # (!\ram|address [4] & ((\p0[1]~input_o )))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|Selector6~1_combout ),
	.datac(\p0[1]~input_o ),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector6~2 .lut_mask = 16'h4472;
defparam \ram|sfr|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \ram|sfr|p1_out_en~1 (
// Equation(s):
// \ram|sfr|p1_out_en~1_combout  = (\ram|sfr|p1_out_en~0_combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|p0_out_en~1_combout ))) # (!\ram|sfr_rd_en~0_combout  & (\ram|sfr|p0_reg[0]~0_combout ))))

	.dataa(\ram|sfr|p0_reg[0]~0_combout ),
	.datab(\ram|sfr|p1_out_en~0_combout ),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p0_out_en~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p1_out_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p1_out_en~1 .lut_mask = 16'hC808;
defparam \ram|sfr|p1_out_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \ram|sfr|p1_out_en (
// Equation(s):
// \ram|sfr|p1_out_en~combout  = (\ram|sfr|p1_out_en~1_combout  & ((!\ram|sfr_rd_en~0_combout ))) # (!\ram|sfr|p1_out_en~1_combout  & (\ram|sfr|p1_out_en~combout ))

	.dataa(gnd),
	.datab(\ram|sfr|p1_out_en~combout ),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p1_out_en~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p1_out_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p1_out_en .lut_mask = 16'h0FCC;
defparam \ram|sfr|p1_out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \ram|sfr|p3_reg[7]~1 (
// Equation(s):
// \ram|sfr|p3_reg[7]~1_combout  = (\ram|address [4] & (\ram|address [5] & \ram|sfr|p0_reg[0]~0_combout ))

	.dataa(\ram|address [4]),
	.datab(gnd),
	.datac(\ram|address [5]),
	.datad(\ram|sfr|p0_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p3_reg[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p3_reg[7]~1 .lut_mask = 16'hA000;
defparam \ram|sfr|p3_reg[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \ram|sfr|p3_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|ram_wr_data_buf[1]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[1] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \ram|sfr|p3_out_en~0 (
// Equation(s):
// \ram|sfr|p3_out_en~0_combout  = (\ram|address [4] & ((\ram|sfr|p2_out_en~3_combout ) # ((\ram|sfr|p3_reg[7]~0_combout  & !\ram|sfr_rd_en~0_combout ))))

	.dataa(\ram|sfr|p3_reg[7]~0_combout ),
	.datab(\ram|sfr_rd_en~0_combout ),
	.datac(\ram|sfr|p2_out_en~3_combout ),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|p3_out_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p3_out_en~0 .lut_mask = 16'hF200;
defparam \ram|sfr|p3_out_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \ram|sfr|p3_out_en (
// Equation(s):
// \ram|sfr|p3_out_en~combout  = (\ram|sfr|p3_out_en~0_combout  & ((!\ram|sfr_rd_en~0_combout ))) # (!\ram|sfr|p3_out_en~0_combout  & (\ram|sfr|p3_out_en~combout ))

	.dataa(\ram|sfr|p3_out_en~combout ),
	.datab(gnd),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|p3_out_en~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p3_out_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p3_out_en .lut_mask = 16'h0FAA;
defparam \ram|sfr|p3_out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \ram|sfr|Selector6~0 (
// Equation(s):
// \ram|sfr|Selector6~0_combout  = (\ram|address [5] & (((!\ram|sfr|p3_reg [1] & \ram|sfr|p3_out_en~combout )))) # (!\ram|address [5] & (\ram|sfr|p1_out_en~combout ))

	.dataa(\ram|sfr|p1_out_en~combout ),
	.datab(\ram|address [5]),
	.datac(\ram|sfr|p3_reg [1]),
	.datad(\ram|sfr|p3_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector6~0 .lut_mask = 16'h2E22;
defparam \ram|sfr|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \ram|sfr|Selector6~3 (
// Equation(s):
// \ram|sfr|Selector6~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector6~2_combout ) # ((\ram|address [4] & !\ram|sfr|Selector6~0_combout ))))

	.dataa(\ram|sfr|Selector6~2_combout ),
	.datab(\ram|sfr|p0_out_en~1_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|sfr|Selector6~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector6~3 .lut_mask = 16'h88C8;
defparam \ram|sfr|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \ram|sfr_rd_en~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ram|sfr_rd_en~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ram|sfr_rd_en~0clkctrl_outclk ));
// synopsys translate_off
defparam \ram|sfr_rd_en~0clkctrl .clock_type = "global clock";
defparam \ram|sfr_rd_en~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \ram|sfr|q[1] (
// Equation(s):
// \ram|sfr|q [1] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector6~3_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [1]))

	.dataa(\ram|sfr|q [1]),
	.datab(gnd),
	.datac(\ram|sfr|Selector6~3_combout ),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [1]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[1] .lut_mask = 16'hF0AA;
defparam \ram|sfr|q[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \ram|rd_data[1]~14 (
// Equation(s):
// \ram|rd_data[1]~14_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|q [1]))) # (!\ram|sfr_rd_en~0_combout  & (\ram|xdata|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\ram|xdata|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ram|sfr|q [1]),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[1]~14 .lut_mask = 16'h0C0A;
defparam \ram|rd_data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \ram|data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram|main_wr_en~combout ),
	.portare(\ram|main_rd_en~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\core|same_byte[7]~0_combout ,\core|same_byte[6]~1_combout ,\core|same_byte[5]~2_combout ,\core|same_byte[4]~3_combout ,\core|same_byte[3]~4_combout ,\core|same_byte[2]~5_combout ,\core|ram_wr_data_buf[1]~49_combout ,
\core|ram_wr_data_buf[0]~35_combout }),
	.portaaddr({\ram|address [6],\ram|address [5],\ram|address [4],\ram|address [3],\ram|address [2],\ram|address [1],\ram|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|data:data|altsyncram:altsyncram_component|altsyncram_ali1:auto_generated|ALTSYNCRAM";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \ram|data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \ram|rd_data[1]~15 (
// Equation(s):
// \ram|rd_data[1]~15_combout  = (\ram|rd_data[1]~14_combout ) # ((\ram|main_rd_en~combout  & \ram|data|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\ram|main_rd_en~combout ),
	.datac(\ram|rd_data[1]~14_combout ),
	.datad(\ram|data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\ram|rd_data[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[1]~15 .lut_mask = 16'hFCF0;
defparam \ram|rd_data[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \ram|rd_data[1] (
// Equation(s):
// \ram|rd_data [1] = (\ram|address[0]~4_combout  & (\ram|rd_data [1])) # (!\ram|address[0]~4_combout  & ((\ram|rd_data[1]~15_combout )))

	.dataa(gnd),
	.datab(\ram|rd_data [1]),
	.datac(\ram|rd_data[1]~15_combout ),
	.datad(\ram|address[0]~4_combout ),
	.cin(gnd),
	.combout(\ram|rd_data [1]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[1] .lut_mask = 16'hCCF0;
defparam \ram|rd_data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \core|ram_rd_data_0[1]~39 (
// Equation(s):
// \core|ram_rd_data_0[1]~39_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[7]~3_combout  & ((\core|dp [1]))) # (!\core|ram_rd_data_0[7]~3_combout  & (\core|sp [1])))) # (!\core|ram_rd_data_0[7]~2_combout  & 
// (((\core|ram_rd_data_0[7]~3_combout ))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\core|sp [1]),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\core|dp [1]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[1]~39 .lut_mask = 16'hF858;
defparam \core|ram_rd_data_0[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \core|ram_rd_data_0[1]~40 (
// Equation(s):
// \core|ram_rd_data_0[1]~40_combout  = (\core|ram_rd_data_0[7]~2_combout  & (((\core|ram_rd_data_0[1]~39_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[1]~39_combout  & ((\core|b [1]))) # (!\core|ram_rd_data_0[1]~39_combout  & 
// (\ram|rd_data [1]))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\ram|rd_data [1]),
	.datac(\core|ram_rd_data_0[1]~39_combout ),
	.datad(\core|b [1]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[1]~40 .lut_mask = 16'hF4A4;
defparam \core|ram_rd_data_0[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \core|ram_rd_data_0[1]~41 (
// Equation(s):
// \core|ram_rd_data_0[1]~41_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|psw_user~q ) # ((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & (((!\core|ram_rd_data_0[7]~1_combout  & \core|ram_rd_data_0[1]~40_combout ))))

	.dataa(\core|psw_user~q ),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[1]~40_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[1]~41 .lut_mask = 16'hCBC8;
defparam \core|ram_rd_data_0[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \core|ram_rd_data_0[1]~42 (
// Equation(s):
// \core|ram_rd_data_0[1]~42_combout  = (\core|ram_rd_data_0[7]~1_combout  & ((\core|ram_rd_data_0[1]~41_combout  & (\core|acc [1])) # (!\core|ram_rd_data_0[1]~41_combout  & ((\core|dp [9]))))) # (!\core|ram_rd_data_0[7]~1_combout  & 
// (((\core|ram_rd_data_0[1]~41_combout ))))

	.dataa(\core|acc [1]),
	.datab(\core|dp [9]),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[1]~41_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[1]~42 .lut_mask = 16'hAFC0;
defparam \core|ram_rd_data_0[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~100 (
// Equation(s):
// \core|ram_wr_data_buf~100_combout  = (\core|ram_wr_data_buf~43_combout  & ((\core|same_flag~q  & (\core|same_byte [1])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[1]~42_combout )))))

	.dataa(\core|ram_wr_data_buf~43_combout ),
	.datab(\core|same_byte [1]),
	.datac(\core|same_flag~q ),
	.datad(\core|ram_rd_data_0[1]~42_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~100_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~100 .lut_mask = 16'h8A80;
defparam \core|ram_wr_data_buf~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \core|ram_wr_data_buf~41 (
// Equation(s):
// \core|ram_wr_data_buf~41_combout  = (\core|Equal94~12_combout  & (!\core|always12~3_combout  & \core|ram_wr_data_buf~24_combout ))

	.dataa(gnd),
	.datab(\core|Equal94~12_combout ),
	.datac(\core|always12~3_combout ),
	.datad(\core|ram_wr_data_buf~24_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~41 .lut_mask = 16'h0C00;
defparam \core|ram_wr_data_buf~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \core|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[1] .is_wysiwyg = "true";
defparam \core|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \core|always5~24 (
// Equation(s):
// \core|always5~24_combout  = (!\core|pipeline2 [2] & (!\core|pipeline2 [0] & (!\core|pipeline2 [3] & !\core|pipeline2 [5])))

	.dataa(\core|pipeline2 [2]),
	.datab(\core|pipeline2 [0]),
	.datac(\core|pipeline2 [3]),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|always5~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~24 .lut_mask = 16'h0001;
defparam \core|always5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \core|always5~25 (
// Equation(s):
// \core|always5~25_combout  = (\core|pipeline2_cmd[1]~4_combout  & (\core|always5~24_combout  & (!\core|pipeline2 [7] & !\core|pipeline2 [6])))

	.dataa(\core|pipeline2_cmd[1]~4_combout ),
	.datab(\core|always5~24_combout ),
	.datac(\core|pipeline2 [7]),
	.datad(\core|pipeline2 [6]),
	.cin(gnd),
	.combout(\core|always5~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~25 .lut_mask = 16'h0008;
defparam \core|always5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneive_lcell_comb \core|Equal99~3 (
// Equation(s):
// \core|Equal99~3_combout  = (!\core|pipeline1 [2] & (!\core|pipeline1 [1] & !\core|pipeline1 [4]))

	.dataa(gnd),
	.datab(\core|pipeline1 [2]),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal99~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal99~3 .lut_mask = 16'h0003;
defparam \core|Equal99~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneive_lcell_comb \core|Equal99~12 (
// Equation(s):
// \core|Equal99~12_combout  = (\core|Equal99~3_combout  & (!\core|pipeline1 [3] & (\core|pipeline1 [0] & \core|command_flag [2])))

	.dataa(\core|Equal99~3_combout ),
	.datab(\core|pipeline1 [3]),
	.datac(\core|pipeline1 [0]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal99~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal99~12 .lut_mask = 16'h2000;
defparam \core|Equal99~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \core|rom_addr[8]~23 (
// Equation(s):
// \core|rom_addr[8]~23_combout  = (\core|Equal94~12_combout ) # ((!\core|always5~25_combout  & (\core|sp[1]~10_combout  & \core|Equal99~12_combout )))

	.dataa(\core|always5~25_combout ),
	.datab(\core|Equal94~12_combout ),
	.datac(\core|sp[1]~10_combout ),
	.datad(\core|Equal99~12_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[8]~23 .lut_mask = 16'hDCCC;
defparam \core|rom_addr[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \core|rom_code_base~7 (
// Equation(s):
// \core|rom_code_base~7_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & ((\rom|altsyncram_component|auto_generated|q_a [7]) # (!\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\rom|altsyncram_component|auto_generated|q_a [5] & 
// ((\rom|altsyncram_component|auto_generated|q_a [6]) # (!\rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|rom_code_base~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base~7 .lut_mask = 16'hFC3F;
defparam \core|rom_code_base~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \core|rom_code_base~3 (
// Equation(s):
// \core|rom_code_base~3_combout  = (((\core|rom_code_base~7_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [4])) # (!\rom|altsyncram_component|auto_generated|q_a [0])) # (!\rom|altsyncram_component|auto_generated|q_a [1])

	.dataa(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\core|rom_code_base~7_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base~3 .lut_mask = 16'hFF7F;
defparam \core|rom_code_base~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \core|rom_code_base~32 (
// Equation(s):
// \core|rom_code_base~32_combout  = ((\core|rom_code_base~3_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [3]) # (\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\core|command_flag [1])

	.dataa(\core|command_flag [1]),
	.datab(\core|rom_code_base~3_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|rom_code_base~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base~32 .lut_mask = 16'hFFFD;
defparam \core|rom_code_base~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \core|rom_code_base[9]~25 (
// Equation(s):
// \core|rom_code_base[9]~25_combout  = (\core|rom_code_base~32_combout  & (\core|pc [9])) # (!\core|rom_code_base~32_combout  & ((\core|dp [9])))

	.dataa(\core|pc [9]),
	.datab(gnd),
	.datac(\core|dp [9]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[9]~25 .lut_mask = 16'hAAF0;
defparam \core|rom_code_base[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \core|Equal277~63 (
// Equation(s):
// \core|Equal277~63_combout  = (\core|always6~49_combout  & (\core|always14~2_combout  & (\core|Equal207~0_combout  & !\core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|always6~49_combout ),
	.datab(\core|always14~2_combout ),
	.datac(\core|Equal207~0_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~63 .lut_mask = 16'h0080;
defparam \core|Equal277~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \core|rom_code_rel~0 (
// Equation(s):
// \core|rom_code_rel~0_combout  = (!\core|Equal84~2_combout  & ((\core|pipeline2_cmd[1]~4_combout ) # ((!\core|Equal82~0_combout ) # (!\core|Equal82~2_combout ))))

	.dataa(\core|pipeline2_cmd[1]~4_combout ),
	.datab(\core|Equal84~2_combout ),
	.datac(\core|Equal82~2_combout ),
	.datad(\core|Equal82~0_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel~0 .lut_mask = 16'h2333;
defparam \core|rom_code_rel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
cycloneive_lcell_comb \core|Equal277~62 (
// Equation(s):
// \core|Equal277~62_combout  = (\core|always6~49_combout  & (\core|always14~2_combout  & (\core|Equal277~61_combout  & !\core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|always6~49_combout ),
	.datab(\core|always14~2_combout ),
	.datac(\core|Equal277~61_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~62 .lut_mask = 16'h0080;
defparam \core|Equal277~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \core|Equal83~9 (
// Equation(s):
// \core|Equal83~9_combout  = (\core|Equal83~8_combout  & (!\core|pipeline2 [7] & (\core|pipeline2 [5] & \core|command_flag [3])))

	.dataa(\core|Equal83~8_combout ),
	.datab(\core|pipeline2 [7]),
	.datac(\core|pipeline2 [5]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal83~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal83~9 .lut_mask = 16'h2000;
defparam \core|Equal83~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \core|Equal88~3 (
// Equation(s):
// \core|Equal88~3_combout  = (\core|Equal88~1_combout  & (\core|pipeline2_cmd[0]~1_combout  & (\core|Equal88~0_combout  & \core|pipeline2_cmd[4]~0_combout )))

	.dataa(\core|Equal88~1_combout ),
	.datab(\core|pipeline2_cmd[0]~1_combout ),
	.datac(\core|Equal88~0_combout ),
	.datad(\core|pipeline2_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|Equal88~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal88~3 .lut_mask = 16'h8000;
defparam \core|Equal88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \core|Equal89~10 (
// Equation(s):
// \core|Equal89~10_combout  = (\core|pipeline2_cmd[5]~7_combout  & (\core|Equal211~2_combout  & (!\core|pipeline2_cmd[3]~2_combout  & \core|Equal89~8_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|pipeline2_cmd[3]~2_combout ),
	.datad(\core|Equal89~8_combout ),
	.cin(gnd),
	.combout(\core|Equal89~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal89~10 .lut_mask = 16'h0800;
defparam \core|Equal89~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \core|Equal89~11 (
// Equation(s):
// \core|Equal89~11_combout  = (\core|Equal89~10_combout  & (((!\core|pipeline2 [1] & !\core|pipeline2 [0])) # (!\core|command_flag [3])))

	.dataa(\core|Equal89~10_combout ),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [1]),
	.datad(\core|pipeline2 [0]),
	.cin(gnd),
	.combout(\core|Equal89~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal89~11 .lut_mask = 16'h222A;
defparam \core|Equal89~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \core|Equal91~0 (
// Equation(s):
// \core|Equal91~0_combout  = (\core|pipeline2_cmd[1]~4_combout  & (\core|Equal89~9_combout  & (\core|pipeline2_cmd[5]~7_combout  & \core|Equal89~8_combout )))

	.dataa(\core|pipeline2_cmd[1]~4_combout ),
	.datab(\core|Equal89~9_combout ),
	.datac(\core|pipeline2_cmd[5]~7_combout ),
	.datad(\core|Equal89~8_combout ),
	.cin(gnd),
	.combout(\core|Equal91~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal91~0 .lut_mask = 16'h8000;
defparam \core|Equal91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \core|Equal90~8 (
// Equation(s):
// \core|Equal90~8_combout  = (\core|command_flag [3] & (\core|pipeline2 [4] & (\core|pipeline2 [3] & \core|Equal88~1_combout )))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [4]),
	.datac(\core|pipeline2 [3]),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|Equal90~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal90~8 .lut_mask = 16'h8000;
defparam \core|Equal90~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \core|psw_cy~8 (
// Equation(s):
// \core|psw_cy~8_combout  = (!\core|Equal88~3_combout  & (!\core|Equal89~11_combout  & (!\core|Equal91~0_combout  & !\core|Equal90~8_combout )))

	.dataa(\core|Equal88~3_combout ),
	.datab(\core|Equal89~11_combout ),
	.datac(\core|Equal91~0_combout ),
	.datad(\core|Equal90~8_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~8 .lut_mask = 16'h0001;
defparam \core|psw_cy~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneive_lcell_comb \core|rom_code_rel~1 (
// Equation(s):
// \core|rom_code_rel~1_combout  = ((\core|Equal277~62_combout ) # ((\core|Equal83~9_combout ) # (!\core|psw_cy~8_combout ))) # (!\core|rom_code_rel~0_combout )

	.dataa(\core|rom_code_rel~0_combout ),
	.datab(\core|Equal277~62_combout ),
	.datac(\core|Equal83~9_combout ),
	.datad(\core|psw_cy~8_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel~1 .lut_mask = 16'hFDFF;
defparam \core|rom_code_rel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \core|Equal277~78 (
// Equation(s):
// \core|Equal277~78_combout  = (\core|always6~49_combout  & (\core|always14~2_combout  & ((!\core|command_flag [2]) # (!\core|pipeline1 [7]))))

	.dataa(\core|always6~49_combout ),
	.datab(\core|always14~2_combout ),
	.datac(\core|pipeline1 [7]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal277~78_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~78 .lut_mask = 16'h0888;
defparam \core|Equal277~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
cycloneive_lcell_comb \core|rom_code_rel~3 (
// Equation(s):
// \core|rom_code_rel~3_combout  = ((\core|Equal277~78_combout  & (\core|pipeline1_cmd[4]~0_combout  $ (\core|pipeline1_cmd[5]~1_combout )))) # (!\core|rom_code_rel~2_combout )

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|rom_code_rel~2_combout ),
	.datad(\core|Equal277~78_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel~3 .lut_mask = 16'h6F0F;
defparam \core|rom_code_rel~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneive_lcell_comb \core|Equal277~64 (
// Equation(s):
// \core|Equal277~64_combout  = (\core|Equal228~0_combout  & (!\core|pipeline1_cmd[1]~7_combout  & (!\core|pipeline1_cmd[0]~5_combout  & \core|always6~49_combout )))

	.dataa(\core|Equal228~0_combout ),
	.datab(\core|pipeline1_cmd[1]~7_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|always6~49_combout ),
	.cin(gnd),
	.combout(\core|Equal277~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~64 .lut_mask = 16'h0200;
defparam \core|Equal277~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
cycloneive_lcell_comb \core|rom_code_rel~4 (
// Equation(s):
// \core|rom_code_rel~4_combout  = (\core|Equal277~63_combout ) # ((\core|rom_code_rel~1_combout ) # ((\core|rom_code_rel~3_combout ) # (\core|Equal277~64_combout )))

	.dataa(\core|Equal277~63_combout ),
	.datab(\core|rom_code_rel~1_combout ),
	.datac(\core|rom_code_rel~3_combout ),
	.datad(\core|Equal277~64_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel~4 .lut_mask = 16'hFFFE;
defparam \core|rom_code_rel~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \core|rom_code_rel[15]~12 (
// Equation(s):
// \core|rom_code_rel[15]~12_combout  = (\core|rom_code_rel~4_combout  & (\rom|altsyncram_component|auto_generated|q_a [7])) # (!\core|rom_code_rel~4_combout  & ((\core|acc [7])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|acc [7]),
	.datac(gnd),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[15]~12 .lut_mask = 16'hAACC;
defparam \core|rom_code_rel[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \core|always5~23 (
// Equation(s):
// \core|always5~23_combout  = (\core|command_flag [3] & (!\core|pipeline2 [7] & (\core|pipeline2 [1] & !\core|pipeline2 [6])))

	.dataa(\core|command_flag [3]),
	.datab(\core|pipeline2 [7]),
	.datac(\core|pipeline2 [1]),
	.datad(\core|pipeline2 [6]),
	.cin(gnd),
	.combout(\core|always5~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~23 .lut_mask = 16'h0020;
defparam \core|always5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \core|rom_addr[13]~19 (
// Equation(s):
// \core|rom_addr[13]~19_combout  = ((\core|always5~23_combout  & \core|always5~24_combout )) # (!\core|sp[1]~10_combout )

	.dataa(\core|sp[1]~10_combout ),
	.datab(\core|always5~23_combout ),
	.datac(gnd),
	.datad(\core|always5~24_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~19 .lut_mask = 16'hDD55;
defparam \core|rom_addr[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \core|pc_add1[7]~14 (
// Equation(s):
// \core|pc_add1[7]~14_combout  = (\core|rom_addr[7]~18_combout  & (!\core|pc_add1[6]~13 )) # (!\core|rom_addr[7]~18_combout  & ((\core|pc_add1[6]~13 ) # (GND)))
// \core|pc_add1[7]~15  = CARRY((!\core|pc_add1[6]~13 ) # (!\core|rom_addr[7]~18_combout ))

	.dataa(\core|rom_addr[7]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[6]~13 ),
	.combout(\core|pc_add1[7]~14_combout ),
	.cout(\core|pc_add1[7]~15 ));
// synopsys translate_off
defparam \core|pc_add1[7]~14 .lut_mask = 16'h5A5F;
defparam \core|pc_add1[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \core|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[7]~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[7] .is_wysiwyg = "true";
defparam \core|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \core|rom_code_base[7]~23 (
// Equation(s):
// \core|rom_code_base[7]~23_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [7]))) # (!\core|rom_code_base~32_combout  & (\core|dp [7]))

	.dataa(gnd),
	.datab(\core|dp [7]),
	.datac(\core|pc [7]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[7]~23 .lut_mask = 16'hF0CC;
defparam \core|rom_code_base[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N8
cycloneive_lcell_comb \core|rom_code_rel[6]~11 (
// Equation(s):
// \core|rom_code_rel[6]~11_combout  = (\core|rom_code_rel~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\core|rom_code_rel~4_combout  & (\core|acc [6]))

	.dataa(\core|acc [6]),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[6]~11 .lut_mask = 16'hF0AA;
defparam \core|rom_code_rel[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \core|rom_code_rel[5]~10 (
// Equation(s):
// \core|rom_code_rel[5]~10_combout  = (\core|rom_code_rel~4_combout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\core|rom_code_rel~4_combout  & ((\core|acc [5])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|acc [5]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[5]~10 .lut_mask = 16'hCCF0;
defparam \core|rom_code_rel[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \core|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[5]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[5] .is_wysiwyg = "true";
defparam \core|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \core|rom_code_base[5]~21 (
// Equation(s):
// \core|rom_code_base[5]~21_combout  = (\core|rom_code_base~32_combout  & (\core|pc [5])) # (!\core|rom_code_base~32_combout  & ((\core|dp [5])))

	.dataa(\core|pc [5]),
	.datab(\core|dp [5]),
	.datac(gnd),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[5]~21 .lut_mask = 16'hAACC;
defparam \core|rom_code_base[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \core|rom_code_rel[4]~9 (
// Equation(s):
// \core|rom_code_rel[4]~9_combout  = (\core|rom_code_rel~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]))) # (!\core|rom_code_rel~4_combout  & (\core|acc [4]))

	.dataa(\core|acc [4]),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[4]~9 .lut_mask = 16'hF0AA;
defparam \core|rom_code_rel[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \core|rom_code_rel[3]~8 (
// Equation(s):
// \core|rom_code_rel[3]~8_combout  = (\core|rom_code_rel~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]))) # (!\core|rom_code_rel~4_combout  & (\core|acc [3]))

	.dataa(\core|acc [3]),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[3]~8 .lut_mask = 16'hF0AA;
defparam \core|rom_code_rel[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N7
dffeas \core|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[3]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[3] .is_wysiwyg = "true";
defparam \core|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \core|rom_code_base[3]~19 (
// Equation(s):
// \core|rom_code_base[3]~19_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [3]))) # (!\core|rom_code_base~32_combout  & (\core|dp [3]))

	.dataa(gnd),
	.datab(\core|dp [3]),
	.datac(\core|pc [3]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[3]~19 .lut_mask = 16'hF0CC;
defparam \core|rom_code_base[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_lcell_comb \core|rom_code_rel[2]~7 (
// Equation(s):
// \core|rom_code_rel[2]~7_combout  = (\core|rom_code_rel~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\core|rom_code_rel~4_combout  & (\core|acc [2]))

	.dataa(gnd),
	.datab(\core|rom_code_rel~4_combout ),
	.datac(\core|acc [2]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|rom_code_rel[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[2]~7 .lut_mask = 16'hFC30;
defparam \core|rom_code_rel[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \core|rom_code_rel[1]~6 (
// Equation(s):
// \core|rom_code_rel[1]~6_combout  = (\core|rom_code_rel~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1]))) # (!\core|rom_code_rel~4_combout  & (\core|acc [1]))

	.dataa(gnd),
	.datab(\core|acc [1]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[1]~6 .lut_mask = 16'hF0CC;
defparam \core|rom_code_rel[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \core|rom_code_base[1]~17 (
// Equation(s):
// \core|rom_code_base[1]~17_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [1]))) # (!\core|rom_code_base~32_combout  & (\core|dp [1]))

	.dataa(gnd),
	.datab(\core|dp [1]),
	.datac(\core|pc [1]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[1]~17 .lut_mask = 16'hF0CC;
defparam \core|rom_code_base[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \core|rom_code_rel[0]~5 (
// Equation(s):
// \core|rom_code_rel[0]~5_combout  = (\core|rom_code_rel~4_combout  & (\rom|altsyncram_component|auto_generated|q_a [0])) # (!\core|rom_code_rel~4_combout  & ((\core|acc [0])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\core|acc [0]),
	.datad(\core|rom_code_rel~4_combout ),
	.cin(gnd),
	.combout(\core|rom_code_rel[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_rel[0]~5 .lut_mask = 16'hCCF0;
defparam \core|rom_code_rel[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_lcell_comb \core|rom_code_addr[0]~0 (
// Equation(s):
// \core|rom_code_addr[0]~0_combout  = (\core|rom_code_base[0]~16_combout  & (\core|rom_code_rel[0]~5_combout  $ (VCC))) # (!\core|rom_code_base[0]~16_combout  & (\core|rom_code_rel[0]~5_combout  & VCC))
// \core|rom_code_addr[0]~1  = CARRY((\core|rom_code_base[0]~16_combout  & \core|rom_code_rel[0]~5_combout ))

	.dataa(\core|rom_code_base[0]~16_combout ),
	.datab(\core|rom_code_rel[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|rom_code_addr[0]~0_combout ),
	.cout(\core|rom_code_addr[0]~1 ));
// synopsys translate_off
defparam \core|rom_code_addr[0]~0 .lut_mask = 16'h6688;
defparam \core|rom_code_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
cycloneive_lcell_comb \core|rom_code_addr[1]~2 (
// Equation(s):
// \core|rom_code_addr[1]~2_combout  = (\core|rom_code_rel[1]~6_combout  & ((\core|rom_code_base[1]~17_combout  & (\core|rom_code_addr[0]~1  & VCC)) # (!\core|rom_code_base[1]~17_combout  & (!\core|rom_code_addr[0]~1 )))) # (!\core|rom_code_rel[1]~6_combout  
// & ((\core|rom_code_base[1]~17_combout  & (!\core|rom_code_addr[0]~1 )) # (!\core|rom_code_base[1]~17_combout  & ((\core|rom_code_addr[0]~1 ) # (GND)))))
// \core|rom_code_addr[1]~3  = CARRY((\core|rom_code_rel[1]~6_combout  & (!\core|rom_code_base[1]~17_combout  & !\core|rom_code_addr[0]~1 )) # (!\core|rom_code_rel[1]~6_combout  & ((!\core|rom_code_addr[0]~1 ) # (!\core|rom_code_base[1]~17_combout ))))

	.dataa(\core|rom_code_rel[1]~6_combout ),
	.datab(\core|rom_code_base[1]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[0]~1 ),
	.combout(\core|rom_code_addr[1]~2_combout ),
	.cout(\core|rom_code_addr[1]~3 ));
// synopsys translate_off
defparam \core|rom_code_addr[1]~2 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
cycloneive_lcell_comb \core|rom_code_addr[2]~4 (
// Equation(s):
// \core|rom_code_addr[2]~4_combout  = ((\core|rom_code_base[2]~18_combout  $ (\core|rom_code_rel[2]~7_combout  $ (!\core|rom_code_addr[1]~3 )))) # (GND)
// \core|rom_code_addr[2]~5  = CARRY((\core|rom_code_base[2]~18_combout  & ((\core|rom_code_rel[2]~7_combout ) # (!\core|rom_code_addr[1]~3 ))) # (!\core|rom_code_base[2]~18_combout  & (\core|rom_code_rel[2]~7_combout  & !\core|rom_code_addr[1]~3 )))

	.dataa(\core|rom_code_base[2]~18_combout ),
	.datab(\core|rom_code_rel[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[1]~3 ),
	.combout(\core|rom_code_addr[2]~4_combout ),
	.cout(\core|rom_code_addr[2]~5 ));
// synopsys translate_off
defparam \core|rom_code_addr[2]~4 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
cycloneive_lcell_comb \core|rom_code_addr[3]~6 (
// Equation(s):
// \core|rom_code_addr[3]~6_combout  = (\core|rom_code_rel[3]~8_combout  & ((\core|rom_code_base[3]~19_combout  & (\core|rom_code_addr[2]~5  & VCC)) # (!\core|rom_code_base[3]~19_combout  & (!\core|rom_code_addr[2]~5 )))) # (!\core|rom_code_rel[3]~8_combout  
// & ((\core|rom_code_base[3]~19_combout  & (!\core|rom_code_addr[2]~5 )) # (!\core|rom_code_base[3]~19_combout  & ((\core|rom_code_addr[2]~5 ) # (GND)))))
// \core|rom_code_addr[3]~7  = CARRY((\core|rom_code_rel[3]~8_combout  & (!\core|rom_code_base[3]~19_combout  & !\core|rom_code_addr[2]~5 )) # (!\core|rom_code_rel[3]~8_combout  & ((!\core|rom_code_addr[2]~5 ) # (!\core|rom_code_base[3]~19_combout ))))

	.dataa(\core|rom_code_rel[3]~8_combout ),
	.datab(\core|rom_code_base[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[2]~5 ),
	.combout(\core|rom_code_addr[3]~6_combout ),
	.cout(\core|rom_code_addr[3]~7 ));
// synopsys translate_off
defparam \core|rom_code_addr[3]~6 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneive_lcell_comb \core|rom_code_addr[4]~8 (
// Equation(s):
// \core|rom_code_addr[4]~8_combout  = ((\core|rom_code_base[4]~20_combout  $ (\core|rom_code_rel[4]~9_combout  $ (!\core|rom_code_addr[3]~7 )))) # (GND)
// \core|rom_code_addr[4]~9  = CARRY((\core|rom_code_base[4]~20_combout  & ((\core|rom_code_rel[4]~9_combout ) # (!\core|rom_code_addr[3]~7 ))) # (!\core|rom_code_base[4]~20_combout  & (\core|rom_code_rel[4]~9_combout  & !\core|rom_code_addr[3]~7 )))

	.dataa(\core|rom_code_base[4]~20_combout ),
	.datab(\core|rom_code_rel[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[3]~7 ),
	.combout(\core|rom_code_addr[4]~8_combout ),
	.cout(\core|rom_code_addr[4]~9 ));
// synopsys translate_off
defparam \core|rom_code_addr[4]~8 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
cycloneive_lcell_comb \core|rom_code_addr[5]~10 (
// Equation(s):
// \core|rom_code_addr[5]~10_combout  = (\core|rom_code_rel[5]~10_combout  & ((\core|rom_code_base[5]~21_combout  & (\core|rom_code_addr[4]~9  & VCC)) # (!\core|rom_code_base[5]~21_combout  & (!\core|rom_code_addr[4]~9 )))) # 
// (!\core|rom_code_rel[5]~10_combout  & ((\core|rom_code_base[5]~21_combout  & (!\core|rom_code_addr[4]~9 )) # (!\core|rom_code_base[5]~21_combout  & ((\core|rom_code_addr[4]~9 ) # (GND)))))
// \core|rom_code_addr[5]~11  = CARRY((\core|rom_code_rel[5]~10_combout  & (!\core|rom_code_base[5]~21_combout  & !\core|rom_code_addr[4]~9 )) # (!\core|rom_code_rel[5]~10_combout  & ((!\core|rom_code_addr[4]~9 ) # (!\core|rom_code_base[5]~21_combout ))))

	.dataa(\core|rom_code_rel[5]~10_combout ),
	.datab(\core|rom_code_base[5]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[4]~9 ),
	.combout(\core|rom_code_addr[5]~10_combout ),
	.cout(\core|rom_code_addr[5]~11 ));
// synopsys translate_off
defparam \core|rom_code_addr[5]~10 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneive_lcell_comb \core|rom_code_addr[6]~12 (
// Equation(s):
// \core|rom_code_addr[6]~12_combout  = ((\core|rom_code_base[6]~22_combout  $ (\core|rom_code_rel[6]~11_combout  $ (!\core|rom_code_addr[5]~11 )))) # (GND)
// \core|rom_code_addr[6]~13  = CARRY((\core|rom_code_base[6]~22_combout  & ((\core|rom_code_rel[6]~11_combout ) # (!\core|rom_code_addr[5]~11 ))) # (!\core|rom_code_base[6]~22_combout  & (\core|rom_code_rel[6]~11_combout  & !\core|rom_code_addr[5]~11 )))

	.dataa(\core|rom_code_base[6]~22_combout ),
	.datab(\core|rom_code_rel[6]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[5]~11 ),
	.combout(\core|rom_code_addr[6]~12_combout ),
	.cout(\core|rom_code_addr[6]~13 ));
// synopsys translate_off
defparam \core|rom_code_addr[6]~12 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneive_lcell_comb \core|rom_code_addr[7]~14 (
// Equation(s):
// \core|rom_code_addr[7]~14_combout  = (\core|rom_code_base[7]~23_combout  & ((\core|rom_code_rel[15]~12_combout  & (\core|rom_code_addr[6]~13  & VCC)) # (!\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[6]~13 )))) # 
// (!\core|rom_code_base[7]~23_combout  & ((\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[6]~13 )) # (!\core|rom_code_rel[15]~12_combout  & ((\core|rom_code_addr[6]~13 ) # (GND)))))
// \core|rom_code_addr[7]~15  = CARRY((\core|rom_code_base[7]~23_combout  & (!\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[6]~13 )) # (!\core|rom_code_base[7]~23_combout  & ((!\core|rom_code_addr[6]~13 ) # (!\core|rom_code_rel[15]~12_combout 
// ))))

	.dataa(\core|rom_code_base[7]~23_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[6]~13 ),
	.combout(\core|rom_code_addr[7]~14_combout ),
	.cout(\core|rom_code_addr[7]~15 ));
// synopsys translate_off
defparam \core|rom_code_addr[7]~14 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneive_lcell_comb \core|rom_code_addr[8]~16 (
// Equation(s):
// \core|rom_code_addr[8]~16_combout  = ((\core|rom_code_base[8]~24_combout  $ (\core|rom_code_rel[15]~12_combout  $ (!\core|rom_code_addr[7]~15 )))) # (GND)
// \core|rom_code_addr[8]~17  = CARRY((\core|rom_code_base[8]~24_combout  & ((\core|rom_code_rel[15]~12_combout ) # (!\core|rom_code_addr[7]~15 ))) # (!\core|rom_code_base[8]~24_combout  & (\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[7]~15 )))

	.dataa(\core|rom_code_base[8]~24_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[7]~15 ),
	.combout(\core|rom_code_addr[8]~16_combout ),
	.cout(\core|rom_code_addr[8]~17 ));
// synopsys translate_off
defparam \core|rom_code_addr[8]~16 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
cycloneive_lcell_comb \core|always5~20 (
// Equation(s):
// \core|always5~20_combout  = (\core|Equal277~78_combout  & ((\core|psw_cy~q  & ((\core|Equal277~61_combout ))) # (!\core|psw_cy~q  & (\core|Equal92~1_combout ))))

	.dataa(\core|Equal92~1_combout ),
	.datab(\core|psw_cy~q ),
	.datac(\core|Equal277~61_combout ),
	.datad(\core|Equal277~78_combout ),
	.cin(gnd),
	.combout(\core|always5~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~20 .lut_mask = 16'hE200;
defparam \core|always5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \core|Equal105~0 (
// Equation(s):
// \core|Equal105~0_combout  = (\core|pipeline1 [0] & (\core|ram_rd_data_0[0]~8_combout  & (\core|pipeline1 [1] $ (!\core|ram_rd_data_0[1]~43_combout )))) # (!\core|pipeline1 [0] & (!\core|ram_rd_data_0[0]~8_combout  & (\core|pipeline1 [1] $ 
// (!\core|ram_rd_data_0[1]~43_combout ))))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|ram_rd_data_0[0]~8_combout ),
	.datad(\core|ram_rd_data_0[1]~43_combout ),
	.cin(gnd),
	.combout(\core|Equal105~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal105~0 .lut_mask = 16'h8421;
defparam \core|Equal105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \core|Equal105~1 (
// Equation(s):
// \core|Equal105~1_combout  = (\core|pipeline1 [2] & (\core|ram_rd_data_0[2]~33_combout  & (\core|pipeline1 [3] $ (!\core|ram_rd_data_0[3]~38_combout )))) # (!\core|pipeline1 [2] & (!\core|ram_rd_data_0[2]~33_combout  & (\core|pipeline1 [3] $ 
// (!\core|ram_rd_data_0[3]~38_combout ))))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|pipeline1 [3]),
	.datac(\core|ram_rd_data_0[2]~33_combout ),
	.datad(\core|ram_rd_data_0[3]~38_combout ),
	.cin(gnd),
	.combout(\core|Equal105~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal105~1 .lut_mask = 16'h8421;
defparam \core|Equal105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \core|Equal105~2 (
// Equation(s):
// \core|Equal105~2_combout  = (\core|pipeline1 [5] & (\core|ram_rd_data_0[5]~13_combout  & (\core|ram_rd_data_0[4]~23_combout  $ (!\core|pipeline1 [4])))) # (!\core|pipeline1 [5] & (!\core|ram_rd_data_0[5]~13_combout  & (\core|ram_rd_data_0[4]~23_combout  $ 
// (!\core|pipeline1 [4]))))

	.dataa(\core|pipeline1 [5]),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(\core|ram_rd_data_0[4]~23_combout ),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal105~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal105~2 .lut_mask = 16'h9009;
defparam \core|Equal105~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \core|Equal105~3 (
// Equation(s):
// \core|Equal105~3_combout  = (\core|ram_rd_data_0[7]~28_combout  & (\core|pipeline1 [7] & (\core|ram_rd_data_0[6]~18_combout  $ (!\core|pipeline1 [6])))) # (!\core|ram_rd_data_0[7]~28_combout  & (!\core|pipeline1 [7] & (\core|ram_rd_data_0[6]~18_combout  $ 
// (!\core|pipeline1 [6]))))

	.dataa(\core|ram_rd_data_0[7]~28_combout ),
	.datab(\core|ram_rd_data_0[6]~18_combout ),
	.datac(\core|pipeline1 [7]),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|Equal105~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal105~3 .lut_mask = 16'h8421;
defparam \core|Equal105~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \core|Equal105~4 (
// Equation(s):
// \core|Equal105~4_combout  = (\core|Equal105~0_combout  & (\core|Equal105~1_combout  & (\core|Equal105~2_combout  & \core|Equal105~3_combout )))

	.dataa(\core|Equal105~0_combout ),
	.datab(\core|Equal105~1_combout ),
	.datac(\core|Equal105~2_combout ),
	.datad(\core|Equal105~3_combout ),
	.cin(gnd),
	.combout(\core|Equal105~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal105~4 .lut_mask = 16'h8000;
defparam \core|Equal105~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \core|always5~21 (
// Equation(s):
// \core|always5~21_combout  = (\core|always5~20_combout ) # ((\core|Equal89~10_combout  & (\core|pipeline2_cmd[1]~4_combout  & !\core|Equal105~4_combout )))

	.dataa(\core|Equal89~10_combout ),
	.datab(\core|pipeline2_cmd[1]~4_combout ),
	.datac(\core|always5~20_combout ),
	.datad(\core|Equal105~4_combout ),
	.cin(gnd),
	.combout(\core|always5~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~21 .lut_mask = 16'hF0F8;
defparam \core|always5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cycloneive_lcell_comb \core|Equal104~3 (
// Equation(s):
// \core|Equal104~3_combout  = (\core|pipeline1 [7] & (\core|ram_rd_data_1 [7] & (\core|pipeline1 [6] $ (!\core|ram_rd_data_1 [6])))) # (!\core|pipeline1 [7] & (!\core|ram_rd_data_1 [7] & (\core|pipeline1 [6] $ (!\core|ram_rd_data_1 [6]))))

	.dataa(\core|pipeline1 [7]),
	.datab(\core|pipeline1 [6]),
	.datac(\core|ram_rd_data_1 [6]),
	.datad(\core|ram_rd_data_1 [7]),
	.cin(gnd),
	.combout(\core|Equal104~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal104~3 .lut_mask = 16'h8241;
defparam \core|Equal104~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
cycloneive_lcell_comb \core|Equal104~1 (
// Equation(s):
// \core|Equal104~1_combout  = (\core|ram_rd_data_1 [2] & (\core|pipeline1 [2] & (\core|pipeline1 [3] $ (!\core|ram_rd_data_1 [3])))) # (!\core|ram_rd_data_1 [2] & (!\core|pipeline1 [2] & (\core|pipeline1 [3] $ (!\core|ram_rd_data_1 [3]))))

	.dataa(\core|ram_rd_data_1 [2]),
	.datab(\core|pipeline1 [3]),
	.datac(\core|ram_rd_data_1 [3]),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|Equal104~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal104~1 .lut_mask = 16'h8241;
defparam \core|Equal104~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneive_lcell_comb \core|Equal104~2 (
// Equation(s):
// \core|Equal104~2_combout  = (\core|pipeline1 [4] & (\core|ram_rd_data_1 [4] & (\core|pipeline1 [5] $ (!\core|ram_rd_data_1 [5])))) # (!\core|pipeline1 [4] & (!\core|ram_rd_data_1 [4] & (\core|pipeline1 [5] $ (!\core|ram_rd_data_1 [5]))))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|ram_rd_data_1 [4]),
	.datad(\core|ram_rd_data_1 [5]),
	.cin(gnd),
	.combout(\core|Equal104~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal104~2 .lut_mask = 16'h8421;
defparam \core|Equal104~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N15
dffeas \core|ram_rd_data_1[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|ram_rd_data_0[1]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[1] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_lcell_comb \core|Equal104~0 (
// Equation(s):
// \core|Equal104~0_combout  = (\core|pipeline1 [0] & (\core|ram_rd_data_1 [0] & (\core|pipeline1 [1] $ (!\core|ram_rd_data_1 [1])))) # (!\core|pipeline1 [0] & (!\core|ram_rd_data_1 [0] & (\core|pipeline1 [1] $ (!\core|ram_rd_data_1 [1]))))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|ram_rd_data_1 [1]),
	.datad(\core|ram_rd_data_1 [0]),
	.cin(gnd),
	.combout(\core|Equal104~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal104~0 .lut_mask = 16'h8241;
defparam \core|Equal104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneive_lcell_comb \core|Equal104~4 (
// Equation(s):
// \core|Equal104~4_combout  = (\core|Equal104~3_combout  & (\core|Equal104~1_combout  & (\core|Equal104~2_combout  & \core|Equal104~0_combout )))

	.dataa(\core|Equal104~3_combout ),
	.datab(\core|Equal104~1_combout ),
	.datac(\core|Equal104~2_combout ),
	.datad(\core|Equal104~0_combout ),
	.cin(gnd),
	.combout(\core|Equal104~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal104~4 .lut_mask = 16'h8000;
defparam \core|Equal104~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \core|always5~6 (
// Equation(s):
// \core|always5~6_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & ((\rom|altsyncram_component|auto_generated|q_a [7]) # ((!\rom|altsyncram_component|auto_generated|q_a [6]) # (!\rom|altsyncram_component|auto_generated|q_a [4])))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [5] & (((\rom|altsyncram_component|auto_generated|q_a [6])) # (!\rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|always5~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~6 .lut_mask = 16'hDFBB;
defparam \core|always5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \core|always5~3 (
// Equation(s):
// \core|always5~3_combout  = ((\core|always5~6_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [1])) # (!\core|command_flag [1])

	.dataa(gnd),
	.datab(\core|command_flag [1]),
	.datac(\core|always5~6_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~3 .lut_mask = 16'hF3FF;
defparam \core|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \core|always5~26 (
// Equation(s):
// \core|always5~26_combout  = (\rom|altsyncram_component|auto_generated|q_a [3]) # ((\rom|altsyncram_component|auto_generated|q_a [2]) # ((\core|always5~3_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|always5~3_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|always5~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~26 .lut_mask = 16'hFEFF;
defparam \core|always5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \core|always5~18 (
// Equation(s):
// \core|always5~18_combout  = ((\core|Equal90~8_combout  & !\core|Equal104~4_combout )) # (!\core|always5~26_combout )

	.dataa(gnd),
	.datab(\core|Equal90~8_combout ),
	.datac(\core|Equal104~4_combout ),
	.datad(\core|always5~26_combout ),
	.cin(gnd),
	.combout(\core|always5~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~18 .lut_mask = 16'h0CFF;
defparam \core|always5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \core|Equal102~1 (
// Equation(s):
// \core|Equal102~1_combout  = (\core|acc [2] & (\core|ram_rd_data_0[2]~33_combout  & (\core|ram_rd_data_0[3]~38_combout  $ (!\core|acc [3])))) # (!\core|acc [2] & (!\core|ram_rd_data_0[2]~33_combout  & (\core|ram_rd_data_0[3]~38_combout  $ (!\core|acc 
// [3]))))

	.dataa(\core|acc [2]),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|ram_rd_data_0[2]~33_combout ),
	.datad(\core|acc [3]),
	.cin(gnd),
	.combout(\core|Equal102~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal102~1 .lut_mask = 16'h8421;
defparam \core|Equal102~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \core|Equal102~0 (
// Equation(s):
// \core|Equal102~0_combout  = (\core|acc [0] & (\core|ram_rd_data_0[0]~8_combout  & (\core|acc [1] $ (!\core|ram_rd_data_0[1]~43_combout )))) # (!\core|acc [0] & (!\core|ram_rd_data_0[0]~8_combout  & (\core|acc [1] $ (!\core|ram_rd_data_0[1]~43_combout ))))

	.dataa(\core|acc [0]),
	.datab(\core|acc [1]),
	.datac(\core|ram_rd_data_0[1]~43_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|Equal102~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal102~0 .lut_mask = 16'h8241;
defparam \core|Equal102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \core|Equal102~3 (
// Equation(s):
// \core|Equal102~3_combout  = (\core|acc [7] & (\core|ram_rd_data_0[7]~28_combout  & (\core|acc [6] $ (!\core|ram_rd_data_0[6]~18_combout )))) # (!\core|acc [7] & (!\core|ram_rd_data_0[7]~28_combout  & (\core|acc [6] $ (!\core|ram_rd_data_0[6]~18_combout 
// ))))

	.dataa(\core|acc [7]),
	.datab(\core|acc [6]),
	.datac(\core|ram_rd_data_0[6]~18_combout ),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|Equal102~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal102~3 .lut_mask = 16'h8241;
defparam \core|Equal102~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \core|Equal102~2 (
// Equation(s):
// \core|Equal102~2_combout  = (\core|acc [5] & (\core|ram_rd_data_0[5]~13_combout  & (\core|acc [4] $ (!\core|ram_rd_data_0[4]~23_combout )))) # (!\core|acc [5] & (!\core|ram_rd_data_0[5]~13_combout  & (\core|acc [4] $ (!\core|ram_rd_data_0[4]~23_combout 
// ))))

	.dataa(\core|acc [5]),
	.datab(\core|acc [4]),
	.datac(\core|ram_rd_data_0[4]~23_combout ),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|Equal102~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal102~2 .lut_mask = 16'h8241;
defparam \core|Equal102~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \core|Equal102~4 (
// Equation(s):
// \core|Equal102~4_combout  = (\core|Equal102~1_combout  & (\core|Equal102~0_combout  & (\core|Equal102~3_combout  & \core|Equal102~2_combout )))

	.dataa(\core|Equal102~1_combout ),
	.datab(\core|Equal102~0_combout ),
	.datac(\core|Equal102~3_combout ),
	.datad(\core|Equal102~2_combout ),
	.cin(gnd),
	.combout(\core|Equal102~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal102~4 .lut_mask = 16'h8000;
defparam \core|Equal102~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \core|always5~19 (
// Equation(s):
// \core|always5~19_combout  = (\core|always5~18_combout ) # ((\core|Equal277~64_combout ) # ((\core|Equal88~3_combout  & !\core|Equal102~4_combout )))

	.dataa(\core|always5~18_combout ),
	.datab(\core|Equal277~64_combout ),
	.datac(\core|Equal88~3_combout ),
	.datad(\core|Equal102~4_combout ),
	.cin(gnd),
	.combout(\core|always5~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~19 .lut_mask = 16'hEEFE;
defparam \core|always5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \core|Equal101~1 (
// Equation(s):
// \core|Equal101~1_combout  = (!\core|acc [4] & (!\core|acc [0] & (!\core|acc [3] & !\core|acc [7])))

	.dataa(\core|acc [4]),
	.datab(\core|acc [0]),
	.datac(\core|acc [3]),
	.datad(\core|acc [7]),
	.cin(gnd),
	.combout(\core|Equal101~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal101~1 .lut_mask = 16'h0001;
defparam \core|Equal101~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \core|Equal101~2 (
// Equation(s):
// \core|Equal101~2_combout  = (!\core|acc [2] & (!\core|acc [1] & (\core|Equal101~0_combout  & \core|Equal101~1_combout )))

	.dataa(\core|acc [2]),
	.datab(\core|acc [1]),
	.datac(\core|Equal101~0_combout ),
	.datad(\core|Equal101~1_combout ),
	.cin(gnd),
	.combout(\core|Equal101~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal101~2 .lut_mask = 16'h1000;
defparam \core|Equal101~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \core|always5~15 (
// Equation(s):
// \core|always5~15_combout  = (!\core|pipeline1_cmd[4]~0_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|Equal277~78_combout  & \core|Equal101~2_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|Equal277~78_combout ),
	.datad(\core|Equal101~2_combout ),
	.cin(gnd),
	.combout(\core|always5~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~15 .lut_mask = 16'h4000;
defparam \core|always5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \core|Equal103~2 (
// Equation(s):
// \core|Equal103~2_combout  = (\core|acc [4] & (\core|pipeline1 [4] & (\core|pipeline1 [5] $ (!\core|acc [5])))) # (!\core|acc [4] & (!\core|pipeline1 [4] & (\core|pipeline1 [5] $ (!\core|acc [5]))))

	.dataa(\core|acc [4]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|pipeline1 [4]),
	.datad(\core|acc [5]),
	.cin(gnd),
	.combout(\core|Equal103~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal103~2 .lut_mask = 16'h8421;
defparam \core|Equal103~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \core|Equal103~1 (
// Equation(s):
// \core|Equal103~1_combout  = (\core|pipeline1 [2] & (\core|acc [2] & (\core|acc [3] $ (!\core|pipeline1 [3])))) # (!\core|pipeline1 [2] & (!\core|acc [2] & (\core|acc [3] $ (!\core|pipeline1 [3]))))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|acc [2]),
	.datac(\core|acc [3]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|Equal103~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal103~1 .lut_mask = 16'h9009;
defparam \core|Equal103~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \core|Equal103~3 (
// Equation(s):
// \core|Equal103~3_combout  = (\core|pipeline1 [6] & (\core|acc [6] & (\core|pipeline1 [7] $ (!\core|acc [7])))) # (!\core|pipeline1 [6] & (!\core|acc [6] & (\core|pipeline1 [7] $ (!\core|acc [7]))))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|acc [6]),
	.datac(\core|pipeline1 [7]),
	.datad(\core|acc [7]),
	.cin(gnd),
	.combout(\core|Equal103~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal103~3 .lut_mask = 16'h9009;
defparam \core|Equal103~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \core|Equal103~0 (
// Equation(s):
// \core|Equal103~0_combout  = (\core|pipeline1 [1] & (\core|acc [1] & (\core|acc [0] $ (!\core|pipeline1 [0])))) # (!\core|pipeline1 [1] & (!\core|acc [1] & (\core|acc [0] $ (!\core|pipeline1 [0]))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|acc [0]),
	.datac(\core|pipeline1 [0]),
	.datad(\core|acc [1]),
	.cin(gnd),
	.combout(\core|Equal103~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal103~0 .lut_mask = 16'h8241;
defparam \core|Equal103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \core|Equal103~4 (
// Equation(s):
// \core|Equal103~4_combout  = (\core|Equal103~2_combout  & (\core|Equal103~1_combout  & (\core|Equal103~3_combout  & \core|Equal103~0_combout )))

	.dataa(\core|Equal103~2_combout ),
	.datab(\core|Equal103~1_combout ),
	.datac(\core|Equal103~3_combout ),
	.datad(\core|Equal103~0_combout ),
	.cin(gnd),
	.combout(\core|Equal103~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal103~4 .lut_mask = 16'h8000;
defparam \core|Equal103~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneive_lcell_comb \core|always5~16 (
// Equation(s):
// \core|always5~16_combout  = (\core|Equal103~4_combout  & (!\core|Equal101~2_combout  & (\core|Equal277~63_combout ))) # (!\core|Equal103~4_combout  & ((\core|Equal89~11_combout ) # ((!\core|Equal101~2_combout  & \core|Equal277~63_combout ))))

	.dataa(\core|Equal103~4_combout ),
	.datab(\core|Equal101~2_combout ),
	.datac(\core|Equal277~63_combout ),
	.datad(\core|Equal89~11_combout ),
	.cin(gnd),
	.combout(\core|always5~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~16 .lut_mask = 16'h7530;
defparam \core|always5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \core|Mux0~2 (
// Equation(s):
// \core|Mux0~2_combout  = (\core|pipeline1 [0] & ((\core|pipeline1 [1] & (\core|ram_rd_data_0[3]~38_combout )) # (!\core|pipeline1 [1] & ((\core|ram_rd_data_0[1]~43_combout ))))) # (!\core|pipeline1 [0] & (((\core|pipeline1 [1]))))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|ram_rd_data_0[1]~43_combout ),
	.datad(\core|pipeline1 [1]),
	.cin(gnd),
	.combout(\core|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Mux0~2 .lut_mask = 16'hDDA0;
defparam \core|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \core|Mux0~3 (
// Equation(s):
// \core|Mux0~3_combout  = (\core|pipeline1 [0] & (((\core|Mux0~2_combout )))) # (!\core|pipeline1 [0] & ((\core|Mux0~2_combout  & (\core|ram_rd_data_0[2]~33_combout )) # (!\core|Mux0~2_combout  & ((\core|ram_rd_data_0[0]~8_combout )))))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_rd_data_0[2]~33_combout ),
	.datac(\core|Mux0~2_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Mux0~3 .lut_mask = 16'hE5E0;
defparam \core|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \core|Mux0~0 (
// Equation(s):
// \core|Mux0~0_combout  = (\core|pipeline1 [1] & (((\core|pipeline1 [0]) # (\core|ram_rd_data_0[6]~18_combout )))) # (!\core|pipeline1 [1] & (\core|ram_rd_data_0[4]~23_combout  & (!\core|pipeline1 [0])))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|ram_rd_data_0[4]~23_combout ),
	.datac(\core|pipeline1 [0]),
	.datad(\core|ram_rd_data_0[6]~18_combout ),
	.cin(gnd),
	.combout(\core|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Mux0~0 .lut_mask = 16'hAEA4;
defparam \core|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \core|Mux0~1 (
// Equation(s):
// \core|Mux0~1_combout  = (\core|pipeline1 [0] & ((\core|Mux0~0_combout  & (\core|ram_rd_data_0[7]~28_combout )) # (!\core|Mux0~0_combout  & ((\core|ram_rd_data_0[5]~13_combout ))))) # (!\core|pipeline1 [0] & (((\core|Mux0~0_combout ))))

	.dataa(\core|ram_rd_data_0[7]~28_combout ),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(\core|pipeline1 [0]),
	.datad(\core|Mux0~0_combout ),
	.cin(gnd),
	.combout(\core|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Mux0~1 .lut_mask = 16'hAFC0;
defparam \core|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \core|Mux0~4 (
// Equation(s):
// \core|Mux0~4_combout  = (\core|pipeline1 [2] & ((\core|Mux0~1_combout ))) # (!\core|pipeline1 [2] & (\core|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\core|pipeline1 [2]),
	.datac(\core|Mux0~3_combout ),
	.datad(\core|Mux0~1_combout ),
	.cin(gnd),
	.combout(\core|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Mux0~4 .lut_mask = 16'hFC30;
defparam \core|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \core|always5~17 (
// Equation(s):
// \core|always5~17_combout  = (\core|always5~15_combout ) # ((\core|always5~16_combout ) # ((\core|Equal83~9_combout  & !\core|Mux0~4_combout )))

	.dataa(\core|Equal83~9_combout ),
	.datab(\core|always5~15_combout ),
	.datac(\core|always5~16_combout ),
	.datad(\core|Mux0~4_combout ),
	.cin(gnd),
	.combout(\core|always5~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~17 .lut_mask = 16'hFCFE;
defparam \core|always5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \core|Equal106~0 (
// Equation(s):
// \core|Equal106~0_combout  = (\core|ram_rd_data_0[0]~8_combout  & (!\core|ram_rd_data_0[3]~38_combout  & (!\core|ram_rd_data_0[1]~43_combout  & !\core|ram_rd_data_0[2]~33_combout )))

	.dataa(\core|ram_rd_data_0[0]~8_combout ),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|ram_rd_data_0[1]~43_combout ),
	.datad(\core|ram_rd_data_0[2]~33_combout ),
	.cin(gnd),
	.combout(\core|Equal106~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal106~0 .lut_mask = 16'h0002;
defparam \core|Equal106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \core|Equal106~1 (
// Equation(s):
// \core|Equal106~1_combout  = (!\core|ram_rd_data_0[7]~28_combout  & (!\core|ram_rd_data_0[5]~13_combout  & (!\core|ram_rd_data_0[6]~18_combout  & !\core|ram_rd_data_0[4]~23_combout )))

	.dataa(\core|ram_rd_data_0[7]~28_combout ),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(\core|ram_rd_data_0[6]~18_combout ),
	.datad(\core|ram_rd_data_0[4]~23_combout ),
	.cin(gnd),
	.combout(\core|Equal106~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal106~1 .lut_mask = 16'h0001;
defparam \core|Equal106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \core|always5~13 (
// Equation(s):
// \core|always5~13_combout  = (!\core|rom_code_rel~0_combout  & ((\core|pipeline1 [2] & ((\core|Mux0~1_combout ))) # (!\core|pipeline1 [2] & (\core|Mux0~3_combout ))))

	.dataa(\core|rom_code_rel~0_combout ),
	.datab(\core|pipeline1 [2]),
	.datac(\core|Mux0~3_combout ),
	.datad(\core|Mux0~1_combout ),
	.cin(gnd),
	.combout(\core|always5~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~13 .lut_mask = 16'h5410;
defparam \core|always5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \core|always5~14 (
// Equation(s):
// \core|always5~14_combout  = (\core|always5~13_combout ) # ((!\core|rom_code_rel~2_combout  & ((!\core|Equal106~1_combout ) # (!\core|Equal106~0_combout ))))

	.dataa(\core|Equal106~0_combout ),
	.datab(\core|rom_code_rel~2_combout ),
	.datac(\core|Equal106~1_combout ),
	.datad(\core|always5~13_combout ),
	.cin(gnd),
	.combout(\core|always5~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~14 .lut_mask = 16'hFF13;
defparam \core|always5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \core|always5~22 (
// Equation(s):
// \core|always5~22_combout  = (\core|always5~21_combout ) # ((\core|always5~19_combout ) # ((\core|always5~17_combout ) # (\core|always5~14_combout )))

	.dataa(\core|always5~21_combout ),
	.datab(\core|always5~19_combout ),
	.datac(\core|always5~17_combout ),
	.datad(\core|always5~14_combout ),
	.cin(gnd),
	.combout(\core|always5~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|always5~22 .lut_mask = 16'hFFFE;
defparam \core|always5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \core|rom_addr[8]~20 (
// Equation(s):
// \core|rom_addr[8]~20_combout  = (\core|always5~22_combout  & ((\core|sp[1]~10_combout ) # ((\core|always5~24_combout  & \core|always5~23_combout )))) # (!\core|always5~22_combout  & (\core|always5~24_combout  & ((\core|always5~23_combout ))))

	.dataa(\core|always5~22_combout ),
	.datab(\core|always5~24_combout ),
	.datac(\core|sp[1]~10_combout ),
	.datad(\core|always5~23_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[8]~20 .lut_mask = 16'hECA0;
defparam \core|rom_addr[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \core|rom_addr[8]~21 (
// Equation(s):
// \core|rom_addr[8]~21_combout  = (\core|rom_addr[13]~19_combout  & (((\core|rom_addr[8]~20_combout )))) # (!\core|rom_addr[13]~19_combout  & ((\core|rom_addr[8]~20_combout  & ((\core|rom_code_addr[8]~16_combout ))) # (!\core|rom_addr[8]~20_combout  & 
// (\core|pc [8]))))

	.dataa(\core|pc [8]),
	.datab(\core|rom_addr[13]~19_combout ),
	.datac(\core|rom_code_addr[8]~16_combout ),
	.datad(\core|rom_addr[8]~20_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[8]~21 .lut_mask = 16'hFC22;
defparam \core|rom_addr[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \core|rom_addr[8]~22 (
// Equation(s):
// \core|rom_addr[8]~22_combout  = (\core|rom_addr[13]~19_combout  & ((\core|rom_addr[8]~21_combout  & ((\core|pipeline1 [0]))) # (!\core|rom_addr[8]~21_combout  & (\core|ram_rd_data_1 [0])))) # (!\core|rom_addr[13]~19_combout  & 
// (((\core|rom_addr[8]~21_combout ))))

	.dataa(\core|ram_rd_data_1 [0]),
	.datab(\core|pipeline1 [0]),
	.datac(\core|rom_addr[13]~19_combout ),
	.datad(\core|rom_addr[8]~21_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[8]~22 .lut_mask = 16'hCFA0;
defparam \core|rom_addr[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \core|rom_addr[8]~24 (
// Equation(s):
// \core|rom_addr[8]~24_combout  = (\core|rom_addr[8]~23_combout  & (\core|pipeline1 [5])) # (!\core|rom_addr[8]~23_combout  & ((\core|rom_addr[8]~22_combout )))

	.dataa(gnd),
	.datab(\core|pipeline1 [5]),
	.datac(\core|rom_addr[8]~23_combout ),
	.datad(\core|rom_addr[8]~22_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[8]~24 .lut_mask = 16'hCFC0;
defparam \core|rom_addr[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \core|pc_add1[8]~16 (
// Equation(s):
// \core|pc_add1[8]~16_combout  = (\core|rom_addr[8]~24_combout  & (\core|pc_add1[7]~15  $ (GND))) # (!\core|rom_addr[8]~24_combout  & (!\core|pc_add1[7]~15  & VCC))
// \core|pc_add1[8]~17  = CARRY((\core|rom_addr[8]~24_combout  & !\core|pc_add1[7]~15 ))

	.dataa(\core|rom_addr[8]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[7]~15 ),
	.combout(\core|pc_add1[8]~16_combout ),
	.cout(\core|pc_add1[8]~17 ));
// synopsys translate_off
defparam \core|pc_add1[8]~16 .lut_mask = 16'hA50A;
defparam \core|pc_add1[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \core|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[8]~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[8] .is_wysiwyg = "true";
defparam \core|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \core|rom_code_base[8]~24 (
// Equation(s):
// \core|rom_code_base[8]~24_combout  = (\core|rom_code_base~32_combout  & (\core|pc [8])) # (!\core|rom_code_base~32_combout  & ((\core|dp [8])))

	.dataa(\core|pc [8]),
	.datab(gnd),
	.datac(\core|dp [8]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[8]~24 .lut_mask = 16'hAAF0;
defparam \core|rom_code_base[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneive_lcell_comb \core|rom_code_addr[9]~18 (
// Equation(s):
// \core|rom_code_addr[9]~18_combout  = (\core|rom_code_base[9]~25_combout  & ((\core|rom_code_rel[15]~12_combout  & (\core|rom_code_addr[8]~17  & VCC)) # (!\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[8]~17 )))) # 
// (!\core|rom_code_base[9]~25_combout  & ((\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[8]~17 )) # (!\core|rom_code_rel[15]~12_combout  & ((\core|rom_code_addr[8]~17 ) # (GND)))))
// \core|rom_code_addr[9]~19  = CARRY((\core|rom_code_base[9]~25_combout  & (!\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[8]~17 )) # (!\core|rom_code_base[9]~25_combout  & ((!\core|rom_code_addr[8]~17 ) # (!\core|rom_code_rel[15]~12_combout 
// ))))

	.dataa(\core|rom_code_base[9]~25_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[8]~17 ),
	.combout(\core|rom_code_addr[9]~18_combout ),
	.cout(\core|rom_code_addr[9]~19 ));
// synopsys translate_off
defparam \core|rom_code_addr[9]~18 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \core|rom_addr[9]~25 (
// Equation(s):
// \core|rom_addr[9]~25_combout  = (\core|rom_addr[13]~19_combout  & ((\core|ram_rd_data_1 [1]) # ((\core|rom_addr[8]~20_combout )))) # (!\core|rom_addr[13]~19_combout  & (((\core|pc [9] & !\core|rom_addr[8]~20_combout ))))

	.dataa(\core|ram_rd_data_1 [1]),
	.datab(\core|pc [9]),
	.datac(\core|rom_addr[13]~19_combout ),
	.datad(\core|rom_addr[8]~20_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[9]~25 .lut_mask = 16'hF0AC;
defparam \core|rom_addr[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \core|rom_addr[9]~26 (
// Equation(s):
// \core|rom_addr[9]~26_combout  = (\core|rom_addr[9]~25_combout  & (((\core|pipeline1 [1]) # (!\core|rom_addr[8]~20_combout )))) # (!\core|rom_addr[9]~25_combout  & (\core|rom_code_addr[9]~18_combout  & ((\core|rom_addr[8]~20_combout ))))

	.dataa(\core|rom_code_addr[9]~18_combout ),
	.datab(\core|pipeline1 [1]),
	.datac(\core|rom_addr[9]~25_combout ),
	.datad(\core|rom_addr[8]~20_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[9]~26 .lut_mask = 16'hCAF0;
defparam \core|rom_addr[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \core|rom_addr[9]~27 (
// Equation(s):
// \core|rom_addr[9]~27_combout  = (\core|rom_addr[8]~23_combout  & (\core|pipeline1 [6])) # (!\core|rom_addr[8]~23_combout  & ((\core|rom_addr[9]~26_combout )))

	.dataa(\core|rom_addr[8]~23_combout ),
	.datab(gnd),
	.datac(\core|pipeline1 [6]),
	.datad(\core|rom_addr[9]~26_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[9]~27 .lut_mask = 16'hF5A0;
defparam \core|rom_addr[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \core|pc_add1[9]~18 (
// Equation(s):
// \core|pc_add1[9]~18_combout  = (\core|rom_addr[9]~27_combout  & (!\core|pc_add1[8]~17 )) # (!\core|rom_addr[9]~27_combout  & ((\core|pc_add1[8]~17 ) # (GND)))
// \core|pc_add1[9]~19  = CARRY((!\core|pc_add1[8]~17 ) # (!\core|rom_addr[9]~27_combout ))

	.dataa(gnd),
	.datab(\core|rom_addr[9]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[8]~17 ),
	.combout(\core|pc_add1[9]~18_combout ),
	.cout(\core|pc_add1[9]~19 ));
// synopsys translate_off
defparam \core|pc_add1[9]~18 .lut_mask = 16'h3C3F;
defparam \core|pc_add1[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \core|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[9]~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[9] .is_wysiwyg = "true";
defparam \core|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~37 (
// Equation(s):
// \core|ram_wr_data_buf~37_combout  = (!\core|always12~3_combout  & (!\core|always12~4_combout  & \core|always12~6_combout ))

	.dataa(\core|always12~3_combout ),
	.datab(gnd),
	.datac(\core|always12~4_combout ),
	.datad(\core|always12~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~37 .lut_mask = 16'h0500;
defparam \core|ram_wr_data_buf~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~36 (
// Equation(s):
// \core|ram_wr_data_buf~36_combout  = (!\core|always12~7_combout  & (!\core|Equal94~12_combout  & (!\core|always12~3_combout  & \core|ram_wr_data_buf~24_combout )))

	.dataa(\core|always12~7_combout ),
	.datab(\core|Equal94~12_combout ),
	.datac(\core|always12~3_combout ),
	.datad(\core|ram_wr_data_buf~24_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~36 .lut_mask = 16'h0100;
defparam \core|ram_wr_data_buf~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~38 (
// Equation(s):
// \core|ram_wr_data_buf~38_combout  = (\core|pc [9] & ((\core|ram_wr_data_buf~36_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [1] & \core|ram_wr_data_buf~37_combout )))) # (!\core|pc [9] & (\rom|altsyncram_component|auto_generated|q_a [1] & 
// (\core|ram_wr_data_buf~37_combout )))

	.dataa(\core|pc [9]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\core|ram_wr_data_buf~37_combout ),
	.datad(\core|ram_wr_data_buf~36_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~38 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~39 (
// Equation(s):
// \core|ram_wr_data_buf~39_combout  = (!\core|always12~6_combout  & (\core|Equal225~0_combout  & (!\core|always12~3_combout  & \core|ram_wr_data_bit_operate~2_combout )))

	.dataa(\core|always12~6_combout ),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|always12~3_combout ),
	.datad(\core|ram_wr_data_bit_operate~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~39 .lut_mask = 16'h0400;
defparam \core|ram_wr_data_buf~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \core|Decoder0~1 (
// Equation(s):
// \core|Decoder0~1_combout  = (!\core|pipeline1 [2] & (\core|ram_wr_data_bit_operate~2_combout  & (!\core|pipeline1 [1] & \core|pipeline1 [0])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~1 .lut_mask = 16'h0400;
defparam \core|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \core|Equal236~0 (
// Equation(s):
// \core|Equal236~0_combout  = (\core|Equal82~0_combout  & (\core|Equal220~0_combout  & \core|Equal95~0_combout ))

	.dataa(gnd),
	.datab(\core|Equal82~0_combout ),
	.datac(\core|Equal220~0_combout ),
	.datad(\core|Equal95~0_combout ),
	.cin(gnd),
	.combout(\core|Equal236~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal236~0 .lut_mask = 16'hC000;
defparam \core|Equal236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \core|ram_wr_data_bit_operate~3 (
// Equation(s):
// \core|ram_wr_data_bit_operate~3_combout  = (\core|Equal93~1_combout  & ((\core|Equal212~4_combout ) # ((\core|psw_cy~q  & !\core|Equal238~1_combout )))) # (!\core|Equal93~1_combout  & (\core|psw_cy~q  & (!\core|Equal238~1_combout )))

	.dataa(\core|Equal93~1_combout ),
	.datab(\core|psw_cy~q ),
	.datac(\core|Equal238~1_combout ),
	.datad(\core|Equal212~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_bit_operate~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_bit_operate~3 .lut_mask = 16'hAE0C;
defparam \core|ram_wr_data_bit_operate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \core|ram_wr_data_bit_operate~4 (
// Equation(s):
// \core|ram_wr_data_bit_operate~4_combout  = (\core|ram_wr_data_bit_operate~3_combout ) # ((\core|Equal238~1_combout  & !\core|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\core|Equal238~1_combout ),
	.datac(\core|ram_wr_data_bit_operate~3_combout ),
	.datad(\core|Mux0~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_bit_operate~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_bit_operate~4 .lut_mask = 16'hF0FC;
defparam \core|ram_wr_data_bit_operate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~29 (
// Equation(s):
// \core|ram_wr_data_buf~29_combout  = (!\core|Equal236~0_combout  & (!\core|Equal84~2_combout  & (!\core|always12~4_combout  & \core|ram_wr_data_bit_operate~4_combout )))

	.dataa(\core|Equal236~0_combout ),
	.datab(\core|Equal84~2_combout ),
	.datac(\core|always12~4_combout ),
	.datad(\core|ram_wr_data_bit_operate~4_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~29 .lut_mask = 16'h0100;
defparam \core|ram_wr_data_buf~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~40 (
// Equation(s):
// \core|ram_wr_data_buf~40_combout  = (\core|ram_wr_data_buf~39_combout  & ((\core|Decoder0~1_combout  & ((\core|ram_wr_data_buf~29_combout ))) # (!\core|Decoder0~1_combout  & (\core|ram_rd_data_0[1]~43_combout ))))

	.dataa(\core|ram_wr_data_buf~39_combout ),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(\core|Decoder0~1_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~40 .lut_mask = 16'hA808;
defparam \core|ram_wr_data_buf~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \core|ram_wr_data_buf~42 (
// Equation(s):
// \core|ram_wr_data_buf~42_combout  = (\core|ram_wr_data_buf~38_combout ) # ((\core|ram_wr_data_buf~40_combout ) # ((\core|ram_wr_data_buf~41_combout  & \core|pc [1])))

	.dataa(\core|ram_wr_data_buf~41_combout ),
	.datab(\core|pc [1]),
	.datac(\core|ram_wr_data_buf~38_combout ),
	.datad(\core|ram_wr_data_buf~40_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~42 .lut_mask = 16'hFFF8;
defparam \core|ram_wr_data_buf~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~25 (
// Equation(s):
// \core|ram_wr_data_buf~25_combout  = (!\core|Equal94~12_combout  & \core|ram_wr_data_buf~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|Equal94~12_combout ),
	.datad(\core|ram_wr_data_buf~24_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~25 .lut_mask = 16'h0F00;
defparam \core|ram_wr_data_buf~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~26 (
// Equation(s):
// \core|ram_wr_data_buf~26_combout  = (\core|always12~7_combout  & (\core|Equal206~0_combout  & (\core|always6~62_combout  & \core|ram_wr_data_buf~25_combout )))

	.dataa(\core|always12~7_combout ),
	.datab(\core|Equal206~0_combout ),
	.datac(\core|always6~62_combout ),
	.datad(\core|ram_wr_data_buf~25_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~26 .lut_mask = 16'h8000;
defparam \core|ram_wr_data_buf~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \core|ram_wr_data_buf~44 (
// Equation(s):
// \core|ram_wr_data_buf~44_combout  = (!\core|always12~3_combout  & \core|ram_wr_data_buf~26_combout )

	.dataa(gnd),
	.datab(\core|always12~3_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~26_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~44_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~44 .lut_mask = 16'h3300;
defparam \core|ram_wr_data_buf~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~18 (
// Equation(s):
// \core|ram_wr_data_buf~18_combout  = (\core|always12~3_combout ) # ((!\core|always12~4_combout  & (!\core|always12~6_combout  & !\core|Equal225~0_combout )))

	.dataa(\core|always12~4_combout ),
	.datab(\core|always12~6_combout ),
	.datac(\core|always12~3_combout ),
	.datad(\core|Equal225~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~18 .lut_mask = 16'hF0F1;
defparam \core|ram_wr_data_buf~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~45 (
// Equation(s):
// \core|ram_wr_data_buf~45_combout  = (\core|acc [1] & ((\core|ram_wr_data_buf~18_combout ) # ((\core|ram_wr_data_buf~44_combout  & \core|pc_add1[1]~2_combout )))) # (!\core|acc [1] & (\core|ram_wr_data_buf~44_combout  & ((\core|pc_add1[1]~2_combout ))))

	.dataa(\core|acc [1]),
	.datab(\core|ram_wr_data_buf~44_combout ),
	.datac(\core|ram_wr_data_buf~18_combout ),
	.datad(\core|pc_add1[1]~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~45_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~45 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~46 (
// Equation(s):
// \core|ram_wr_data_buf~46_combout  = (\core|data_wr_en_buf~0_combout  & ((\core|ram_wr_data_buf~100_combout ) # ((\core|ram_wr_data_buf~42_combout ) # (\core|ram_wr_data_buf~45_combout ))))

	.dataa(\core|ram_wr_data_buf~100_combout ),
	.datab(\core|data_wr_en_buf~0_combout ),
	.datac(\core|ram_wr_data_buf~42_combout ),
	.datad(\core|ram_wr_data_buf~45_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~46_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~46 .lut_mask = 16'hCCC8;
defparam \core|ram_wr_data_buf~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~48 (
// Equation(s):
// \core|ram_wr_data_buf~48_combout  = (\core|ram_wr_data_buf~47_combout ) # ((\core|ram_wr_data_buf~46_combout ) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[1]~25_combout )))

	.dataa(\core|ram_wr_data_buf~98_combout ),
	.datab(\core|acc_or[1]~25_combout ),
	.datac(\core|ram_wr_data_buf~47_combout ),
	.datad(\core|ram_wr_data_buf~46_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~48_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~48 .lut_mask = 16'hFFF8;
defparam \core|ram_wr_data_buf~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \core|ram_wr_data_buf[1]~49 (
// Equation(s):
// \core|ram_wr_data_buf[1]~49_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~48_combout ))) # (!\core|always15~3_combout  & (\core|Add4~11_combout ))

	.dataa(gnd),
	.datab(\core|always15~3_combout ),
	.datac(\core|Add4~11_combout ),
	.datad(\core|ram_wr_data_buf~48_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf[1]~49 .lut_mask = 16'hFC30;
defparam \core|ram_wr_data_buf[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cycloneive_io_ibuf \p0[4]~input (
	.i(p0[4]),
	.ibar(gnd),
	.o(\p0[4]~input_o ));
// synopsys translate_off
defparam \p0[4]~input .bus_hold = "false";
defparam \p0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \ram|sfr|p2_reg[4]~feeder (
// Equation(s):
// \ram|sfr|p2_reg[4]~feeder_combout  = \core|same_byte[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|same_byte[4]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|p2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \ram|sfr|p2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \ram|sfr|p2_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[4] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \ram|sfr|p1_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[4] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \ram|sfr|Selector3~1 (
// Equation(s):
// \ram|sfr|Selector3~1_combout  = (\ram|address [5] & (!\ram|sfr|p2_reg [4] & (\ram|sfr|p2_out_en~combout ))) # (!\ram|address [5] & (((\ram|sfr|p1_reg [4]))))

	.dataa(\ram|sfr|p2_reg [4]),
	.datab(\ram|sfr|p2_out_en~combout ),
	.datac(\ram|sfr|p1_reg [4]),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector3~1 .lut_mask = 16'h44F0;
defparam \ram|sfr|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \ram|sfr|Selector3~2 (
// Equation(s):
// \ram|sfr|Selector3~2_combout  = (\ram|address [4] & (((\ram|sfr|Selector3~1_combout  & !\ram|address [5])))) # (!\ram|address [4] & ((\ram|address [5] & ((!\ram|sfr|Selector3~1_combout ))) # (!\ram|address [5] & (\p0[4]~input_o ))))

	.dataa(\p0[4]~input_o ),
	.datab(\ram|sfr|Selector3~1_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector3~2 .lut_mask = 16'h03CA;
defparam \ram|sfr|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \ram|sfr|p3_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[4] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \ram|sfr|Selector3~0 (
// Equation(s):
// \ram|sfr|Selector3~0_combout  = (\ram|address [5] & (((!\ram|sfr|p3_reg [4] & \ram|sfr|p3_out_en~combout )))) # (!\ram|address [5] & (\ram|sfr|p1_out_en~combout ))

	.dataa(\ram|sfr|p1_out_en~combout ),
	.datab(\ram|address [5]),
	.datac(\ram|sfr|p3_reg [4]),
	.datad(\ram|sfr|p3_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector3~0 .lut_mask = 16'h2E22;
defparam \ram|sfr|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \ram|sfr|Selector3~3 (
// Equation(s):
// \ram|sfr|Selector3~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector3~2_combout ) # ((\ram|address [4] & !\ram|sfr|Selector3~0_combout ))))

	.dataa(\ram|sfr|p0_out_en~1_combout ),
	.datab(\ram|address [4]),
	.datac(\ram|sfr|Selector3~2_combout ),
	.datad(\ram|sfr|Selector3~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector3~3 .lut_mask = 16'hA0A8;
defparam \ram|sfr|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \ram|sfr|q[4] (
// Equation(s):
// \ram|sfr|q [4] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector3~3_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [4]))

	.dataa(\ram|sfr|q [4]),
	.datab(gnd),
	.datac(\ram|sfr|Selector3~3_combout ),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [4]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[4] .lut_mask = 16'hF0AA;
defparam \ram|sfr|q[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\core|xdata_wr_en~0_combout ),
	.portare(\core|xdata_rd_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core|same_byte[6]~1_combout ,\core|same_byte[4]~3_combout }),
	.portaaddr({\ram|address [11],\ram|address [10],\ram|address [9],\ram|address [8],\ram|address [7],\ram|address [6],\ram|address [5],\ram|address [4],\ram|address [3],\ram|address [2],\ram|address [1],\ram|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|xdata|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated|ALTSYNCRAM";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \ram|rd_data[4]~6 (
// Equation(s):
// \ram|rd_data[4]~6_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & (\ram|sfr|q [4])) # (!\ram|sfr_rd_en~0_combout  & ((\ram|xdata|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\ram|sfr|q [4]),
	.datab(\ram|xdata|altsyncram_component|auto_generated|q_a [4]),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|main_rd_en~combout ),
	.cin(gnd),
	.combout(\ram|rd_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[4]~6 .lut_mask = 16'h00AC;
defparam \ram|rd_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \ram|rd_data[4]~7 (
// Equation(s):
// \ram|rd_data[4]~7_combout  = (\ram|rd_data[4]~6_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [4] & \ram|main_rd_en~combout ))

	.dataa(\ram|data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ram|main_rd_en~combout ),
	.datac(gnd),
	.datad(\ram|rd_data[4]~6_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[4]~7 .lut_mask = 16'hFF88;
defparam \ram|rd_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \ram|rd_data[4] (
// Equation(s):
// \ram|rd_data [4] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data [4])) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data[4]~7_combout )))

	.dataa(gnd),
	.datab(\ram|rd_data [4]),
	.datac(\ram|address[0]~4clkctrl_outclk ),
	.datad(\ram|rd_data[4]~7_combout ),
	.cin(gnd),
	.combout(\ram|rd_data [4]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[4] .lut_mask = 16'hCFC0;
defparam \ram|rd_data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \core|ram_rd_data_0[4]~19 (
// Equation(s):
// \core|ram_rd_data_0[4]~19_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|sp [4]) # ((\core|ram_rd_data_0[7]~3_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & (((!\core|ram_rd_data_0[7]~3_combout  & \ram|rd_data [4]))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\core|sp [4]),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\ram|rd_data [4]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[4]~19 .lut_mask = 16'hADA8;
defparam \core|ram_rd_data_0[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \core|ram_rd_data_0[4]~20 (
// Equation(s):
// \core|ram_rd_data_0[4]~20_combout  = (\core|ram_rd_data_0[7]~3_combout  & ((\core|ram_rd_data_0[4]~19_combout  & ((\core|dp [4]))) # (!\core|ram_rd_data_0[4]~19_combout  & (\core|b [4])))) # (!\core|ram_rd_data_0[7]~3_combout  & 
// (((\core|ram_rd_data_0[4]~19_combout ))))

	.dataa(\core|b [4]),
	.datab(\core|dp [4]),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\core|ram_rd_data_0[4]~19_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[4]~20 .lut_mask = 16'hCFA0;
defparam \core|ram_rd_data_0[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \core|ram_rd_data_0[4]~21 (
// Equation(s):
// \core|ram_rd_data_0[4]~21_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|psw_rs1~q ) # ((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & (((\core|ram_rd_data_0[4]~20_combout  & !\core|ram_rd_data_0[7]~1_combout ))))

	.dataa(\core|ram_rd_data_0[7]~0_combout ),
	.datab(\core|psw_rs1~q ),
	.datac(\core|ram_rd_data_0[4]~20_combout ),
	.datad(\core|ram_rd_data_0[7]~1_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[4]~21 .lut_mask = 16'hAAD8;
defparam \core|ram_rd_data_0[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \core|ram_rd_data_0[4]~22 (
// Equation(s):
// \core|ram_rd_data_0[4]~22_combout  = (\core|ram_rd_data_0[4]~21_combout  & (((\core|acc [4]) # (!\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[4]~21_combout  & (\core|dp [12] & ((\core|ram_rd_data_0[7]~1_combout ))))

	.dataa(\core|dp [12]),
	.datab(\core|acc [4]),
	.datac(\core|ram_rd_data_0[4]~21_combout ),
	.datad(\core|ram_rd_data_0[7]~1_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[4]~22 .lut_mask = 16'hCAF0;
defparam \core|ram_rd_data_0[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \core|ram_rd_data_0[4]~23 (
// Equation(s):
// \core|ram_rd_data_0[4]~23_combout  = (\core|same_flag~q  & (\core|same_byte [4])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[4]~22_combout )))

	.dataa(gnd),
	.datab(\core|same_flag~q ),
	.datac(\core|same_byte [4]),
	.datad(\core|ram_rd_data_0[4]~22_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[4]~23 .lut_mask = 16'hF3C0;
defparam \core|ram_rd_data_0[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \core|add_a[4]~4 (
// Equation(s):
// \core|add_a[4]~4_combout  = (\core|always15~2_combout  & (!\core|always15~3_combout  & ((\core|ram_rd_data_0[4]~23_combout )))) # (!\core|always15~2_combout  & (((\core|acc [4]))))

	.dataa(\core|always15~3_combout ),
	.datab(\core|acc [4]),
	.datac(\core|ram_rd_data_0[4]~23_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[4]~4 .lut_mask = 16'h50CC;
defparam \core|add_a[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneive_lcell_comb \core|Add8~0 (
// Equation(s):
// \core|Add8~0_combout  = (\core|always16~5_combout  & (\core|Equal277~56_combout  & (\rom|altsyncram_component|auto_generated|q_a [4] & !\core|pipeline1_cmd[6]~3_combout )))

	.dataa(\core|always16~5_combout ),
	.datab(\core|Equal277~56_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\core|pipeline1_cmd[6]~3_combout ),
	.cin(gnd),
	.combout(\core|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~0 .lut_mask = 16'h0080;
defparam \core|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneive_lcell_comb \core|Add8~1 (
// Equation(s):
// \core|Add8~1_combout  = (\core|always16~4_combout  & (((\core|ram_rd_data_0[4]~23_combout  & !\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & ((\core|Add8~0_combout ) # ((\core|sub_flag~0_combout ))))

	.dataa(\core|always16~4_combout ),
	.datab(\core|Add8~0_combout ),
	.datac(\core|ram_rd_data_0[4]~23_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~1 .lut_mask = 16'h55E4;
defparam \core|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneive_lcell_comb \core|Add8~2 (
// Equation(s):
// \core|Add8~2_combout  = (\core|Add4~0_combout  & ((\core|Add8~1_combout  & (!\rom|altsyncram_component|auto_generated|q_a [4])) # (!\core|Add8~1_combout  & ((!\core|ram_rd_data_0[4]~23_combout ))))) # (!\core|Add4~0_combout  & (((\core|Add8~1_combout ))))

	.dataa(\core|Add4~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|ram_rd_data_0[4]~23_combout ),
	.datad(\core|Add8~1_combout ),
	.cin(gnd),
	.combout(\core|Add8~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~2 .lut_mask = 16'h770A;
defparam \core|Add8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneive_lcell_comb \core|Add4~21 (
// Equation(s):
// \core|Add4~21_combout  = ((\core|add_a[3]~3_combout  $ (\core|Add4~20_combout  $ (!\core|Add4~17 )))) # (GND)
// \core|Add4~22  = CARRY((\core|add_a[3]~3_combout  & ((\core|Add4~20_combout ) # (!\core|Add4~17 ))) # (!\core|add_a[3]~3_combout  & (\core|Add4~20_combout  & !\core|Add4~17 )))

	.dataa(\core|add_a[3]~3_combout ),
	.datab(\core|Add4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add4~17 ),
	.combout(\core|Add4~21_combout ),
	.cout(\core|Add4~22 ));
// synopsys translate_off
defparam \core|Add4~21 .lut_mask = 16'h698E;
defparam \core|Add4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneive_lcell_comb \core|Add4~23 (
// Equation(s):
// \core|Add4~23_combout  = \core|Add4~22  $ (((\core|always18~1_combout  & !\core|always18~2_combout )))

	.dataa(gnd),
	.datab(\core|always18~1_combout ),
	.datac(gnd),
	.datad(\core|always18~2_combout ),
	.cin(\core|Add4~22 ),
	.combout(\core|Add4~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~23 .lut_mask = 16'hF03C;
defparam \core|Add4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneive_lcell_comb \core|Add8~4 (
// Equation(s):
// \core|Add8~4_cout  = CARRY(\core|sub_flag~0_combout  $ (\core|Add4~23_combout ))

	.dataa(\core|sub_flag~0_combout ),
	.datab(\core|Add4~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|Add8~4_cout ));
// synopsys translate_off
defparam \core|Add8~4 .lut_mask = 16'h0066;
defparam \core|Add8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneive_lcell_comb \core|Add8~5 (
// Equation(s):
// \core|Add8~5_combout  = (\core|add_a[4]~4_combout  & ((\core|Add8~2_combout  & (\core|Add8~4_cout  & VCC)) # (!\core|Add8~2_combout  & (!\core|Add8~4_cout )))) # (!\core|add_a[4]~4_combout  & ((\core|Add8~2_combout  & (!\core|Add8~4_cout )) # 
// (!\core|Add8~2_combout  & ((\core|Add8~4_cout ) # (GND)))))
// \core|Add8~6  = CARRY((\core|add_a[4]~4_combout  & (!\core|Add8~2_combout  & !\core|Add8~4_cout )) # (!\core|add_a[4]~4_combout  & ((!\core|Add8~4_cout ) # (!\core|Add8~2_combout ))))

	.dataa(\core|add_a[4]~4_combout ),
	.datab(\core|Add8~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add8~4_cout ),
	.combout(\core|Add8~5_combout ),
	.cout(\core|Add8~6 ));
// synopsys translate_off
defparam \core|Add8~5 .lut_mask = 16'h9617;
defparam \core|Add8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneive_lcell_comb \core|acc_and~8 (
// Equation(s):
// \core|acc_and~8_combout  = (\core|Equal213~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [4])) # (!\core|Equal213~1_combout  & ((\core|acc [4])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|acc [4]),
	.datad(\core|Equal213~1_combout ),
	.cin(gnd),
	.combout(\core|acc_and~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~8 .lut_mask = 16'hCCF0;
defparam \core|acc_and~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneive_lcell_comb \core|acc_and[4]~9 (
// Equation(s):
// \core|acc_and[4]~9_combout  = (\core|acc_and~8_combout  & ((\core|Equal277~59_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]))) # (!\core|Equal277~59_combout  & (\core|ram_rd_data_0[4]~23_combout ))))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\core|Equal277~59_combout ),
	.datac(\core|acc_and~8_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\core|acc_and[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[4]~9 .lut_mask = 16'hE020;
defparam \core|acc_and[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \core|acc_or[4]~20 (
// Equation(s):
// \core|acc_or[4]~20_combout  = (\core|acc [4] & (((\core|ram_rd_data_0[4]~23_combout  & !\core|Equal277~60_combout )) # (!\core|Equal215~2_combout ))) # (!\core|acc [4] & (\core|ram_rd_data_0[4]~23_combout  & (!\core|Equal277~60_combout )))

	.dataa(\core|acc [4]),
	.datab(\core|ram_rd_data_0[4]~23_combout ),
	.datac(\core|Equal277~60_combout ),
	.datad(\core|Equal215~2_combout ),
	.cin(gnd),
	.combout(\core|acc_or[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[4]~20 .lut_mask = 16'h0CAE;
defparam \core|acc_or[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \core|acc_or[4]~28 (
// Equation(s):
// \core|acc_or[4]~28_combout  = (\core|acc_or[4]~20_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [4] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|acc_or[4]~20_combout ),
	.datac(\core|Equal277~60_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\core|acc_or[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[4]~28 .lut_mask = 16'hFECC;
defparam \core|acc_or[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N14
cycloneive_lcell_comb \core|acc_xor~4 (
// Equation(s):
// \core|acc_xor~4_combout  = (\core|Equal277~80_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]))) # (!\core|Equal277~80_combout  & (\core|ram_rd_data_0[4]~23_combout ))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|Equal277~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|acc_xor~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~4 .lut_mask = 16'hCACA;
defparam \core|acc_xor~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N0
cycloneive_lcell_comb \core|acc_xor[4] (
// Equation(s):
// \core|acc_xor [4] = \core|acc_xor~4_combout  $ (((\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]))) # (!\core|Equal217~1_combout  & (\core|acc [4]))))

	.dataa(\core|acc [4]),
	.datab(\core|Equal217~1_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\core|acc_xor~4_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [4]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[4] .lut_mask = 16'h1DE2;
defparam \core|acc_xor[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~71 (
// Equation(s):
// \core|ram_wr_data_buf~71_combout  = (\core|ram_wr_data_buf~20_combout  & ((\core|acc_xor [4]) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[4]~28_combout )))) # (!\core|ram_wr_data_buf~20_combout  & (\core|ram_wr_data_buf~98_combout  & 
// (\core|acc_or[4]~28_combout )))

	.dataa(\core|ram_wr_data_buf~20_combout ),
	.datab(\core|ram_wr_data_buf~98_combout ),
	.datac(\core|acc_or[4]~28_combout ),
	.datad(\core|acc_xor [4]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~71_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~71 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N30
cycloneive_lcell_comb \core|ram_wr_data_buf~104 (
// Equation(s):
// \core|ram_wr_data_buf~104_combout  = (\core|ram_wr_data_buf~71_combout ) # ((\core|acc [4] & (\core|data_wr_en_buf~0_combout  & \core|always12~3_combout )))

	.dataa(\core|acc [4]),
	.datab(\core|data_wr_en_buf~0_combout ),
	.datac(\core|always12~3_combout ),
	.datad(\core|ram_wr_data_buf~71_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~104_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~104 .lut_mask = 16'hFF80;
defparam \core|ram_wr_data_buf~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \core|ram_wr_data_buf~23 (
// Equation(s):
// \core|ram_wr_data_buf~23_combout  = (!\core|always12~3_combout  & \core|data_wr_en_buf~0_combout )

	.dataa(gnd),
	.datab(\core|always12~3_combout ),
	.datac(gnd),
	.datad(\core|data_wr_en_buf~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~23 .lut_mask = 16'h3300;
defparam \core|ram_wr_data_buf~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneive_lcell_comb \core|ram_wr_data_buf~67 (
// Equation(s):
// \core|ram_wr_data_buf~67_combout  = (\core|always12~4_combout ) # ((!\core|Equal225~0_combout  & !\core|always12~6_combout ))

	.dataa(gnd),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|always12~4_combout ),
	.datad(\core|always12~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~67 .lut_mask = 16'hF0F3;
defparam \core|ram_wr_data_buf~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \core|ram_wr_data_buf~68 (
// Equation(s):
// \core|ram_wr_data_buf~68_combout  = (\core|always12~6_combout  & (!\core|Equal223~3_combout  & (!\core|Equal218~0_combout  & \core|data_wr_en_buf~10_combout )))

	.dataa(\core|always12~6_combout ),
	.datab(\core|Equal223~3_combout ),
	.datac(\core|Equal218~0_combout ),
	.datad(\core|data_wr_en_buf~10_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~68 .lut_mask = 16'h0200;
defparam \core|ram_wr_data_buf~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \core|ram_wr_data_buf~69 (
// Equation(s):
// \core|ram_wr_data_buf~69_combout  = (\rom|altsyncram_component|auto_generated|q_a [4] & ((\core|ram_wr_data_buf~68_combout ) # ((\core|ram_wr_data_buf~67_combout  & \core|ram_rd_data_0[4]~23_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a 
// [4] & (\core|ram_wr_data_buf~67_combout  & ((\core|ram_rd_data_0[4]~23_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\core|ram_wr_data_buf~67_combout ),
	.datac(\core|ram_wr_data_buf~68_combout ),
	.datad(\core|ram_rd_data_0[4]~23_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~69 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneive_lcell_comb \core|ram_wr_data_buf~103 (
// Equation(s):
// \core|ram_wr_data_buf~103_combout  = (!\core|always12~6_combout  & ((\core|Equal84~2_combout ) # (!\core|ram_wr_data_bit_operate~1_combout )))

	.dataa(\core|Equal84~2_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_data_bit_operate~1_combout ),
	.datad(\core|always12~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~103_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~103 .lut_mask = 16'h00AF;
defparam \core|ram_wr_data_buf~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \core|Decoder0~4 (
// Equation(s):
// \core|Decoder0~4_combout  = (\core|pipeline1 [2] & (\core|ram_wr_data_bit_operate~2_combout  & (!\core|pipeline1 [1] & !\core|pipeline1 [0])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~4 .lut_mask = 16'h0008;
defparam \core|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \core|ram_wr_data_buf~65 (
// Equation(s):
// \core|ram_wr_data_buf~65_combout  = (\core|Decoder0~4_combout  & (\core|Equal225~0_combout  & ((\core|ram_wr_data_buf~29_combout )))) # (!\core|Decoder0~4_combout  & (((\core|ram_rd_data_0[4]~23_combout ))))

	.dataa(\core|Equal225~0_combout ),
	.datab(\core|ram_rd_data_0[4]~23_combout ),
	.datac(\core|Decoder0~4_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~65 .lut_mask = 16'hAC0C;
defparam \core|ram_wr_data_buf~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \core|ram_wr_data_buf~66 (
// Equation(s):
// \core|ram_wr_data_buf~66_combout  = (\core|ram_wr_data_buf~103_combout  & ((\core|ram_wr_data_buf~65_combout ) # ((\core|ram_wr_data_buf~32_combout  & \core|pc [4])))) # (!\core|ram_wr_data_buf~103_combout  & (\core|ram_wr_data_buf~32_combout  & (\core|pc 
// [4])))

	.dataa(\core|ram_wr_data_buf~103_combout ),
	.datab(\core|ram_wr_data_buf~32_combout ),
	.datac(\core|pc [4]),
	.datad(\core|ram_wr_data_buf~65_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~66 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \core|ram_wr_data_buf~27 (
// Equation(s):
// \core|ram_wr_data_buf~27_combout  = (!\core|always12~7_combout  & (!\core|Equal94~12_combout  & \core|ram_wr_data_buf~24_combout ))

	.dataa(\core|always12~7_combout ),
	.datab(gnd),
	.datac(\core|Equal94~12_combout ),
	.datad(\core|ram_wr_data_buf~24_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~27 .lut_mask = 16'h0500;
defparam \core|ram_wr_data_buf~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \core|rom_addr[13]~32 (
// Equation(s):
// \core|rom_addr[13]~32_combout  = (!\core|rom_addr[13]~19_combout  & ((\core|Equal99~12_combout ) # (!\core|always5~22_combout )))

	.dataa(\core|Equal99~12_combout ),
	.datab(gnd),
	.datac(\core|rom_addr[13]~19_combout ),
	.datad(\core|always5~22_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~32 .lut_mask = 16'h0A0F;
defparam \core|rom_addr[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \core|rom_addr[13]~33 (
// Equation(s):
// \core|rom_addr[13]~33_combout  = (\core|Equal94~12_combout ) # ((\core|rom_addr[13]~32_combout ) # ((!\core|sp[1]~10_combout  & !\core|always5~25_combout )))

	.dataa(\core|Equal94~12_combout ),
	.datab(\core|sp[1]~10_combout ),
	.datac(\core|always5~25_combout ),
	.datad(\core|rom_addr[13]~32_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~33 .lut_mask = 16'hFFAB;
defparam \core|rom_addr[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \core|rom_addr[13]~0 (
// Equation(s):
// \core|rom_addr[13]~0_combout  = (!\core|Equal94~12_combout  & ((!\core|always5~24_combout ) # (!\core|always5~23_combout )))

	.dataa(gnd),
	.datab(\core|Equal94~12_combout ),
	.datac(\core|always5~23_combout ),
	.datad(\core|always5~24_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~0 .lut_mask = 16'h0333;
defparam \core|rom_addr[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \core|rom_addr[13]~31 (
// Equation(s):
// \core|rom_addr[13]~31_combout  = ((!\core|rom_addr[13]~19_combout  & ((\core|Equal99~12_combout ) # (!\core|always5~22_combout )))) # (!\core|rom_addr[13]~0_combout )

	.dataa(\core|rom_addr[13]~0_combout ),
	.datab(\core|rom_addr[13]~19_combout ),
	.datac(\core|Equal99~12_combout ),
	.datad(\core|always5~22_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~31 .lut_mask = 16'h7577;
defparam \core|rom_addr[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \core|rom_code_base[12]~28 (
// Equation(s):
// \core|rom_code_base[12]~28_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [12]))) # (!\core|rom_code_base~32_combout  & (\core|dp [12]))

	.dataa(gnd),
	.datab(\core|dp [12]),
	.datac(\core|rom_code_base~32_combout ),
	.datad(\core|pc [12]),
	.cin(gnd),
	.combout(\core|rom_code_base[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[12]~28 .lut_mask = 16'hFC0C;
defparam \core|rom_code_base[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \core|rom_addr[10]~28 (
// Equation(s):
// \core|rom_addr[10]~28_combout  = (\core|rom_addr[13]~19_combout  & ((\core|ram_rd_data_1 [2]) # ((\core|rom_addr[8]~20_combout )))) # (!\core|rom_addr[13]~19_combout  & (((\core|pc [10] & !\core|rom_addr[8]~20_combout ))))

	.dataa(\core|ram_rd_data_1 [2]),
	.datab(\core|pc [10]),
	.datac(\core|rom_addr[13]~19_combout ),
	.datad(\core|rom_addr[8]~20_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[10]~28 .lut_mask = 16'hF0AC;
defparam \core|rom_addr[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
cycloneive_lcell_comb \core|rom_code_addr[10]~20 (
// Equation(s):
// \core|rom_code_addr[10]~20_combout  = ((\core|rom_code_base[10]~26_combout  $ (\core|rom_code_rel[15]~12_combout  $ (!\core|rom_code_addr[9]~19 )))) # (GND)
// \core|rom_code_addr[10]~21  = CARRY((\core|rom_code_base[10]~26_combout  & ((\core|rom_code_rel[15]~12_combout ) # (!\core|rom_code_addr[9]~19 ))) # (!\core|rom_code_base[10]~26_combout  & (\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[9]~19 
// )))

	.dataa(\core|rom_code_base[10]~26_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[9]~19 ),
	.combout(\core|rom_code_addr[10]~20_combout ),
	.cout(\core|rom_code_addr[10]~21 ));
// synopsys translate_off
defparam \core|rom_code_addr[10]~20 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \core|rom_addr[10]~29 (
// Equation(s):
// \core|rom_addr[10]~29_combout  = (\core|rom_addr[8]~20_combout  & ((\core|rom_addr[10]~28_combout  & (\core|pipeline1 [2])) # (!\core|rom_addr[10]~28_combout  & ((\core|rom_code_addr[10]~20_combout ))))) # (!\core|rom_addr[8]~20_combout  & 
// (((\core|rom_addr[10]~28_combout ))))

	.dataa(\core|rom_addr[8]~20_combout ),
	.datab(\core|pipeline1 [2]),
	.datac(\core|rom_addr[10]~28_combout ),
	.datad(\core|rom_code_addr[10]~20_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[10]~29 .lut_mask = 16'hDAD0;
defparam \core|rom_addr[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \core|rom_addr[10]~30 (
// Equation(s):
// \core|rom_addr[10]~30_combout  = (\core|rom_addr[8]~23_combout  & (\core|pipeline1 [7])) # (!\core|rom_addr[8]~23_combout  & ((\core|rom_addr[10]~29_combout )))

	.dataa(\core|rom_addr[8]~23_combout ),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|rom_addr[10]~29_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[10]~30 .lut_mask = 16'hDD88;
defparam \core|rom_addr[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \core|pc_add1[10]~20 (
// Equation(s):
// \core|pc_add1[10]~20_combout  = (\core|rom_addr[10]~30_combout  & (\core|pc_add1[9]~19  $ (GND))) # (!\core|rom_addr[10]~30_combout  & (!\core|pc_add1[9]~19  & VCC))
// \core|pc_add1[10]~21  = CARRY((\core|rom_addr[10]~30_combout  & !\core|pc_add1[9]~19 ))

	.dataa(\core|rom_addr[10]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[9]~19 ),
	.combout(\core|pc_add1[10]~20_combout ),
	.cout(\core|pc_add1[10]~21 ));
// synopsys translate_off
defparam \core|pc_add1[10]~20 .lut_mask = 16'hA50A;
defparam \core|pc_add1[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N21
dffeas \core|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[10]~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[10] .is_wysiwyg = "true";
defparam \core|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \core|rom_code_base[10]~26 (
// Equation(s):
// \core|rom_code_base[10]~26_combout  = (\core|rom_code_base~32_combout  & (\core|pc [10])) # (!\core|rom_code_base~32_combout  & ((\core|dp [10])))

	.dataa(\core|pc [10]),
	.datab(gnd),
	.datac(\core|dp [10]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[10]~26 .lut_mask = 16'hAAF0;
defparam \core|rom_code_base[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneive_lcell_comb \core|rom_code_addr[11]~22 (
// Equation(s):
// \core|rom_code_addr[11]~22_combout  = (\core|rom_code_base[11]~27_combout  & ((\core|rom_code_rel[15]~12_combout  & (\core|rom_code_addr[10]~21  & VCC)) # (!\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[10]~21 )))) # 
// (!\core|rom_code_base[11]~27_combout  & ((\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[10]~21 )) # (!\core|rom_code_rel[15]~12_combout  & ((\core|rom_code_addr[10]~21 ) # (GND)))))
// \core|rom_code_addr[11]~23  = CARRY((\core|rom_code_base[11]~27_combout  & (!\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[10]~21 )) # (!\core|rom_code_base[11]~27_combout  & ((!\core|rom_code_addr[10]~21 ) # 
// (!\core|rom_code_rel[15]~12_combout ))))

	.dataa(\core|rom_code_base[11]~27_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[10]~21 ),
	.combout(\core|rom_code_addr[11]~22_combout ),
	.cout(\core|rom_code_addr[11]~23 ));
// synopsys translate_off
defparam \core|rom_code_addr[11]~22 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \core|rom_addr[11]~34 (
// Equation(s):
// \core|rom_addr[11]~34_combout  = (\core|rom_addr[13]~33_combout  & ((\core|ram_rd_data_1 [3]) # ((\core|rom_addr[13]~31_combout )))) # (!\core|rom_addr[13]~33_combout  & (((!\core|rom_addr[13]~31_combout  & \core|rom_code_addr[11]~22_combout ))))

	.dataa(\core|ram_rd_data_1 [3]),
	.datab(\core|rom_addr[13]~33_combout ),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_code_addr[11]~22_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[11]~34 .lut_mask = 16'hCBC8;
defparam \core|rom_addr[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \core|rom_addr[11]~35 (
// Equation(s):
// \core|rom_addr[11]~35_combout  = (\core|rom_addr[13]~31_combout  & ((\core|rom_addr[11]~34_combout  & (\core|pc [11])) # (!\core|rom_addr[11]~34_combout  & ((\core|pipeline1 [3]))))) # (!\core|rom_addr[13]~31_combout  & (((\core|rom_addr[11]~34_combout 
// ))))

	.dataa(\core|pc [11]),
	.datab(\core|pipeline1 [3]),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_addr[11]~34_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[11]~35 .lut_mask = 16'hAFC0;
defparam \core|rom_addr[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \core|pc_add1[11]~22 (
// Equation(s):
// \core|pc_add1[11]~22_combout  = (\core|rom_addr[11]~35_combout  & (!\core|pc_add1[10]~21 )) # (!\core|rom_addr[11]~35_combout  & ((\core|pc_add1[10]~21 ) # (GND)))
// \core|pc_add1[11]~23  = CARRY((!\core|pc_add1[10]~21 ) # (!\core|rom_addr[11]~35_combout ))

	.dataa(gnd),
	.datab(\core|rom_addr[11]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[10]~21 ),
	.combout(\core|pc_add1[11]~22_combout ),
	.cout(\core|pc_add1[11]~23 ));
// synopsys translate_off
defparam \core|pc_add1[11]~22 .lut_mask = 16'h3C3F;
defparam \core|pc_add1[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \core|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[11]~22_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[11] .is_wysiwyg = "true";
defparam \core|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \core|rom_code_base[11]~27 (
// Equation(s):
// \core|rom_code_base[11]~27_combout  = (\core|rom_code_base~32_combout  & (\core|pc [11])) # (!\core|rom_code_base~32_combout  & ((\core|dp [11])))

	.dataa(\core|pc [11]),
	.datab(gnd),
	.datac(\core|rom_code_base~32_combout ),
	.datad(\core|dp [11]),
	.cin(gnd),
	.combout(\core|rom_code_base[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[11]~27 .lut_mask = 16'hAFA0;
defparam \core|rom_code_base[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneive_lcell_comb \core|rom_code_addr[12]~24 (
// Equation(s):
// \core|rom_code_addr[12]~24_combout  = ((\core|rom_code_base[12]~28_combout  $ (\core|rom_code_rel[15]~12_combout  $ (!\core|rom_code_addr[11]~23 )))) # (GND)
// \core|rom_code_addr[12]~25  = CARRY((\core|rom_code_base[12]~28_combout  & ((\core|rom_code_rel[15]~12_combout ) # (!\core|rom_code_addr[11]~23 ))) # (!\core|rom_code_base[12]~28_combout  & (\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[11]~23 
// )))

	.dataa(\core|rom_code_base[12]~28_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[11]~23 ),
	.combout(\core|rom_code_addr[12]~24_combout ),
	.cout(\core|rom_code_addr[12]~25 ));
// synopsys translate_off
defparam \core|rom_code_addr[12]~24 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \core|rom_addr[12]~36 (
// Equation(s):
// \core|rom_addr[12]~36_combout  = (\core|rom_addr[13]~33_combout  & (((\core|rom_addr[13]~31_combout )))) # (!\core|rom_addr[13]~33_combout  & ((\core|rom_addr[13]~31_combout  & (\core|pipeline1 [4])) # (!\core|rom_addr[13]~31_combout  & 
// ((\core|rom_code_addr[12]~24_combout )))))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|rom_addr[13]~33_combout ),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_code_addr[12]~24_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[12]~36 .lut_mask = 16'hE3E0;
defparam \core|rom_addr[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \core|rom_addr[12]~37 (
// Equation(s):
// \core|rom_addr[12]~37_combout  = (\core|rom_addr[12]~36_combout  & ((\core|pc [12]) # ((!\core|rom_addr[13]~33_combout )))) # (!\core|rom_addr[12]~36_combout  & (((\core|ram_rd_data_1 [4] & \core|rom_addr[13]~33_combout ))))

	.dataa(\core|rom_addr[12]~36_combout ),
	.datab(\core|pc [12]),
	.datac(\core|ram_rd_data_1 [4]),
	.datad(\core|rom_addr[13]~33_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[12]~37 .lut_mask = 16'hD8AA;
defparam \core|rom_addr[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \core|pc_add1[12]~24 (
// Equation(s):
// \core|pc_add1[12]~24_combout  = (\core|rom_addr[12]~37_combout  & (\core|pc_add1[11]~23  $ (GND))) # (!\core|rom_addr[12]~37_combout  & (!\core|pc_add1[11]~23  & VCC))
// \core|pc_add1[12]~25  = CARRY((\core|rom_addr[12]~37_combout  & !\core|pc_add1[11]~23 ))

	.dataa(\core|rom_addr[12]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[11]~23 ),
	.combout(\core|pc_add1[12]~24_combout ),
	.cout(\core|pc_add1[12]~25 ));
// synopsys translate_off
defparam \core|pc_add1[12]~24 .lut_mask = 16'hA50A;
defparam \core|pc_add1[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \core|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[12]~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[12] .is_wysiwyg = "true";
defparam \core|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~64 (
// Equation(s):
// \core|ram_wr_data_buf~64_combout  = (\core|ram_wr_data_buf~27_combout  & ((\core|pc [12]) # ((\core|pc_add1[4]~8_combout  & \core|ram_wr_data_buf~26_combout )))) # (!\core|ram_wr_data_buf~27_combout  & (((\core|pc_add1[4]~8_combout  & 
// \core|ram_wr_data_buf~26_combout ))))

	.dataa(\core|ram_wr_data_buf~27_combout ),
	.datab(\core|pc [12]),
	.datac(\core|pc_add1[4]~8_combout ),
	.datad(\core|ram_wr_data_buf~26_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~64 .lut_mask = 16'hF888;
defparam \core|ram_wr_data_buf~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \core|ram_wr_data_buf~70 (
// Equation(s):
// \core|ram_wr_data_buf~70_combout  = (\core|ram_wr_data_buf~23_combout  & ((\core|ram_wr_data_buf~69_combout ) # ((\core|ram_wr_data_buf~66_combout ) # (\core|ram_wr_data_buf~64_combout ))))

	.dataa(\core|ram_wr_data_buf~23_combout ),
	.datab(\core|ram_wr_data_buf~69_combout ),
	.datac(\core|ram_wr_data_buf~66_combout ),
	.datad(\core|ram_wr_data_buf~64_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~70_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~70 .lut_mask = 16'hAAA8;
defparam \core|ram_wr_data_buf~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~72 (
// Equation(s):
// \core|ram_wr_data_buf~72_combout  = (\core|ram_wr_data_buf~104_combout ) # ((\core|ram_wr_data_buf~70_combout ) # ((\core|acc_and[4]~9_combout  & !\core|always12~1_combout )))

	.dataa(\core|acc_and[4]~9_combout ),
	.datab(\core|always12~1_combout ),
	.datac(\core|ram_wr_data_buf~104_combout ),
	.datad(\core|ram_wr_data_buf~70_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~72_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~72 .lut_mask = 16'hFFF2;
defparam \core|ram_wr_data_buf~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \core|same_byte[4]~3 (
// Equation(s):
// \core|same_byte[4]~3_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~72_combout ))) # (!\core|always15~3_combout  & (\core|Add8~5_combout ))

	.dataa(\core|Add8~5_combout ),
	.datab(\core|always15~3_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~72_combout ),
	.cin(gnd),
	.combout(\core|same_byte[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[4]~3 .lut_mask = 16'hEE22;
defparam \core|same_byte[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \core|sp[4] (
	.clk(\clk~input_o ),
	.d(\core|sp[4]~21_combout ),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[4] .is_wysiwyg = "true";
defparam \core|sp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \core|sp[5] (
	.clk(\clk~input_o ),
	.d(\core|sp[5]~23_combout ),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[5] .is_wysiwyg = "true";
defparam \core|sp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~34 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~34_combout  = (\core|always6~63_combout ) # ((\core|always6~62_combout  & (\core|Add25~10_combout  & \core|Equal137~0_combout )))

	.dataa(\core|always6~62_combout ),
	.datab(\core|Add25~10_combout ),
	.datac(\core|Equal137~0_combout ),
	.datad(\core|always6~63_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~34 .lut_mask = 16'hFF80;
defparam \core|ram_rd_addr_buf[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~35 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~35_combout  = (\core|ram_rd_addr_buf[5]~27_combout  & (((\core|dp [5]) # (\core|ram_rd_addr_buf[5]~28_combout )))) # (!\core|ram_rd_addr_buf[5]~27_combout  & (\core|ram_rd_addr_buf[5]~34_combout  & 
// ((!\core|ram_rd_addr_buf[5]~28_combout ))))

	.dataa(\core|ram_rd_addr_buf[5]~34_combout ),
	.datab(\core|dp [5]),
	.datac(\core|ram_rd_addr_buf[5]~27_combout ),
	.datad(\core|ram_rd_addr_buf[5]~28_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~35 .lut_mask = 16'hF0CA;
defparam \core|ram_rd_addr_buf[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~36 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~36_combout  = (\core|ram_rd_addr_buf[5]~28_combout  & ((\core|ram_rd_addr_buf[5]~35_combout  & (\core|ram_rd_data_0[5]~13_combout )) # (!\core|ram_rd_addr_buf[5]~35_combout  & ((\core|sp [5]))))) # 
// (!\core|ram_rd_addr_buf[5]~28_combout  & (((\core|ram_rd_addr_buf[5]~35_combout ))))

	.dataa(\core|ram_rd_data_0[5]~13_combout ),
	.datab(\core|ram_rd_addr_buf[5]~28_combout ),
	.datac(\core|ram_rd_addr_buf[5]~35_combout ),
	.datad(\core|sp [5]),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~36 .lut_mask = 16'hBCB0;
defparam \core|ram_rd_addr_buf[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~37 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~37_combout  = (\core|ram_rd_addr_buf[5]~26_combout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\core|ram_rd_addr_buf[5]~26_combout  & (((!\core|data_rd_en_buf~8_combout  & \core|ram_rd_addr_buf[5]~36_combout ))))

	.dataa(\core|ram_rd_addr_buf[5]~26_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|data_rd_en_buf~8_combout ),
	.datad(\core|ram_rd_addr_buf[5]~36_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~37 .lut_mask = 16'h8D88;
defparam \core|ram_rd_addr_buf[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \core|ram_rd_addr_buf[5]~38 (
// Equation(s):
// \core|ram_rd_addr_buf[5]~38_combout  = (!\core|always6~60_combout  & (\rst~input_o  & \core|ram_rd_addr_buf[5]~37_combout ))

	.dataa(gnd),
	.datab(\core|always6~60_combout ),
	.datac(\rst~input_o ),
	.datad(\core|ram_rd_addr_buf[5]~37_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_addr_buf[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_addr_buf[5]~38 .lut_mask = 16'h3000;
defparam \core|ram_rd_addr_buf[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneive_lcell_comb \core|always10~3 (
// Equation(s):
// \core|always10~3_combout  = (!\core|ram_rd_addr_buf[5]~38_combout  & (\core|ram_rd_addr_buf[4]~66_combout  & (\core|always10~0_combout  & \core|always10~1_combout )))

	.dataa(\core|ram_rd_addr_buf[5]~38_combout ),
	.datab(\core|ram_rd_addr_buf[4]~66_combout ),
	.datac(\core|always10~0_combout ),
	.datad(\core|always10~1_combout ),
	.cin(gnd),
	.combout(\core|always10~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~3 .lut_mask = 16'h4000;
defparam \core|always10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N1
dffeas \core|same_byte[6] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[6]~1_combout ),
	.asdata(\core|always10~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[6] .is_wysiwyg = "true";
defparam \core|same_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \core|Add24~26 (
// Equation(s):
// \core|Add24~26_combout  = (\core|dp [13] & (!\core|Add24~25 )) # (!\core|dp [13] & ((\core|Add24~25 ) # (GND)))
// \core|Add24~27  = CARRY((!\core|Add24~25 ) # (!\core|dp [13]))

	.dataa(gnd),
	.datab(\core|dp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~25 ),
	.combout(\core|Add24~26_combout ),
	.cout(\core|Add24~27 ));
// synopsys translate_off
defparam \core|Add24~26 .lut_mask = 16'h3C3F;
defparam \core|Add24~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \core|Add24~28 (
// Equation(s):
// \core|Add24~28_combout  = (\core|dp [14] & (\core|Add24~27  $ (GND))) # (!\core|dp [14] & (!\core|Add24~27  & VCC))
// \core|Add24~29  = CARRY((\core|dp [14] & !\core|Add24~27 ))

	.dataa(gnd),
	.datab(\core|dp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~27 ),
	.combout(\core|Add24~28_combout ),
	.cout(\core|Add24~29 ));
// synopsys translate_off
defparam \core|Add24~28 .lut_mask = 16'hC30C;
defparam \core|Add24~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \core|dp[14]~10 (
// Equation(s):
// \core|dp[14]~10_combout  = (\core|Equal277~79_combout  & (\core|Add24~28_combout )) # (!\core|Equal277~79_combout  & ((\core|pipeline1 [6])))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|Add24~28_combout ),
	.datac(gnd),
	.datad(\core|pipeline1 [6]),
	.cin(gnd),
	.combout(\core|dp[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[14]~10 .lut_mask = 16'hDD88;
defparam \core|dp[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \core|Equal202~2 (
// Equation(s):
// \core|Equal202~2_combout  = (\core|ram_wr_addr_buf[1]~62_combout  & (\core|Equal202~1_combout  & \core|Equal202~0_combout ))

	.dataa(\core|ram_wr_addr_buf[1]~62_combout ),
	.datab(gnd),
	.datac(\core|Equal202~1_combout ),
	.datad(\core|Equal202~0_combout ),
	.cin(gnd),
	.combout(\core|Equal202~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal202~2 .lut_mask = 16'hA000;
defparam \core|Equal202~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \core|always23~0 (
// Equation(s):
// \core|always23~0_combout  = (\core|Equal202~2_combout  & (\core|ram_wr_addr_buf[0]~69_combout  & \core|data_wr_en_buf~11_combout ))

	.dataa(\core|Equal202~2_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[0]~69_combout ),
	.datad(\core|data_wr_en_buf~11_combout ),
	.cin(gnd),
	.combout(\core|always23~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always23~0 .lut_mask = 16'hA000;
defparam \core|always23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \core|always23~1 (
// Equation(s):
// \core|always23~1_combout  = (\core|Equal202~2_combout  & (!\core|ram_wr_addr_buf[0]~69_combout  & \core|data_wr_en_buf~11_combout ))

	.dataa(\core|Equal202~2_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_addr_buf[0]~69_combout ),
	.datad(\core|data_wr_en_buf~11_combout ),
	.cin(gnd),
	.combout(\core|always23~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always23~1 .lut_mask = 16'h0A00;
defparam \core|always23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \core|dp[14]~16 (
// Equation(s):
// \core|dp[14]~16_combout  = (!\core|Equal277~79_combout  & (((\core|pipeline2_cmd[5]~7_combout ) # (!\core|Equal83~8_combout )) # (!\core|pipeline2_cmd[7]~6_combout )))

	.dataa(\core|pipeline2_cmd[7]~6_combout ),
	.datab(\core|Equal277~79_combout ),
	.datac(\core|Equal83~8_combout ),
	.datad(\core|pipeline2_cmd[5]~7_combout ),
	.cin(gnd),
	.combout(\core|dp[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[14]~16 .lut_mask = 16'h3313;
defparam \core|dp[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \core|dp[15]~17 (
// Equation(s):
// \core|dp[15]~17_combout  = (\core|work_en~0_combout  & (!\core|always23~1_combout  & ((\core|always23~0_combout ) # (!\core|dp[14]~16_combout ))))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|always23~1_combout ),
	.datac(\core|dp[14]~16_combout ),
	.datad(\core|always23~0_combout ),
	.cin(gnd),
	.combout(\core|dp[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[15]~17 .lut_mask = 16'h2202;
defparam \core|dp[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \core|dp[14] (
	.clk(\clk~input_o ),
	.d(\core|dp[14]~10_combout ),
	.asdata(\core|same_byte[6]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[14] .is_wysiwyg = "true";
defparam \core|dp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N10
cycloneive_lcell_comb \core|wr_acc~22 (
// Equation(s):
// \core|wr_acc~22_combout  = (\core|always15~1_combout  & (\core|wr_acc~12_combout  & (\core|add_c~0_combout  & \core|wr_acc~21_combout )))

	.dataa(\core|always15~1_combout ),
	.datab(\core|wr_acc~12_combout ),
	.datac(\core|add_c~0_combout ),
	.datad(\core|wr_acc~21_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~22 .lut_mask = 16'h8000;
defparam \core|wr_acc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneive_lcell_comb \core|psw_ac~2 (
// Equation(s):
// \core|psw_ac~2_combout  = (\core|wr_acc~22_combout  & (\core|psw_ac~q )) # (!\core|wr_acc~22_combout  & ((\core|Add4~23_combout )))

	.dataa(\core|psw_ac~q ),
	.datab(\core|wr_acc~22_combout ),
	.datac(gnd),
	.datad(\core|Add4~23_combout ),
	.cin(gnd),
	.combout(\core|psw_ac~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ac~2 .lut_mask = 16'hBB88;
defparam \core|psw_ac~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneive_lcell_comb \core|psw_ac~3 (
// Equation(s):
// \core|psw_ac~3_combout  = (\core|Equal201~0_combout  & ((\core|data_wr_en_buf~11_combout  & ((\core|same_byte[6]~1_combout ))) # (!\core|data_wr_en_buf~11_combout  & (\core|psw_ac~2_combout )))) # (!\core|Equal201~0_combout  & (\core|psw_ac~2_combout ))

	.dataa(\core|psw_ac~2_combout ),
	.datab(\core|same_byte[6]~1_combout ),
	.datac(\core|Equal201~0_combout ),
	.datad(\core|data_wr_en_buf~11_combout ),
	.cin(gnd),
	.combout(\core|psw_ac~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ac~3 .lut_mask = 16'hCAAA;
defparam \core|psw_ac~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \core|psw_ac (
	.clk(\clk~input_o ),
	.d(\core|psw_ac~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_ac .is_wysiwyg = "true";
defparam \core|psw_ac .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \ram|sfr|p3_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[6] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \ram|sfr|Selector1~0 (
// Equation(s):
// \ram|sfr|Selector1~0_combout  = (\ram|address [5] & (((!\ram|sfr|p3_reg [6] & \ram|sfr|p3_out_en~combout )))) # (!\ram|address [5] & (\ram|sfr|p1_out_en~combout ))

	.dataa(\ram|sfr|p1_out_en~combout ),
	.datab(\ram|address [5]),
	.datac(\ram|sfr|p3_reg [6]),
	.datad(\ram|sfr|p3_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector1~0 .lut_mask = 16'h2E22;
defparam \ram|sfr|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \p0[6]~input (
	.i(p0[6]),
	.ibar(gnd),
	.o(\p0[6]~input_o ));
// synopsys translate_off
defparam \p0[6]~input .bus_hold = "false";
defparam \p0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \ram|sfr|p2_reg[6]~feeder (
// Equation(s):
// \ram|sfr|p2_reg[6]~feeder_combout  = \core|same_byte[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[6]~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p2_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \ram|sfr|p2_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \ram|sfr|p2_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[6] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \ram|sfr|p1_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[6]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[6] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \ram|sfr|Selector1~1 (
// Equation(s):
// \ram|sfr|Selector1~1_combout  = (\ram|address [5] & (!\ram|sfr|p2_reg [6] & ((\ram|sfr|p2_out_en~combout )))) # (!\ram|address [5] & (((\ram|sfr|p1_reg [6]))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p2_reg [6]),
	.datac(\ram|sfr|p1_reg [6]),
	.datad(\ram|sfr|p2_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector1~1 .lut_mask = 16'h7250;
defparam \ram|sfr|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \ram|sfr|Selector1~2 (
// Equation(s):
// \ram|sfr|Selector1~2_combout  = (\ram|address [4] & (((\ram|sfr|Selector1~1_combout  & !\ram|address [5])))) # (!\ram|address [4] & ((\ram|address [5] & ((!\ram|sfr|Selector1~1_combout ))) # (!\ram|address [5] & (\p0[6]~input_o ))))

	.dataa(\p0[6]~input_o ),
	.datab(\ram|sfr|Selector1~1_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector1~2 .lut_mask = 16'h03CA;
defparam \ram|sfr|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \ram|sfr|Selector1~3 (
// Equation(s):
// \ram|sfr|Selector1~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector1~2_combout ) # ((!\ram|sfr|Selector1~0_combout  & \ram|address [4]))))

	.dataa(\ram|sfr|p0_out_en~1_combout ),
	.datab(\ram|sfr|Selector1~0_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|sfr|Selector1~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector1~3 .lut_mask = 16'hAA20;
defparam \ram|sfr|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \ram|sfr|q[6] (
// Equation(s):
// \ram|sfr|q [6] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|Selector1~3_combout )) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|q [6])))

	.dataa(gnd),
	.datab(\ram|sfr|Selector1~3_combout ),
	.datac(\ram|sfr|q [6]),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [6]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[6] .lut_mask = 16'hCCF0;
defparam \ram|sfr|q[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \ram|rd_data[6]~4 (
// Equation(s):
// \ram|rd_data[6]~4_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|q [6]))) # (!\ram|sfr_rd_en~0_combout  & (\ram|xdata|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\ram|xdata|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ram|main_rd_en~combout ),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|sfr|q [6]),
	.cin(gnd),
	.combout(\ram|rd_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[6]~4 .lut_mask = 16'h3202;
defparam \ram|rd_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \ram|rd_data[6]~5 (
// Equation(s):
// \ram|rd_data[6]~5_combout  = (\ram|rd_data[6]~4_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [6] & \ram|main_rd_en~combout ))

	.dataa(gnd),
	.datab(\ram|data|altsyncram_component|auto_generated|q_a [6]),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|rd_data[6]~4_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[6]~5 .lut_mask = 16'hFFC0;
defparam \ram|rd_data[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \ram|rd_data[6] (
// Equation(s):
// \ram|rd_data [6] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data [6]))) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data[6]~5_combout ))

	.dataa(\ram|rd_data[6]~5_combout ),
	.datab(\ram|rd_data [6]),
	.datac(gnd),
	.datad(\ram|address[0]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|rd_data [6]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[6] .lut_mask = 16'hCCAA;
defparam \ram|rd_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \core|ram_rd_data_0[6]~14 (
// Equation(s):
// \core|ram_rd_data_0[6]~14_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|sp [6]) # ((\core|ram_rd_data_0[7]~3_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & (((!\core|ram_rd_data_0[7]~3_combout  & \ram|rd_data [6]))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\core|sp [6]),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\ram|rd_data [6]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[6]~14 .lut_mask = 16'hADA8;
defparam \core|ram_rd_data_0[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \core|ram_rd_data_0[6]~15 (
// Equation(s):
// \core|ram_rd_data_0[6]~15_combout  = (\core|ram_rd_data_0[7]~3_combout  & ((\core|ram_rd_data_0[6]~14_combout  & (\core|dp [6])) # (!\core|ram_rd_data_0[6]~14_combout  & ((\core|b [6]))))) # (!\core|ram_rd_data_0[7]~3_combout  & 
// (((\core|ram_rd_data_0[6]~14_combout ))))

	.dataa(\core|ram_rd_data_0[7]~3_combout ),
	.datab(\core|dp [6]),
	.datac(\core|b [6]),
	.datad(\core|ram_rd_data_0[6]~14_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[6]~15 .lut_mask = 16'hDDA0;
defparam \core|ram_rd_data_0[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \core|ram_rd_data_0[6]~16 (
// Equation(s):
// \core|ram_rd_data_0[6]~16_combout  = (\core|ram_rd_data_0[7]~1_combout  & (((\core|ram_rd_data_0[7]~0_combout )))) # (!\core|ram_rd_data_0[7]~1_combout  & ((\core|ram_rd_data_0[7]~0_combout  & (\core|psw_ac~q )) # (!\core|ram_rd_data_0[7]~0_combout  & 
// ((\core|ram_rd_data_0[6]~15_combout )))))

	.dataa(\core|psw_ac~q ),
	.datab(\core|ram_rd_data_0[7]~1_combout ),
	.datac(\core|ram_rd_data_0[7]~0_combout ),
	.datad(\core|ram_rd_data_0[6]~15_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[6]~16 .lut_mask = 16'hE3E0;
defparam \core|ram_rd_data_0[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \core|ram_rd_data_0[6]~17 (
// Equation(s):
// \core|ram_rd_data_0[6]~17_combout  = (\core|ram_rd_data_0[7]~1_combout  & ((\core|ram_rd_data_0[6]~16_combout  & (\core|acc [6])) # (!\core|ram_rd_data_0[6]~16_combout  & ((\core|dp [14]))))) # (!\core|ram_rd_data_0[7]~1_combout  & 
// (((\core|ram_rd_data_0[6]~16_combout ))))

	.dataa(\core|acc [6]),
	.datab(\core|dp [14]),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[6]~16_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[6]~17 .lut_mask = 16'hAFC0;
defparam \core|ram_rd_data_0[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \core|ram_rd_data_0[6]~18 (
// Equation(s):
// \core|ram_rd_data_0[6]~18_combout  = (\core|same_flag~q  & (\core|same_byte [6])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[6]~17_combout )))

	.dataa(gnd),
	.datab(\core|same_byte [6]),
	.datac(\core|same_flag~q ),
	.datad(\core|ram_rd_data_0[6]~17_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[6]~18 .lut_mask = 16'hCFC0;
defparam \core|ram_rd_data_0[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N4
cycloneive_lcell_comb \core|add_a[6]~6 (
// Equation(s):
// \core|add_a[6]~6_combout  = (\core|always15~2_combout  & (\core|ram_rd_data_0[6]~18_combout  & ((!\core|always15~3_combout )))) # (!\core|always15~2_combout  & (((\core|acc [6]))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|acc [6]),
	.datac(\core|always15~3_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[6]~6 .lut_mask = 16'h0ACC;
defparam \core|add_a[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N20
cycloneive_lcell_comb \core|Add8~12 (
// Equation(s):
// \core|Add8~12_combout  = (\core|always16~5_combout  & (!\core|pipeline1_cmd[6]~3_combout  & (\core|Equal277~56_combout  & \rom|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\core|always16~5_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|Equal277~56_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|Add8~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~12 .lut_mask = 16'h2000;
defparam \core|Add8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N22
cycloneive_lcell_comb \core|Add8~13 (
// Equation(s):
// \core|Add8~13_combout  = (\core|always16~4_combout  & (\core|ram_rd_data_0[6]~18_combout  & ((!\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & (((\core|Add8~12_combout ) # (\core|sub_flag~0_combout ))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|Add8~12_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add8~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~13 .lut_mask = 16'h0FAC;
defparam \core|Add8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneive_lcell_comb \core|Add8~14 (
// Equation(s):
// \core|Add8~14_combout  = (\core|Add4~0_combout  & ((\core|Add8~13_combout  & ((!\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\core|Add8~13_combout  & (!\core|ram_rd_data_0[6]~18_combout )))) # (!\core|Add4~0_combout  & (((\core|Add8~13_combout 
// ))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\core|Add4~0_combout ),
	.datad(\core|Add8~13_combout ),
	.cin(gnd),
	.combout(\core|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~14 .lut_mask = 16'h3F50;
defparam \core|Add8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneive_lcell_comb \core|Add8~7 (
// Equation(s):
// \core|Add8~7_combout  = (\core|always16~5_combout  & (!\core|pipeline1_cmd[6]~3_combout  & (\rom|altsyncram_component|auto_generated|q_a [5] & \core|Equal277~56_combout )))

	.dataa(\core|always16~5_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\core|Equal277~56_combout ),
	.cin(gnd),
	.combout(\core|Add8~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~7 .lut_mask = 16'h2000;
defparam \core|Add8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneive_lcell_comb \core|Add8~8 (
// Equation(s):
// \core|Add8~8_combout  = (\core|always16~4_combout  & (!\core|sub_flag~0_combout  & ((\core|ram_rd_data_0[5]~13_combout )))) # (!\core|always16~4_combout  & ((\core|sub_flag~0_combout ) # ((\core|Add8~7_combout ))))

	.dataa(\core|always16~4_combout ),
	.datab(\core|sub_flag~0_combout ),
	.datac(\core|Add8~7_combout ),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|Add8~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~8 .lut_mask = 16'h7654;
defparam \core|Add8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \core|Add8~9 (
// Equation(s):
// \core|Add8~9_combout  = (\core|Add8~8_combout  & (((!\core|Add4~0_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [5]))) # (!\core|Add8~8_combout  & (((\core|Add4~0_combout  & !\core|ram_rd_data_0[5]~13_combout ))))

	.dataa(\core|Add8~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\core|Add4~0_combout ),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|Add8~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~9 .lut_mask = 16'h2A7A;
defparam \core|Add8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneive_lcell_comb \core|Add8~10 (
// Equation(s):
// \core|Add8~10_combout  = ((\core|add_a[5]~5_combout  $ (\core|Add8~9_combout  $ (!\core|Add8~6 )))) # (GND)
// \core|Add8~11  = CARRY((\core|add_a[5]~5_combout  & ((\core|Add8~9_combout ) # (!\core|Add8~6 ))) # (!\core|add_a[5]~5_combout  & (\core|Add8~9_combout  & !\core|Add8~6 )))

	.dataa(\core|add_a[5]~5_combout ),
	.datab(\core|Add8~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add8~6 ),
	.combout(\core|Add8~10_combout ),
	.cout(\core|Add8~11 ));
// synopsys translate_off
defparam \core|Add8~10 .lut_mask = 16'h698E;
defparam \core|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneive_lcell_comb \core|Add8~15 (
// Equation(s):
// \core|Add8~15_combout  = (\core|add_a[6]~6_combout  & ((\core|Add8~14_combout  & (\core|Add8~11  & VCC)) # (!\core|Add8~14_combout  & (!\core|Add8~11 )))) # (!\core|add_a[6]~6_combout  & ((\core|Add8~14_combout  & (!\core|Add8~11 )) # 
// (!\core|Add8~14_combout  & ((\core|Add8~11 ) # (GND)))))
// \core|Add8~16  = CARRY((\core|add_a[6]~6_combout  & (!\core|Add8~14_combout  & !\core|Add8~11 )) # (!\core|add_a[6]~6_combout  & ((!\core|Add8~11 ) # (!\core|Add8~14_combout ))))

	.dataa(\core|add_a[6]~6_combout ),
	.datab(\core|Add8~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add8~11 ),
	.combout(\core|Add8~15_combout ),
	.cout(\core|Add8~16 ));
// synopsys translate_off
defparam \core|Add8~15 .lut_mask = 16'h9617;
defparam \core|Add8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneive_lcell_comb \core|acc_and~12 (
// Equation(s):
// \core|acc_and~12_combout  = (\core|Equal213~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\core|Equal213~1_combout  & (\core|acc [6]))

	.dataa(\core|acc [6]),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\core|Equal213~1_combout ),
	.cin(gnd),
	.combout(\core|acc_and~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~12 .lut_mask = 16'hF0AA;
defparam \core|acc_and~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N10
cycloneive_lcell_comb \core|acc_and[6]~13 (
// Equation(s):
// \core|acc_and[6]~13_combout  = (\core|acc_and~12_combout  & ((\core|Equal277~59_combout  & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\core|Equal277~59_combout  & ((\core|ram_rd_data_0[6]~18_combout )))))

	.dataa(\core|Equal277~59_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\core|ram_rd_data_0[6]~18_combout ),
	.datad(\core|acc_and~12_combout ),
	.cin(gnd),
	.combout(\core|acc_and[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[6]~13 .lut_mask = 16'hD800;
defparam \core|acc_and[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N6
cycloneive_lcell_comb \core|acc_xor~6 (
// Equation(s):
// \core|acc_xor~6_combout  = (\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\core|Equal217~1_combout  & (\core|acc [6]))

	.dataa(\core|acc [6]),
	.datab(\core|Equal217~1_combout ),
	.datac(gnd),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|acc_xor~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~6 .lut_mask = 16'hEE22;
defparam \core|acc_xor~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N12
cycloneive_lcell_comb \core|acc_xor[6] (
// Equation(s):
// \core|acc_xor [6] = \core|acc_xor~6_combout  $ (((\core|Equal277~80_combout  & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\core|Equal277~80_combout  & ((\core|ram_rd_data_0[6]~18_combout )))))

	.dataa(\core|acc_xor~6_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\core|ram_rd_data_0[6]~18_combout ),
	.datad(\core|Equal277~80_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [6]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[6] .lut_mask = 16'h665A;
defparam \core|acc_xor[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N18
cycloneive_lcell_comb \core|acc_or[6]~22 (
// Equation(s):
// \core|acc_or[6]~22_combout  = (\core|Equal277~60_combout  & (((!\core|Equal215~2_combout  & \core|acc [6])))) # (!\core|Equal277~60_combout  & ((\core|ram_rd_data_0[6]~18_combout ) # ((!\core|Equal215~2_combout  & \core|acc [6]))))

	.dataa(\core|Equal277~60_combout ),
	.datab(\core|ram_rd_data_0[6]~18_combout ),
	.datac(\core|Equal215~2_combout ),
	.datad(\core|acc [6]),
	.cin(gnd),
	.combout(\core|acc_or[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[6]~22 .lut_mask = 16'h4F44;
defparam \core|acc_or[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N30
cycloneive_lcell_comb \core|acc_or[6]~30 (
// Equation(s):
// \core|acc_or[6]~30_combout  = (\core|acc_or[6]~22_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [6] & ((\core|Equal277~60_combout ) # (\core|Equal215~2_combout ))))

	.dataa(\core|Equal277~60_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\core|Equal215~2_combout ),
	.datad(\core|acc_or[6]~22_combout ),
	.cin(gnd),
	.combout(\core|acc_or[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[6]~30 .lut_mask = 16'hFFC8;
defparam \core|acc_or[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~87 (
// Equation(s):
// \core|ram_wr_data_buf~87_combout  = (\core|ram_wr_data_buf~20_combout  & ((\core|acc_xor [6]) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[6]~30_combout )))) # (!\core|ram_wr_data_buf~20_combout  & (\core|ram_wr_data_buf~98_combout  & 
// ((\core|acc_or[6]~30_combout ))))

	.dataa(\core|ram_wr_data_buf~20_combout ),
	.datab(\core|ram_wr_data_buf~98_combout ),
	.datac(\core|acc_xor [6]),
	.datad(\core|acc_or[6]~30_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~87_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~87 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \core|ram_wr_data_buf~106 (
// Equation(s):
// \core|ram_wr_data_buf~106_combout  = (\core|ram_wr_data_buf~87_combout ) # ((\core|always12~3_combout  & (\core|acc [6] & \core|data_wr_en_buf~0_combout )))

	.dataa(\core|always12~3_combout ),
	.datab(\core|acc [6]),
	.datac(\core|data_wr_en_buf~0_combout ),
	.datad(\core|ram_wr_data_buf~87_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~106_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~106 .lut_mask = 16'hFF80;
defparam \core|ram_wr_data_buf~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \core|Decoder0~6 (
// Equation(s):
// \core|Decoder0~6_combout  = (!\core|pipeline1 [0] & (\core|ram_wr_data_bit_operate~2_combout  & (\core|pipeline1 [1] & \core|pipeline1 [2])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~6 .lut_mask = 16'h4000;
defparam \core|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneive_lcell_comb \core|ram_wr_data_buf~82 (
// Equation(s):
// \core|ram_wr_data_buf~82_combout  = (!\core|always12~6_combout  & (((\core|ram_wr_data_bit_operate~2_combout  & !\core|Decoder0~6_combout )) # (!\core|Equal225~0_combout )))

	.dataa(\core|always12~6_combout ),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|Equal225~0_combout ),
	.datad(\core|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~82_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~82 .lut_mask = 16'h0545;
defparam \core|ram_wr_data_buf~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \core|ram_wr_data_buf~83 (
// Equation(s):
// \core|ram_wr_data_buf~83_combout  = (\core|ram_rd_data_0[6]~18_combout  & ((\core|always12~4_combout ) # (\core|ram_wr_data_buf~82_combout )))

	.dataa(\core|always12~4_combout ),
	.datab(gnd),
	.datac(\core|ram_wr_data_buf~82_combout ),
	.datad(\core|ram_rd_data_0[6]~18_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~83_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~83 .lut_mask = 16'hFA00;
defparam \core|ram_wr_data_buf~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \core|ram_wr_data_buf~84 (
// Equation(s):
// \core|ram_wr_data_buf~84_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\core|ram_wr_data_buf~68_combout ) # ((\core|pc [6] & \core|ram_wr_data_buf~32_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\core|pc [6] & 
// (\core|ram_wr_data_buf~32_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|pc [6]),
	.datac(\core|ram_wr_data_buf~32_combout ),
	.datad(\core|ram_wr_data_buf~68_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~84_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~84 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \core|rom_code_base[14]~30 (
// Equation(s):
// \core|rom_code_base[14]~30_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [14]))) # (!\core|rom_code_base~32_combout  & (\core|dp [14]))

	.dataa(\core|dp [14]),
	.datab(gnd),
	.datac(\core|rom_code_base~32_combout ),
	.datad(\core|pc [14]),
	.cin(gnd),
	.combout(\core|rom_code_base[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[14]~30 .lut_mask = 16'hFA0A;
defparam \core|rom_code_base[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneive_lcell_comb \core|rom_code_addr[13]~26 (
// Equation(s):
// \core|rom_code_addr[13]~26_combout  = (\core|rom_code_base[13]~29_combout  & ((\core|rom_code_rel[15]~12_combout  & (\core|rom_code_addr[12]~25  & VCC)) # (!\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[12]~25 )))) # 
// (!\core|rom_code_base[13]~29_combout  & ((\core|rom_code_rel[15]~12_combout  & (!\core|rom_code_addr[12]~25 )) # (!\core|rom_code_rel[15]~12_combout  & ((\core|rom_code_addr[12]~25 ) # (GND)))))
// \core|rom_code_addr[13]~27  = CARRY((\core|rom_code_base[13]~29_combout  & (!\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[12]~25 )) # (!\core|rom_code_base[13]~29_combout  & ((!\core|rom_code_addr[12]~25 ) # 
// (!\core|rom_code_rel[15]~12_combout ))))

	.dataa(\core|rom_code_base[13]~29_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[12]~25 ),
	.combout(\core|rom_code_addr[13]~26_combout ),
	.cout(\core|rom_code_addr[13]~27 ));
// synopsys translate_off
defparam \core|rom_code_addr[13]~26 .lut_mask = 16'h9617;
defparam \core|rom_code_addr[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \core|rom_addr[13]~38 (
// Equation(s):
// \core|rom_addr[13]~38_combout  = (\core|rom_addr[13]~31_combout  & (((\core|rom_addr[13]~33_combout )))) # (!\core|rom_addr[13]~31_combout  & ((\core|rom_addr[13]~33_combout  & (\core|ram_rd_data_1 [5])) # (!\core|rom_addr[13]~33_combout  & 
// ((\core|rom_code_addr[13]~26_combout )))))

	.dataa(\core|ram_rd_data_1 [5]),
	.datab(\core|rom_addr[13]~31_combout ),
	.datac(\core|rom_code_addr[13]~26_combout ),
	.datad(\core|rom_addr[13]~33_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~38 .lut_mask = 16'hEE30;
defparam \core|rom_addr[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \core|rom_addr[13]~39 (
// Equation(s):
// \core|rom_addr[13]~39_combout  = (\core|rom_addr[13]~31_combout  & ((\core|rom_addr[13]~38_combout  & ((\core|pc [13]))) # (!\core|rom_addr[13]~38_combout  & (\core|pipeline1 [5])))) # (!\core|rom_addr[13]~31_combout  & (((\core|rom_addr[13]~38_combout 
// ))))

	.dataa(\core|pipeline1 [5]),
	.datab(\core|pc [13]),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_addr[13]~38_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[13]~39 .lut_mask = 16'hCFA0;
defparam \core|rom_addr[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \core|pc_add1[13]~26 (
// Equation(s):
// \core|pc_add1[13]~26_combout  = (\core|rom_addr[13]~39_combout  & (!\core|pc_add1[12]~25 )) # (!\core|rom_addr[13]~39_combout  & ((\core|pc_add1[12]~25 ) # (GND)))
// \core|pc_add1[13]~27  = CARRY((!\core|pc_add1[12]~25 ) # (!\core|rom_addr[13]~39_combout ))

	.dataa(\core|rom_addr[13]~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[12]~25 ),
	.combout(\core|pc_add1[13]~26_combout ),
	.cout(\core|pc_add1[13]~27 ));
// synopsys translate_off
defparam \core|pc_add1[13]~26 .lut_mask = 16'h5A5F;
defparam \core|pc_add1[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \core|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[13]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[13] .is_wysiwyg = "true";
defparam \core|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \core|rom_code_base[13]~29 (
// Equation(s):
// \core|rom_code_base[13]~29_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [13]))) # (!\core|rom_code_base~32_combout  & (\core|dp [13]))

	.dataa(\core|dp [13]),
	.datab(gnd),
	.datac(\core|rom_code_base~32_combout ),
	.datad(\core|pc [13]),
	.cin(gnd),
	.combout(\core|rom_code_base[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[13]~29 .lut_mask = 16'hFA0A;
defparam \core|rom_code_base[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneive_lcell_comb \core|rom_code_addr[14]~28 (
// Equation(s):
// \core|rom_code_addr[14]~28_combout  = ((\core|rom_code_base[14]~30_combout  $ (\core|rom_code_rel[15]~12_combout  $ (!\core|rom_code_addr[13]~27 )))) # (GND)
// \core|rom_code_addr[14]~29  = CARRY((\core|rom_code_base[14]~30_combout  & ((\core|rom_code_rel[15]~12_combout ) # (!\core|rom_code_addr[13]~27 ))) # (!\core|rom_code_base[14]~30_combout  & (\core|rom_code_rel[15]~12_combout  & !\core|rom_code_addr[13]~27 
// )))

	.dataa(\core|rom_code_base[14]~30_combout ),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|rom_code_addr[13]~27 ),
	.combout(\core|rom_code_addr[14]~28_combout ),
	.cout(\core|rom_code_addr[14]~29 ));
// synopsys translate_off
defparam \core|rom_code_addr[14]~28 .lut_mask = 16'h698E;
defparam \core|rom_code_addr[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \core|rom_addr[14]~40 (
// Equation(s):
// \core|rom_addr[14]~40_combout  = (\core|rom_addr[13]~31_combout  & (((\core|pipeline1 [6]) # (\core|rom_addr[13]~33_combout )))) # (!\core|rom_addr[13]~31_combout  & (\core|rom_code_addr[14]~28_combout  & ((!\core|rom_addr[13]~33_combout ))))

	.dataa(\core|rom_code_addr[14]~28_combout ),
	.datab(\core|pipeline1 [6]),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_addr[13]~33_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[14]~40 .lut_mask = 16'hF0CA;
defparam \core|rom_addr[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \core|rom_addr[14]~41 (
// Equation(s):
// \core|rom_addr[14]~41_combout  = (\core|rom_addr[14]~40_combout  & (((\core|pc [14]) # (!\core|rom_addr[13]~33_combout )))) # (!\core|rom_addr[14]~40_combout  & (\core|ram_rd_data_1 [6] & ((\core|rom_addr[13]~33_combout ))))

	.dataa(\core|ram_rd_data_1 [6]),
	.datab(\core|pc [14]),
	.datac(\core|rom_addr[14]~40_combout ),
	.datad(\core|rom_addr[13]~33_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[14]~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[14]~41 .lut_mask = 16'hCAF0;
defparam \core|rom_addr[14]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \core|pc_add1[14]~28 (
// Equation(s):
// \core|pc_add1[14]~28_combout  = (\core|rom_addr[14]~41_combout  & (\core|pc_add1[13]~27  $ (GND))) # (!\core|rom_addr[14]~41_combout  & (!\core|pc_add1[13]~27  & VCC))
// \core|pc_add1[14]~29  = CARRY((\core|rom_addr[14]~41_combout  & !\core|pc_add1[13]~27 ))

	.dataa(\core|rom_addr[14]~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|pc_add1[13]~27 ),
	.combout(\core|pc_add1[14]~28_combout ),
	.cout(\core|pc_add1[14]~29 ));
// synopsys translate_off
defparam \core|pc_add1[14]~28 .lut_mask = 16'hA50A;
defparam \core|pc_add1[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \core|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[14]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[14] .is_wysiwyg = "true";
defparam \core|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \core|ram_wr_data_buf~80 (
// Equation(s):
// \core|ram_wr_data_buf~80_combout  = (!\core|always12~6_combout  & (\core|ram_wr_data_bit_operate~2_combout  & (\core|Equal225~0_combout  & \core|ram_wr_data_buf~29_combout )))

	.dataa(\core|always12~6_combout ),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|Equal225~0_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~80_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~80 .lut_mask = 16'h4000;
defparam \core|ram_wr_data_buf~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \core|ram_wr_data_buf~81 (
// Equation(s):
// \core|ram_wr_data_buf~81_combout  = (\core|pc [14] & ((\core|ram_wr_data_buf~27_combout ) # ((\core|Decoder0~6_combout  & \core|ram_wr_data_buf~80_combout )))) # (!\core|pc [14] & (\core|Decoder0~6_combout  & ((\core|ram_wr_data_buf~80_combout ))))

	.dataa(\core|pc [14]),
	.datab(\core|Decoder0~6_combout ),
	.datac(\core|ram_wr_data_buf~27_combout ),
	.datad(\core|ram_wr_data_buf~80_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~81_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~81 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~85 (
// Equation(s):
// \core|ram_wr_data_buf~85_combout  = (\core|ram_wr_data_buf~83_combout ) # ((\core|ram_wr_data_buf~84_combout ) # (\core|ram_wr_data_buf~81_combout ))

	.dataa(gnd),
	.datab(\core|ram_wr_data_buf~83_combout ),
	.datac(\core|ram_wr_data_buf~84_combout ),
	.datad(\core|ram_wr_data_buf~81_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~85_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~85 .lut_mask = 16'hFFFC;
defparam \core|ram_wr_data_buf~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~86 (
// Equation(s):
// \core|ram_wr_data_buf~86_combout  = (\core|ram_wr_data_buf~23_combout  & ((\core|ram_wr_data_buf~85_combout ) # ((\core|ram_wr_data_buf~26_combout  & \core|pc_add1[6]~12_combout ))))

	.dataa(\core|ram_wr_data_buf~85_combout ),
	.datab(\core|ram_wr_data_buf~26_combout ),
	.datac(\core|ram_wr_data_buf~23_combout ),
	.datad(\core|pc_add1[6]~12_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~86_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~86 .lut_mask = 16'hE0A0;
defparam \core|ram_wr_data_buf~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~88 (
// Equation(s):
// \core|ram_wr_data_buf~88_combout  = (\core|ram_wr_data_buf~106_combout ) # ((\core|ram_wr_data_buf~86_combout ) # ((\core|acc_and[6]~13_combout  & !\core|always12~1_combout )))

	.dataa(\core|acc_and[6]~13_combout ),
	.datab(\core|always12~1_combout ),
	.datac(\core|ram_wr_data_buf~106_combout ),
	.datad(\core|ram_wr_data_buf~86_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~88_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~88 .lut_mask = 16'hFFF2;
defparam \core|ram_wr_data_buf~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneive_lcell_comb \core|same_byte[6]~1 (
// Equation(s):
// \core|same_byte[6]~1_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~88_combout ))) # (!\core|always15~3_combout  & (\core|Add8~15_combout ))

	.dataa(\core|Add8~15_combout ),
	.datab(\core|always15~3_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~88_combout ),
	.cin(gnd),
	.combout(\core|same_byte[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[6]~1 .lut_mask = 16'hEE22;
defparam \core|same_byte[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N12
cycloneive_lcell_comb \core|Add19~10 (
// Equation(s):
// \core|Add19~10_combout  = (\core|b [5] & ((\core|Add18~13_combout  & (!\core|Add19~9 )) # (!\core|Add18~13_combout  & ((\core|Add19~9 ) # (GND))))) # (!\core|b [5] & ((\core|Add18~13_combout  & (\core|Add19~9  & VCC)) # (!\core|Add18~13_combout  & 
// (!\core|Add19~9 ))))
// \core|Add19~11  = CARRY((\core|b [5] & ((!\core|Add19~9 ) # (!\core|Add18~13_combout ))) # (!\core|b [5] & (!\core|Add18~13_combout  & !\core|Add19~9 )))

	.dataa(\core|b [5]),
	.datab(\core|Add18~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add19~9 ),
	.combout(\core|Add19~10_combout ),
	.cout(\core|Add19~11 ));
// synopsys translate_off
defparam \core|Add19~10 .lut_mask = 16'h692B;
defparam \core|Add19~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N8
cycloneive_lcell_comb \core|Add19~15 (
// Equation(s):
// \core|Add19~15_combout  = (\core|b [7] & (\core|Add18~13_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~13_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~10_combout )))))

	.dataa(\core|b [7]),
	.datab(\core|Add18~13_combout ),
	.datac(\core|LessThan5~12_combout ),
	.datad(\core|Add19~10_combout ),
	.cin(gnd),
	.combout(\core|Add19~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~15 .lut_mask = 16'hCDC8;
defparam \core|Add19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneive_lcell_comb \core|Add20~12 (
// Equation(s):
// \core|Add20~12_combout  = ((\core|Add19~15_combout  $ (\core|b [6] $ (\core|Add20~11 )))) # (GND)
// \core|Add20~13  = CARRY((\core|Add19~15_combout  & ((!\core|Add20~11 ) # (!\core|b [6]))) # (!\core|Add19~15_combout  & (!\core|b [6] & !\core|Add20~11 )))

	.dataa(\core|Add19~15_combout ),
	.datab(\core|b [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add20~11 ),
	.combout(\core|Add20~12_combout ),
	.cout(\core|Add20~13 ));
// synopsys translate_off
defparam \core|Add20~12 .lut_mask = 16'h962B;
defparam \core|Add20~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneive_lcell_comb \core|b~7 (
// Equation(s):
// \core|b~7_combout  = (\core|b[4]~0_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT14 ) # ((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & (((\core|Add19~15_combout  & !\core|b[4]~1_combout ))))

	.dataa(\core|b[4]~0_combout ),
	.datab(\core|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datac(\core|Add19~15_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~7 .lut_mask = 16'hAAD8;
defparam \core|b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneive_lcell_comb \core|b~8 (
// Equation(s):
// \core|b~8_combout  = (\core|b[4]~1_combout  & ((\core|b~7_combout  & (\core|same_byte[6]~1_combout )) # (!\core|b~7_combout  & ((\core|Add20~12_combout ))))) # (!\core|b[4]~1_combout  & (((\core|b~7_combout ))))

	.dataa(\core|same_byte[6]~1_combout ),
	.datab(\core|Add20~12_combout ),
	.datac(\core|b[4]~1_combout ),
	.datad(\core|b~7_combout ),
	.cin(gnd),
	.combout(\core|b~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~8 .lut_mask = 16'hAFC0;
defparam \core|b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N31
dffeas \core|b[6] (
	.clk(\clk~input_o ),
	.d(\core|b~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[6] .is_wysiwyg = "true";
defparam \core|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneive_lcell_comb \core|acc_div_ans[2]~16 (
// Equation(s):
// \core|acc_div_ans[2]~16_combout  = (!\core|b [7] & !\core|b [6])

	.dataa(gnd),
	.datab(\core|b [7]),
	.datac(gnd),
	.datad(\core|b [6]),
	.cin(gnd),
	.combout(\core|acc_div_ans[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[2]~16 .lut_mask = 16'h0033;
defparam \core|acc_div_ans[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N30
cycloneive_lcell_comb \core|Add18~10 (
// Equation(s):
// \core|Add18~10_combout  = \core|b [5] $ (\core|Add18~9  $ (!\core|Add17~10_combout ))

	.dataa(gnd),
	.datab(\core|b [5]),
	.datac(gnd),
	.datad(\core|Add17~10_combout ),
	.cin(\core|Add18~9 ),
	.combout(\core|Add18~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~10 .lut_mask = 16'h3CC3;
defparam \core|Add18~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N16
cycloneive_lcell_comb \core|Add18~12 (
// Equation(s):
// \core|Add18~12_combout  = (\core|acc_div_ans[2]~16_combout  & ((\core|LessThan4~10_combout  & (\core|Add17~10_combout )) # (!\core|LessThan4~10_combout  & ((\core|Add18~10_combout ))))) # (!\core|acc_div_ans[2]~16_combout  & (\core|Add17~10_combout ))

	.dataa(\core|acc_div_ans[2]~16_combout ),
	.datab(\core|Add17~10_combout ),
	.datac(\core|Add18~10_combout ),
	.datad(\core|LessThan4~10_combout ),
	.cin(gnd),
	.combout(\core|Add18~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add18~12 .lut_mask = 16'hCCE4;
defparam \core|Add18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N14
cycloneive_lcell_comb \core|Add19~12 (
// Equation(s):
// \core|Add19~12_combout  = \core|b [6] $ (\core|Add19~11  $ (\core|Add18~12_combout ))

	.dataa(\core|b [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|Add18~12_combout ),
	.cin(\core|Add19~11 ),
	.combout(\core|Add19~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~12 .lut_mask = 16'hA55A;
defparam \core|Add19~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneive_lcell_comb \core|Add19~14 (
// Equation(s):
// \core|Add19~14_combout  = (\core|b [7] & (\core|Add18~12_combout )) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|Add18~12_combout )) # (!\core|LessThan5~12_combout  & ((\core|Add19~12_combout )))))

	.dataa(\core|Add18~12_combout ),
	.datab(\core|b [7]),
	.datac(\core|LessThan5~12_combout ),
	.datad(\core|Add19~12_combout ),
	.cin(gnd),
	.combout(\core|Add19~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~14 .lut_mask = 16'hABA8;
defparam \core|Add19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
cycloneive_lcell_comb \core|LessThan6~1 (
// Equation(s):
// \core|LessThan6~1_cout  = CARRY((\core|b [0] & !\core|acc [0]))

	.dataa(\core|b [0]),
	.datab(\core|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan6~1_cout ));
// synopsys translate_off
defparam \core|LessThan6~1 .lut_mask = 16'h0022;
defparam \core|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N18
cycloneive_lcell_comb \core|LessThan6~3 (
// Equation(s):
// \core|LessThan6~3_cout  = CARRY((\core|Add19~20_combout  & ((!\core|LessThan6~1_cout ) # (!\core|b [1]))) # (!\core|Add19~20_combout  & (!\core|b [1] & !\core|LessThan6~1_cout )))

	.dataa(\core|Add19~20_combout ),
	.datab(\core|b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~1_cout ),
	.combout(),
	.cout(\core|LessThan6~3_cout ));
// synopsys translate_off
defparam \core|LessThan6~3 .lut_mask = 16'h002B;
defparam \core|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneive_lcell_comb \core|LessThan6~5 (
// Equation(s):
// \core|LessThan6~5_cout  = CARRY((\core|Add19~19_combout  & (\core|b [2] & !\core|LessThan6~3_cout )) # (!\core|Add19~19_combout  & ((\core|b [2]) # (!\core|LessThan6~3_cout ))))

	.dataa(\core|Add19~19_combout ),
	.datab(\core|b [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~3_cout ),
	.combout(),
	.cout(\core|LessThan6~5_cout ));
// synopsys translate_off
defparam \core|LessThan6~5 .lut_mask = 16'h004D;
defparam \core|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
cycloneive_lcell_comb \core|LessThan6~7 (
// Equation(s):
// \core|LessThan6~7_cout  = CARRY((\core|Add19~18_combout  & ((!\core|LessThan6~5_cout ) # (!\core|b [3]))) # (!\core|Add19~18_combout  & (!\core|b [3] & !\core|LessThan6~5_cout )))

	.dataa(\core|Add19~18_combout ),
	.datab(\core|b [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~5_cout ),
	.combout(),
	.cout(\core|LessThan6~7_cout ));
// synopsys translate_off
defparam \core|LessThan6~7 .lut_mask = 16'h002B;
defparam \core|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneive_lcell_comb \core|LessThan6~9 (
// Equation(s):
// \core|LessThan6~9_cout  = CARRY((\core|b [4] & ((!\core|LessThan6~7_cout ) # (!\core|Add19~17_combout ))) # (!\core|b [4] & (!\core|Add19~17_combout  & !\core|LessThan6~7_cout )))

	.dataa(\core|b [4]),
	.datab(\core|Add19~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~7_cout ),
	.combout(),
	.cout(\core|LessThan6~9_cout ));
// synopsys translate_off
defparam \core|LessThan6~9 .lut_mask = 16'h002B;
defparam \core|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N26
cycloneive_lcell_comb \core|LessThan6~11 (
// Equation(s):
// \core|LessThan6~11_cout  = CARRY((\core|Add19~16_combout  & ((!\core|LessThan6~9_cout ) # (!\core|b [5]))) # (!\core|Add19~16_combout  & (!\core|b [5] & !\core|LessThan6~9_cout )))

	.dataa(\core|Add19~16_combout ),
	.datab(\core|b [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~9_cout ),
	.combout(),
	.cout(\core|LessThan6~11_cout ));
// synopsys translate_off
defparam \core|LessThan6~11 .lut_mask = 16'h002B;
defparam \core|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneive_lcell_comb \core|LessThan6~13 (
// Equation(s):
// \core|LessThan6~13_cout  = CARRY((\core|b [6] & ((!\core|LessThan6~11_cout ) # (!\core|Add19~15_combout ))) # (!\core|b [6] & (!\core|Add19~15_combout  & !\core|LessThan6~11_cout )))

	.dataa(\core|b [6]),
	.datab(\core|Add19~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan6~11_cout ),
	.combout(),
	.cout(\core|LessThan6~13_cout ));
// synopsys translate_off
defparam \core|LessThan6~13 .lut_mask = 16'h002B;
defparam \core|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
cycloneive_lcell_comb \core|LessThan6~14 (
// Equation(s):
// \core|LessThan6~14_combout  = (\core|b [7] & ((\core|LessThan6~13_cout ) # (!\core|Add19~14_combout ))) # (!\core|b [7] & (\core|LessThan6~13_cout  & !\core|Add19~14_combout ))

	.dataa(\core|b [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|Add19~14_combout ),
	.cin(\core|LessThan6~13_cout ),
	.combout(\core|LessThan6~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan6~14 .lut_mask = 16'hA0FA;
defparam \core|LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N4
cycloneive_lcell_comb \core|b[4]~1 (
// Equation(s):
// \core|b[4]~1_combout  = (\core|always25~0_combout ) # ((!\core|Equal277~73_combout  & !\core|LessThan6~14_combout ))

	.dataa(gnd),
	.datab(\core|Equal277~73_combout ),
	.datac(\core|LessThan6~14_combout ),
	.datad(\core|always25~0_combout ),
	.cin(gnd),
	.combout(\core|b[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|b[4]~1 .lut_mask = 16'hFF03;
defparam \core|b[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneive_lcell_comb \core|b~15 (
// Equation(s):
// \core|b~15_combout  = (\core|b[4]~0_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT11 ) # ((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & (((\core|Add19~18_combout  & !\core|b[4]~1_combout ))))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|Add19~18_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~15 .lut_mask = 16'hCCB8;
defparam \core|b~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N8
cycloneive_lcell_comb \core|b~16 (
// Equation(s):
// \core|b~16_combout  = (\core|b[4]~1_combout  & ((\core|b~15_combout  & ((\core|same_byte[3]~4_combout ))) # (!\core|b~15_combout  & (\core|Add20~6_combout )))) # (!\core|b[4]~1_combout  & (((\core|b~15_combout ))))

	.dataa(\core|b[4]~1_combout ),
	.datab(\core|Add20~6_combout ),
	.datac(\core|same_byte[3]~4_combout ),
	.datad(\core|b~15_combout ),
	.cin(gnd),
	.combout(\core|b~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~16 .lut_mask = 16'hF588;
defparam \core|b~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N9
dffeas \core|b[3] (
	.clk(\clk~input_o ),
	.d(\core|b~16_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[3] .is_wysiwyg = "true";
defparam \core|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneive_lcell_comb \core|b~13 (
// Equation(s):
// \core|b~13_combout  = (\core|b[4]~0_combout  & (((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & ((\core|b[4]~1_combout  & (\core|Add20~4_combout )) # (!\core|b[4]~1_combout  & ((\core|Add19~19_combout )))))

	.dataa(\core|Add20~4_combout ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|Add19~19_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~13 .lut_mask = 16'hEE30;
defparam \core|b~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneive_lcell_comb \core|b~14 (
// Equation(s):
// \core|b~14_combout  = (\core|b[4]~0_combout  & ((\core|b~13_combout  & ((\core|same_byte[2]~5_combout ))) # (!\core|b~13_combout  & (\core|Mult0|auto_generated|mac_out2~DATAOUT10 )))) # (!\core|b[4]~0_combout  & (((\core|b~13_combout ))))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|b~13_combout ),
	.datad(\core|same_byte[2]~5_combout ),
	.cin(gnd),
	.combout(\core|b~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~14 .lut_mask = 16'hF838;
defparam \core|b~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N13
dffeas \core|b[2] (
	.clk(\clk~input_o ),
	.d(\core|b~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[2] .is_wysiwyg = "true";
defparam \core|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneive_lcell_comb \core|Add20~14 (
// Equation(s):
// \core|Add20~14_combout  = \core|b [7] $ (\core|Add19~14_combout  $ (!\core|Add20~13 ))

	.dataa(\core|b [7]),
	.datab(\core|Add19~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\core|Add20~13 ),
	.combout(\core|Add20~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add20~14 .lut_mask = 16'h6969;
defparam \core|Add20~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N10
cycloneive_lcell_comb \core|b~11 (
// Equation(s):
// \core|b~11_combout  = (\core|b[4]~0_combout  & (((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & ((\core|b[4]~1_combout  & ((\core|Add20~14_combout ))) # (!\core|b[4]~1_combout  & (\core|Add19~14_combout ))))

	.dataa(\core|Add19~14_combout ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|Add20~14_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~11 .lut_mask = 16'hFC22;
defparam \core|b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneive_lcell_comb \core|b~12 (
// Equation(s):
// \core|b~12_combout  = (\core|b[4]~0_combout  & ((\core|b~11_combout  & ((\core|same_byte[7]~0_combout ))) # (!\core|b~11_combout  & (\core|Mult0|auto_generated|mac_out2~DATAOUT15 )))) # (!\core|b[4]~0_combout  & (((\core|b~11_combout ))))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|same_byte[7]~0_combout ),
	.datad(\core|b~11_combout ),
	.cin(gnd),
	.combout(\core|b~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~12 .lut_mask = 16'hF388;
defparam \core|b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N31
dffeas \core|b[7] (
	.clk(\clk~input_o ),
	.d(\core|b~12_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[7] .is_wysiwyg = "true";
defparam \core|b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
cycloneive_lcell_comb \core|Add19~20 (
// Equation(s):
// \core|Add19~20_combout  = (\core|b [7] & (\core|acc [1])) # (!\core|b [7] & ((\core|LessThan5~12_combout  & (\core|acc [1])) # (!\core|LessThan5~12_combout  & ((\core|Add19~0_combout )))))

	.dataa(\core|acc [1]),
	.datab(\core|b [7]),
	.datac(\core|Add19~0_combout ),
	.datad(\core|LessThan5~12_combout ),
	.cin(gnd),
	.combout(\core|Add19~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add19~20 .lut_mask = 16'hAAB8;
defparam \core|Add19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneive_lcell_comb \core|b~17 (
// Equation(s):
// \core|b~17_combout  = (\core|b[4]~0_combout  & (((\core|Mult0|auto_generated|mac_out2~DATAOUT9 ) # (\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & (\core|Add19~20_combout  & ((!\core|b[4]~1_combout ))))

	.dataa(\core|Add19~20_combout ),
	.datab(\core|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(\core|b[4]~0_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~17 .lut_mask = 16'hF0CA;
defparam \core|b~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneive_lcell_comb \core|b~18 (
// Equation(s):
// \core|b~18_combout  = (\core|b[4]~1_combout  & ((\core|b~17_combout  & ((\core|ram_wr_data_buf[1]~49_combout ))) # (!\core|b~17_combout  & (\core|Add20~2_combout )))) # (!\core|b[4]~1_combout  & (((\core|b~17_combout ))))

	.dataa(\core|Add20~2_combout ),
	.datab(\core|b[4]~1_combout ),
	.datac(\core|b~17_combout ),
	.datad(\core|ram_wr_data_buf[1]~49_combout ),
	.cin(gnd),
	.combout(\core|b~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~18 .lut_mask = 16'hF838;
defparam \core|b~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N31
dffeas \core|b[1] (
	.clk(\clk~input_o ),
	.d(\core|b~18_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[1] .is_wysiwyg = "true";
defparam \core|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneive_lcell_comb \core|b~2 (
// Equation(s):
// \core|b~2_combout  = (\core|b[4]~0_combout  & (((\core|b[4]~1_combout )))) # (!\core|b[4]~0_combout  & ((\core|b[4]~1_combout  & ((\core|Add20~0_combout ))) # (!\core|b[4]~1_combout  & (\core|acc [0]))))

	.dataa(\core|acc [0]),
	.datab(\core|Add20~0_combout ),
	.datac(\core|b[4]~0_combout ),
	.datad(\core|b[4]~1_combout ),
	.cin(gnd),
	.combout(\core|b~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~2 .lut_mask = 16'hFC0A;
defparam \core|b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneive_lcell_comb \core|b~3 (
// Equation(s):
// \core|b~3_combout  = (\core|b[4]~0_combout  & ((\core|b~2_combout  & ((\core|ram_wr_data_buf[0]~35_combout ))) # (!\core|b~2_combout  & (\core|Mult0|auto_generated|mac_out2~DATAOUT8 )))) # (!\core|b[4]~0_combout  & (((\core|b~2_combout ))))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\core|b[4]~0_combout ),
	.datac(\core|ram_wr_data_buf[0]~35_combout ),
	.datad(\core|b~2_combout ),
	.cin(gnd),
	.combout(\core|b~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|b~3 .lut_mask = 16'hF388;
defparam \core|b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y10_N25
dffeas \core|b[0] (
	.clk(\clk~input_o ),
	.d(\core|b~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|b[7]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|b[0] .is_wysiwyg = "true";
defparam \core|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneive_lcell_comb \core|Equal267~0 (
// Equation(s):
// \core|Equal267~0_combout  = (\core|Equal213~0_combout  & (\core|Equal212~2_combout  & (!\core|pipeline2_cmd[4]~0_combout  & \core|pipeline2_cmd[2]~3_combout )))

	.dataa(\core|Equal213~0_combout ),
	.datab(\core|Equal212~2_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|pipeline2_cmd[2]~3_combout ),
	.cin(gnd),
	.combout(\core|Equal267~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal267~0 .lut_mask = 16'h0800;
defparam \core|Equal267~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneive_lcell_comb \core|always14~8 (
// Equation(s):
// \core|always14~8_combout  = (!\core|Equal277~60_combout  & ((\core|pipeline2_cmd[4]~0_combout ) # ((!\core|Equal212~2_combout ) # (!\core|Equal93~0_combout ))))

	.dataa(\core|pipeline2_cmd[4]~0_combout ),
	.datab(\core|Equal93~0_combout ),
	.datac(\core|Equal277~60_combout ),
	.datad(\core|Equal212~2_combout ),
	.cin(gnd),
	.combout(\core|always14~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~8 .lut_mask = 16'h0B0F;
defparam \core|always14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
cycloneive_lcell_comb \core|always14~9 (
// Equation(s):
// \core|always14~9_combout  = (!\core|Equal267~0_combout  & (\core|always14~8_combout  & ((!\core|Equal205~0_combout ) # (!\core|Equal209~0_combout ))))

	.dataa(\core|Equal209~0_combout ),
	.datab(\core|Equal267~0_combout ),
	.datac(\core|Equal205~0_combout ),
	.datad(\core|always14~8_combout ),
	.cin(gnd),
	.combout(\core|always14~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~9 .lut_mask = 16'h1300;
defparam \core|always14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N6
cycloneive_lcell_comb \core|always14~3 (
// Equation(s):
// \core|always14~3_combout  = (!\core|Equal277~59_combout  & ((!\core|Equal93~0_combout ) # (!\core|Equal212~3_combout )))

	.dataa(gnd),
	.datab(\core|Equal277~59_combout ),
	.datac(\core|Equal212~3_combout ),
	.datad(\core|Equal93~0_combout ),
	.cin(gnd),
	.combout(\core|always14~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~3 .lut_mask = 16'h0333;
defparam \core|always14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cycloneive_lcell_comb \core|Equal263~2 (
// Equation(s):
// \core|Equal263~2_combout  = (\core|Equal213~0_combout  & (\core|Equal212~3_combout  & (\core|pipeline2 [2] & \core|command_flag [3])))

	.dataa(\core|Equal213~0_combout ),
	.datab(\core|Equal212~3_combout ),
	.datac(\core|pipeline2 [2]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal263~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal263~2 .lut_mask = 16'h8000;
defparam \core|Equal263~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N10
cycloneive_lcell_comb \core|always14~10 (
// Equation(s):
// \core|always14~10_combout  = ((\core|Equal263~2_combout ) # ((\core|Equal205~0_combout  & \core|Equal277~58_combout ))) # (!\core|always14~3_combout )

	.dataa(\core|always14~3_combout ),
	.datab(\core|Equal205~0_combout ),
	.datac(\core|Equal263~2_combout ),
	.datad(\core|Equal277~58_combout ),
	.cin(gnd),
	.combout(\core|always14~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~10 .lut_mask = 16'hFDF5;
defparam \core|always14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cycloneive_lcell_comb \core|Equal271~2 (
// Equation(s):
// \core|Equal271~2_combout  = (\core|pipeline2 [2] & (\core|Equal82~1_combout  & (\core|command_flag [3] & \core|Equal217~0_combout )))

	.dataa(\core|pipeline2 [2]),
	.datab(\core|Equal82~1_combout ),
	.datac(\core|command_flag [3]),
	.datad(\core|Equal217~0_combout ),
	.cin(gnd),
	.combout(\core|Equal271~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal271~2 .lut_mask = 16'h8000;
defparam \core|Equal271~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N24
cycloneive_lcell_comb \core|always14~4 (
// Equation(s):
// \core|always14~4_combout  = (!\core|Equal277~80_combout  & (((!\core|Equal82~1_combout ) # (!\core|pipeline2_cmd[6]~5_combout )) # (!\core|Equal88~2_combout )))

	.dataa(\core|Equal88~2_combout ),
	.datab(\core|pipeline2_cmd[6]~5_combout ),
	.datac(\core|Equal82~1_combout ),
	.datad(\core|Equal277~80_combout ),
	.cin(gnd),
	.combout(\core|always14~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~4 .lut_mask = 16'h007F;
defparam \core|always14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N28
cycloneive_lcell_comb \core|always14~14 (
// Equation(s):
// \core|always14~14_combout  = (\core|Equal271~2_combout ) # (((\core|Equal205~0_combout  & \core|Equal277~67_combout )) # (!\core|always14~4_combout ))

	.dataa(\core|Equal271~2_combout ),
	.datab(\core|Equal205~0_combout ),
	.datac(\core|Equal277~67_combout ),
	.datad(\core|always14~4_combout ),
	.cin(gnd),
	.combout(\core|always14~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~14 .lut_mask = 16'hEAFF;
defparam \core|always14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N8
cycloneive_lcell_comb \core|acc[4]~40 (
// Equation(s):
// \core|acc[4]~40_combout  = (\core|always14~10_combout ) # ((\core|always14~9_combout  & \core|always14~14_combout ))

	.dataa(gnd),
	.datab(\core|always14~9_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|always14~14_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~40 .lut_mask = 16'hFCF0;
defparam \core|acc[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
cycloneive_lcell_comb \core|Equal277~69 (
// Equation(s):
// \core|Equal277~69_combout  = (\core|Equal277~81_combout  & (!\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal277~81_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~69 .lut_mask = 16'h2000;
defparam \core|Equal277~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
cycloneive_lcell_comb \core|Equal277~70 (
// Equation(s):
// \core|Equal277~70_combout  = (\core|Equal277~81_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[6]~3_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal277~81_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~70_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~70 .lut_mask = 16'h8000;
defparam \core|Equal277~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneive_lcell_comb \core|acc~22 (
// Equation(s):
// \core|acc~22_combout  = (!\core|Equal277~69_combout  & (!\core|Equal277~70_combout  & ((!\core|Equal277~85_combout ) # (!\core|Equal207~1_combout ))))

	.dataa(\core|Equal207~1_combout ),
	.datab(\core|Equal277~85_combout ),
	.datac(\core|Equal277~69_combout ),
	.datad(\core|Equal277~70_combout ),
	.cin(gnd),
	.combout(\core|acc~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~22 .lut_mask = 16'h0007;
defparam \core|acc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N28
cycloneive_lcell_comb \core|acc~111 (
// Equation(s):
// \core|acc~111_combout  = (\core|acc~20_combout  & (\core|acc~21_combout  & ((!\core|command_flag [2]) # (!\core|pipeline1 [7]))))

	.dataa(\core|acc~20_combout ),
	.datab(\core|acc~21_combout ),
	.datac(\core|pipeline1 [7]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|acc~111_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~111 .lut_mask = 16'h0888;
defparam \core|acc~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
cycloneive_lcell_comb \core|acc~44 (
// Equation(s):
// \core|acc~44_combout  = (\core|acc~22_combout  & (!\core|acc~111_combout  & ((!\core|Equal137~0_combout ) # (!\core|acc~113_combout ))))

	.dataa(\core|acc~22_combout ),
	.datab(\core|acc~111_combout ),
	.datac(\core|acc~113_combout ),
	.datad(\core|Equal137~0_combout ),
	.cin(gnd),
	.combout(\core|acc~44_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~44 .lut_mask = 16'h0222;
defparam \core|acc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneive_lcell_comb \core|acc~42 (
// Equation(s):
// \core|acc~42_combout  = (\core|acc~20_combout  & (!\core|pipeline1_cmd[7]~2_combout  & (\core|pipeline1_cmd[0]~5_combout  & \core|Equal137~0_combout )))

	.dataa(\core|acc~20_combout ),
	.datab(\core|pipeline1_cmd[7]~2_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|Equal137~0_combout ),
	.cin(gnd),
	.combout(\core|acc~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~42 .lut_mask = 16'h2000;
defparam \core|acc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
cycloneive_lcell_comb \core|Equal277~75 (
// Equation(s):
// \core|Equal277~75_combout  = (\core|Equal92~0_combout  & (\core|Equal207~0_combout  & (!\core|pipeline1_cmd[0]~5_combout  & \core|Equal277~56_combout )))

	.dataa(\core|Equal92~0_combout ),
	.datab(\core|Equal207~0_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|Equal277~56_combout ),
	.cin(gnd),
	.combout(\core|Equal277~75_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~75 .lut_mask = 16'h0800;
defparam \core|Equal277~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
cycloneive_lcell_comb \core|acc~63 (
// Equation(s):
// \core|acc~63_combout  = (\core|acc [1] & ((\core|acc~42_combout ) # ((!\core|acc [2] & \core|Equal277~75_combout )))) # (!\core|acc [1] & (((!\core|acc [2] & \core|Equal277~75_combout ))))

	.dataa(\core|acc [1]),
	.datab(\core|acc~42_combout ),
	.datac(\core|acc [2]),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~63 .lut_mask = 16'h8F88;
defparam \core|acc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N8
cycloneive_lcell_comb \core|acc~62 (
// Equation(s):
// \core|acc~62_combout  = (\core|acc [3] & ((\core|acc~111_combout ) # ((\core|acc [6] & \core|Equal277~69_combout )))) # (!\core|acc [3] & (\core|acc [6] & (\core|Equal277~69_combout )))

	.dataa(\core|acc [3]),
	.datab(\core|acc [6]),
	.datac(\core|Equal277~69_combout ),
	.datad(\core|acc~111_combout ),
	.cin(gnd),
	.combout(\core|acc~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~62 .lut_mask = 16'hEAC0;
defparam \core|acc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \core|always14~11 (
// Equation(s):
// \core|always14~11_combout  = (\core|pipeline1_cmd[2]~6_combout  & (!\core|pipeline1_cmd[7]~2_combout  & (\core|pipeline1_cmd[4]~0_combout  & \core|pipeline1_cmd[5]~1_combout )))

	.dataa(\core|pipeline1_cmd[2]~6_combout ),
	.datab(\core|pipeline1_cmd[7]~2_combout ),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|pipeline1_cmd[5]~1_combout ),
	.cin(gnd),
	.combout(\core|always14~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~11 .lut_mask = 16'h2000;
defparam \core|always14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
cycloneive_lcell_comb \core|always14~12 (
// Equation(s):
// \core|always14~12_combout  = (\core|pipeline1_cmd[7]~2_combout  & (\core|acc~21_combout  & (!\core|pipeline1_cmd[2]~6_combout  & \core|pipeline1_cmd[1]~7_combout )))

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|acc~21_combout ),
	.datac(\core|pipeline1_cmd[2]~6_combout ),
	.datad(\core|pipeline1_cmd[1]~7_combout ),
	.cin(gnd),
	.combout(\core|always14~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~12 .lut_mask = 16'h0800;
defparam \core|always14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \core|always14~13 (
// Equation(s):
// \core|always14~13_combout  = (\core|pipeline1_cmd[3]~4_combout ) # ((!\core|always14~12_combout  & ((!\core|always14~11_combout ) # (!\core|always14~2_combout ))))

	.dataa(\core|always14~2_combout ),
	.datab(\core|always14~11_combout ),
	.datac(\core|always14~12_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|always14~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~13 .lut_mask = 16'hFF07;
defparam \core|always14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \core|wr_acc~18 (
// Equation(s):
// \core|wr_acc~18_combout  = (!\core|pipeline2 [4] & (\core|command_flag [3] & \core|pipeline2 [5]))

	.dataa(gnd),
	.datab(\core|pipeline2 [4]),
	.datac(\core|command_flag [3]),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|wr_acc~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~18 .lut_mask = 16'h3000;
defparam \core|wr_acc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \core|always14~16 (
// Equation(s):
// \core|always14~16_combout  = (((!\core|command_flag [3]) # (!\core|pipeline2 [7])) # (!\core|Equal217~0_combout )) # (!\core|wr_acc~18_combout )

	.dataa(\core|wr_acc~18_combout ),
	.datab(\core|Equal217~0_combout ),
	.datac(\core|pipeline2 [7]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|always14~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~16 .lut_mask = 16'h7FFF;
defparam \core|always14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \core|Equal281~0 (
// Equation(s):
// \core|Equal281~0_combout  = (\core|pipeline2_cmd[5]~7_combout  & (\core|Equal88~0_combout  & (\core|Equal220~0_combout  & \core|pipeline2_cmd[0]~1_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|Equal88~0_combout ),
	.datac(\core|Equal220~0_combout ),
	.datad(\core|pipeline2_cmd[0]~1_combout ),
	.cin(gnd),
	.combout(\core|Equal281~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal281~0 .lut_mask = 16'h8000;
defparam \core|Equal281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \core|always14~5 (
// Equation(s):
// \core|always14~5_combout  = (!\core|Equal281~0_combout  & ((\core|pipeline1_cmd[4]~0_combout ) # ((!\core|Equal277~55_combout ) # (!\core|pipeline1_cmd[5]~1_combout ))))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|Equal281~0_combout ),
	.datad(\core|Equal277~55_combout ),
	.cin(gnd),
	.combout(\core|always14~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~5 .lut_mask = 16'h0B0F;
defparam \core|always14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
cycloneive_lcell_comb \core|Equal280~0 (
// Equation(s):
// \core|Equal280~0_combout  = (\core|pipeline1_cmd[6]~3_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|pipeline1_cmd[7]~2_combout  & !\core|pipeline1_cmd[4]~0_combout )))

	.dataa(\core|pipeline1_cmd[6]~3_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|pipeline1_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|Equal280~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal280~0 .lut_mask = 16'h0080;
defparam \core|Equal280~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cycloneive_lcell_comb \core|always14~6 (
// Equation(s):
// \core|always14~6_combout  = ((!\core|Equal280~0_combout  & ((!\core|pipeline1_cmd[7]~2_combout ) # (!\core|Equal209~0_combout )))) # (!\core|pipeline1_cmd[3]~4_combout )

	.dataa(\core|Equal209~0_combout ),
	.datab(\core|Equal280~0_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|always14~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~6 .lut_mask = 16'h13FF;
defparam \core|always14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cycloneive_lcell_comb \core|always14~7 (
// Equation(s):
// \core|always14~7_combout  = (\core|always12~2_combout  & (\core|always14~16_combout  & (\core|always14~5_combout  & \core|always14~6_combout )))

	.dataa(\core|always12~2_combout ),
	.datab(\core|always14~16_combout ),
	.datac(\core|always14~5_combout ),
	.datad(\core|always14~6_combout ),
	.cin(gnd),
	.combout(\core|always14~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~7 .lut_mask = 16'h8000;
defparam \core|always14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N28
cycloneive_lcell_comb \core|acc~64 (
// Equation(s):
// \core|acc~64_combout  = (\core|always14~13_combout  & (((\core|ram_rd_data_0[2]~33_combout )))) # (!\core|always14~13_combout  & ((\core|always14~7_combout  & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\core|always14~7_combout  & 
// ((\core|ram_rd_data_0[2]~33_combout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\core|always14~13_combout ),
	.datac(\core|ram_rd_data_0[2]~33_combout ),
	.datad(\core|always14~7_combout ),
	.cin(gnd),
	.combout(\core|acc~64_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~64 .lut_mask = 16'hE2F0;
defparam \core|acc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N26
cycloneive_lcell_comb \core|acc~65 (
// Equation(s):
// \core|acc~65_combout  = (\core|acc~63_combout ) # ((\core|acc~62_combout ) # ((\core|acc~44_combout  & \core|acc~64_combout )))

	.dataa(\core|acc~44_combout ),
	.datab(\core|acc~63_combout ),
	.datac(\core|acc~62_combout ),
	.datad(\core|acc~64_combout ),
	.cin(gnd),
	.combout(\core|acc~65_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~65 .lut_mask = 16'hFEFC;
defparam \core|acc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N26
cycloneive_lcell_comb \core|acc_or[2]~18 (
// Equation(s):
// \core|acc_or[2]~18_combout  = (\core|ram_rd_data_0[2]~33_combout  & (((\core|acc [2] & !\core|Equal215~2_combout )) # (!\core|Equal277~60_combout ))) # (!\core|ram_rd_data_0[2]~33_combout  & (((\core|acc [2] & !\core|Equal215~2_combout ))))

	.dataa(\core|ram_rd_data_0[2]~33_combout ),
	.datab(\core|Equal277~60_combout ),
	.datac(\core|acc [2]),
	.datad(\core|Equal215~2_combout ),
	.cin(gnd),
	.combout(\core|acc_or[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[2]~18 .lut_mask = 16'h22F2;
defparam \core|acc_or[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N30
cycloneive_lcell_comb \core|acc_or[2]~26 (
// Equation(s):
// \core|acc_or[2]~26_combout  = (\core|acc_or[2]~18_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [2] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|acc_or[2]~18_combout ),
	.datab(\core|Equal215~2_combout ),
	.datac(\core|Equal277~60_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|acc_or[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[2]~26 .lut_mask = 16'hFEAA;
defparam \core|acc_or[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
cycloneive_lcell_comb \core|acc[4]~47 (
// Equation(s):
// \core|acc[4]~47_combout  = (!\core|always14~10_combout  & \core|always14~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always14~10_combout ),
	.datad(\core|always14~9_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~47 .lut_mask = 16'h0F00;
defparam \core|acc[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N20
cycloneive_lcell_comb \core|acc~66 (
// Equation(s):
// \core|acc~66_combout  = (\core|acc[4]~40_combout  & (((\core|acc[4]~47_combout )))) # (!\core|acc[4]~40_combout  & ((\core|acc[4]~47_combout  & (\core|acc~65_combout )) # (!\core|acc[4]~47_combout  & ((\core|acc_or[2]~26_combout )))))

	.dataa(\core|acc[4]~40_combout ),
	.datab(\core|acc~65_combout ),
	.datac(\core|acc_or[2]~26_combout ),
	.datad(\core|acc[4]~47_combout ),
	.cin(gnd),
	.combout(\core|acc~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~66 .lut_mask = 16'hEE50;
defparam \core|acc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneive_lcell_comb \core|acc_and~4 (
// Equation(s):
// \core|acc_and~4_combout  = (\core|Equal213~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\core|Equal213~1_combout  & ((\core|acc [2])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|acc [2]),
	.datad(\core|Equal213~1_combout ),
	.cin(gnd),
	.combout(\core|acc_and~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~4 .lut_mask = 16'hCCF0;
defparam \core|acc_and~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N22
cycloneive_lcell_comb \core|acc_and[2]~5 (
// Equation(s):
// \core|acc_and[2]~5_combout  = (\core|acc_and~4_combout  & ((\core|Equal277~59_combout  & ((\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\core|Equal277~59_combout  & (\core|ram_rd_data_0[2]~33_combout ))))

	.dataa(\core|ram_rd_data_0[2]~33_combout ),
	.datab(\core|acc_and~4_combout ),
	.datac(\core|Equal277~59_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|acc_and[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[2]~5 .lut_mask = 16'hC808;
defparam \core|acc_and[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N16
cycloneive_lcell_comb \core|acc_xor~2 (
// Equation(s):
// \core|acc_xor~2_combout  = (\core|Equal277~80_combout  & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\core|Equal277~80_combout  & ((\core|ram_rd_data_0[2]~33_combout )))

	.dataa(\core|Equal277~80_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\core|ram_rd_data_0[2]~33_combout ),
	.cin(gnd),
	.combout(\core|acc_xor~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~2 .lut_mask = 16'hDD88;
defparam \core|acc_xor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneive_lcell_comb \core|acc_xor[2] (
// Equation(s):
// \core|acc_xor [2] = \core|acc_xor~2_combout  $ (((\core|Equal217~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\core|Equal217~1_combout  & ((\core|acc [2])))))

	.dataa(\core|Equal217~1_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|acc [2]),
	.datad(\core|acc_xor~2_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [2]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[2] .lut_mask = 16'h27D8;
defparam \core|acc_xor[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N18
cycloneive_lcell_comb \core|acc~67 (
// Equation(s):
// \core|acc~67_combout  = (\core|acc[4]~40_combout  & ((\core|acc~66_combout  & ((\core|acc_xor [2]))) # (!\core|acc~66_combout  & (\core|acc_and[2]~5_combout )))) # (!\core|acc[4]~40_combout  & (\core|acc~66_combout ))

	.dataa(\core|acc[4]~40_combout ),
	.datab(\core|acc~66_combout ),
	.datac(\core|acc_and[2]~5_combout ),
	.datad(\core|acc_xor [2]),
	.cin(gnd),
	.combout(\core|acc~67_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~67 .lut_mask = 16'hEC64;
defparam \core|acc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
cycloneive_lcell_comb \core|acc_div_ans[2]~22 (
// Equation(s):
// \core|acc_div_ans[2]~22_combout  = (\core|b [7]) # ((\core|LessThan4~10_combout ) # (\core|b [6]))

	.dataa(gnd),
	.datab(\core|b [7]),
	.datac(\core|LessThan4~10_combout ),
	.datad(\core|b [6]),
	.cin(gnd),
	.combout(\core|acc_div_ans[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[2]~22 .lut_mask = 16'hFFFC;
defparam \core|acc_div_ans[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N12
cycloneive_lcell_comb \core|acc~68 (
// Equation(s):
// \core|acc~68_combout  = (\core|Equal277~71_combout  & (((!\core|acc[4]~39_combout  & !\core|acc_div_ans[2]~22_combout )))) # (!\core|Equal277~71_combout  & ((\core|acc~67_combout ) # ((\core|acc[4]~39_combout ))))

	.dataa(\core|Equal277~71_combout ),
	.datab(\core|acc~67_combout ),
	.datac(\core|acc[4]~39_combout ),
	.datad(\core|acc_div_ans[2]~22_combout ),
	.cin(gnd),
	.combout(\core|acc~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~68 .lut_mask = 16'h545E;
defparam \core|acc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N6
cycloneive_lcell_comb \core|acc~69 (
// Equation(s):
// \core|acc~69_combout  = (\core|acc[4]~39_combout  & ((\core|acc~68_combout  & (!\core|WideXor0~0_combout )) # (!\core|acc~68_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT2 ))))) # (!\core|acc[4]~39_combout  & (((\core|acc~68_combout ))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|WideXor0~0_combout ),
	.datac(\core|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datad(\core|acc~68_combout ),
	.cin(gnd),
	.combout(\core|acc~69_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~69 .lut_mask = 16'h77A0;
defparam \core|acc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~55 (
// Equation(s):
// \core|ram_wr_data_buf~55_combout  = (\core|ram_wr_data_buf~20_combout  & ((\core|acc_xor [2]) # ((!\core|always12~1_combout  & \core|acc_and[2]~5_combout )))) # (!\core|ram_wr_data_buf~20_combout  & (!\core|always12~1_combout  & 
// (\core|acc_and[2]~5_combout )))

	.dataa(\core|ram_wr_data_buf~20_combout ),
	.datab(\core|always12~1_combout ),
	.datac(\core|acc_and[2]~5_combout ),
	.datad(\core|acc_xor [2]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~55 .lut_mask = 16'hBA30;
defparam \core|ram_wr_data_buf~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \core|ram_wr_data_buf~50 (
// Equation(s):
// \core|ram_wr_data_buf~50_combout  = (\rom|altsyncram_component|auto_generated|q_a [2] & ((\core|ram_wr_data_buf~37_combout ) # ((\core|pc [10] & \core|ram_wr_data_buf~36_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a [2] & (\core|pc [10] & 
// ((\core|ram_wr_data_buf~36_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\core|pc [10]),
	.datac(\core|ram_wr_data_buf~37_combout ),
	.datad(\core|ram_wr_data_buf~36_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~50_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~50 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \core|Decoder0~2 (
// Equation(s):
// \core|Decoder0~2_combout  = (!\core|pipeline1 [2] & (\core|ram_wr_data_bit_operate~2_combout  & (\core|pipeline1 [1] & !\core|pipeline1 [0])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~2 .lut_mask = 16'h0040;
defparam \core|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \core|ram_wr_data_buf~51 (
// Equation(s):
// \core|ram_wr_data_buf~51_combout  = (\core|ram_wr_data_buf~39_combout  & ((\core|Decoder0~2_combout  & ((\core|ram_wr_data_buf~29_combout ))) # (!\core|Decoder0~2_combout  & (\core|ram_rd_data_0[2]~33_combout ))))

	.dataa(\core|ram_wr_data_buf~39_combout ),
	.datab(\core|Decoder0~2_combout ),
	.datac(\core|ram_rd_data_0[2]~33_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~51_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~51 .lut_mask = 16'hA820;
defparam \core|ram_wr_data_buf~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \core|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[2]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[2] .is_wysiwyg = "true";
defparam \core|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \core|ram_wr_data_buf~52 (
// Equation(s):
// \core|ram_wr_data_buf~52_combout  = (\core|ram_wr_data_buf~50_combout ) # ((\core|ram_wr_data_buf~51_combout ) # ((\core|ram_wr_data_buf~41_combout  & \core|pc [2])))

	.dataa(\core|ram_wr_data_buf~50_combout ),
	.datab(\core|ram_wr_data_buf~41_combout ),
	.datac(\core|ram_wr_data_buf~51_combout ),
	.datad(\core|pc [2]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~52_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~52 .lut_mask = 16'hFEFA;
defparam \core|ram_wr_data_buf~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneive_lcell_comb \core|Add8~17 (
// Equation(s):
// \core|Add8~17_combout  = \core|Add8~16  $ (((\core|always18~2_combout ) # (!\core|always18~1_combout )))

	.dataa(gnd),
	.datab(\core|always18~1_combout ),
	.datac(gnd),
	.datad(\core|always18~2_combout ),
	.cin(\core|Add8~16 ),
	.combout(\core|Add8~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add8~17 .lut_mask = 16'h0FC3;
defparam \core|Add8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneive_lcell_comb \core|Add11~1 (
// Equation(s):
// \core|Add11~1_combout  = (\core|add_b[7]~0_combout  & ((\core|Add8~17_combout ) # (\core|sub_flag~0_combout  $ (\core|add_a[7]~7_combout )))) # (!\core|add_b[7]~0_combout  & (\core|Add8~17_combout  & (\core|sub_flag~0_combout  $ (\core|add_a[7]~7_combout 
// ))))

	.dataa(\core|sub_flag~0_combout ),
	.datab(\core|add_b[7]~0_combout ),
	.datac(\core|add_a[7]~7_combout ),
	.datad(\core|Add8~17_combout ),
	.cin(gnd),
	.combout(\core|Add11~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add11~1 .lut_mask = 16'hDE48;
defparam \core|Add11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N28
cycloneive_lcell_comb \core|psw_ov~2 (
// Equation(s):
// \core|psw_ov~2_combout  = (\core|acc_div_ans[7]~5_combout  & !\core|b [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|acc_div_ans[7]~5_combout ),
	.datad(\core|b [0]),
	.cin(gnd),
	.combout(\core|psw_ov~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ov~2 .lut_mask = 16'h00F0;
defparam \core|psw_ov~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
cycloneive_lcell_comb \core|psw_ov~3 (
// Equation(s):
// \core|psw_ov~3_combout  = (\core|pipeline1_cmd[5]~1_combout  & (\core|psw_ov~q )) # (!\core|pipeline1_cmd[5]~1_combout  & ((\core|Equal277~71_combout  & ((\core|psw_ov~2_combout ))) # (!\core|Equal277~71_combout  & (\core|psw_ov~q ))))

	.dataa(\core|pipeline1_cmd[5]~1_combout ),
	.datab(\core|psw_ov~q ),
	.datac(\core|psw_ov~2_combout ),
	.datad(\core|Equal277~71_combout ),
	.cin(gnd),
	.combout(\core|psw_ov~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ov~3 .lut_mask = 16'hD8CC;
defparam \core|psw_ov~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N14
cycloneive_lcell_comb \core|Equal287~0 (
// Equation(s):
// \core|Equal287~0_combout  = (\core|Mult0|auto_generated|mac_out2~DATAOUT9 ) # ((\core|Mult0|auto_generated|mac_out2~DATAOUT8 ) # ((\core|Mult0|auto_generated|mac_out2~DATAOUT15 ) # (\core|Mult0|auto_generated|mac_out2~DATAOUT13 )))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\core|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(\core|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datad(\core|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.cin(gnd),
	.combout(\core|Equal287~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal287~0 .lut_mask = 16'hFFFE;
defparam \core|Equal287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
cycloneive_lcell_comb \core|Equal287~1 (
// Equation(s):
// \core|Equal287~1_combout  = (\core|Mult0|auto_generated|mac_out2~DATAOUT10 ) # ((\core|Mult0|auto_generated|mac_out2~DATAOUT11 ) # ((\core|Mult0|auto_generated|mac_out2~DATAOUT14 ) # (\core|Mult0|auto_generated|mac_out2~DATAOUT12 )))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\core|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(\core|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datad(\core|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.cin(gnd),
	.combout(\core|Equal287~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal287~1 .lut_mask = 16'hFFFE;
defparam \core|Equal287~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
cycloneive_lcell_comb \core|psw_ov~4 (
// Equation(s):
// \core|psw_ov~4_combout  = (\core|Equal277~73_combout  & (((\core|Equal287~0_combout ) # (\core|Equal287~1_combout )))) # (!\core|Equal277~73_combout  & (\core|psw_ov~3_combout ))

	.dataa(\core|psw_ov~3_combout ),
	.datab(\core|Equal287~0_combout ),
	.datac(\core|Equal287~1_combout ),
	.datad(\core|Equal277~73_combout ),
	.cin(gnd),
	.combout(\core|psw_ov~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ov~4 .lut_mask = 16'hFCAA;
defparam \core|psw_ov~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \core|psw_ov~5 (
// Equation(s):
// \core|psw_ov~5_combout  = (\core|wr_acc~22_combout  & (((\core|psw_ov~4_combout )))) # (!\core|wr_acc~22_combout  & (\core|Add11~1_combout  $ ((\core|Add8~17_combout ))))

	.dataa(\core|wr_acc~22_combout ),
	.datab(\core|Add11~1_combout ),
	.datac(\core|Add8~17_combout ),
	.datad(\core|psw_ov~4_combout ),
	.cin(gnd),
	.combout(\core|psw_ov~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ov~5 .lut_mask = 16'hBE14;
defparam \core|psw_ov~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \core|psw_ov~6 (
// Equation(s):
// \core|psw_ov~6_combout  = (\core|Equal201~0_combout  & ((\core|data_wr_en_buf~11_combout  & (\core|same_byte[2]~5_combout )) # (!\core|data_wr_en_buf~11_combout  & ((\core|psw_ov~5_combout ))))) # (!\core|Equal201~0_combout  & (((\core|psw_ov~5_combout 
// ))))

	.dataa(\core|Equal201~0_combout ),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(\core|same_byte[2]~5_combout ),
	.datad(\core|psw_ov~5_combout ),
	.cin(gnd),
	.combout(\core|psw_ov~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_ov~6 .lut_mask = 16'hF780;
defparam \core|psw_ov~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N9
dffeas \core|psw_ov (
	.clk(\clk~input_o ),
	.d(\core|psw_ov~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_ov~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_ov .is_wysiwyg = "true";
defparam \core|psw_ov .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \ram|sfr|p1_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[2] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \ram|sfr|Selector5~0 (
// Equation(s):
// \ram|sfr|Selector5~0_combout  = (\ram|address [5] & (((\ram|sfr|p3_out_en~combout )))) # (!\ram|address [5] & (\ram|sfr|p1_out_en~combout  & (!\ram|sfr|p1_reg [2])))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p1_out_en~combout ),
	.datac(\ram|sfr|p1_reg [2]),
	.datad(\ram|sfr|p3_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector5~0 .lut_mask = 16'hAE04;
defparam \ram|sfr|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \p0[2]~input (
	.i(p0[2]),
	.ibar(gnd),
	.o(\p0[2]~input_o ));
// synopsys translate_off
defparam \p0[2]~input .bus_hold = "false";
defparam \p0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \ram|sfr|p3_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[2] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \ram|sfr|p2_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[2] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \ram|sfr|Selector5~1 (
// Equation(s):
// \ram|sfr|Selector5~1_combout  = (\ram|address [4] & (((\ram|sfr|p3_reg [2])))) # (!\ram|address [4] & (\ram|sfr|p2_out_en~combout  & ((!\ram|sfr|p2_reg [2]))))

	.dataa(\ram|sfr|p2_out_en~combout ),
	.datab(\ram|address [4]),
	.datac(\ram|sfr|p3_reg [2]),
	.datad(\ram|sfr|p2_reg [2]),
	.cin(gnd),
	.combout(\ram|sfr|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector5~1 .lut_mask = 16'hC0E2;
defparam \ram|sfr|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \ram|sfr|Selector5~2 (
// Equation(s):
// \ram|sfr|Selector5~2_combout  = (\ram|address [5] & ((\ram|sfr|Selector5~1_combout  $ (!\ram|address [4])))) # (!\ram|address [5] & (\p0[2]~input_o  & ((!\ram|address [4]))))

	.dataa(\p0[2]~input_o ),
	.datab(\ram|sfr|Selector5~1_combout ),
	.datac(\ram|address [5]),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector5~2 .lut_mask = 16'hC03A;
defparam \ram|sfr|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \ram|sfr|Selector5~3 (
// Equation(s):
// \ram|sfr|Selector5~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector5~2_combout ) # ((!\ram|sfr|Selector5~0_combout  & \ram|address [4]))))

	.dataa(\ram|sfr|Selector5~0_combout ),
	.datab(\ram|sfr|Selector5~2_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|sfr|p0_out_en~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector5~3 .lut_mask = 16'hDC00;
defparam \ram|sfr|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \ram|sfr|q[2] (
// Equation(s):
// \ram|sfr|q [2] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector5~3_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [2]))

	.dataa(gnd),
	.datab(\ram|sfr|q [2]),
	.datac(\ram|sfr|Selector5~3_combout ),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [2]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[2] .lut_mask = 16'hF0CC;
defparam \ram|sfr|q[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\core|xdata_wr_en~0_combout ),
	.portare(\core|xdata_rd_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core|same_byte[7]~0_combout ,\core|same_byte[2]~5_combout }),
	.portaaddr({\ram|address [11],\ram|address [10],\ram|address [9],\ram|address [8],\ram|address [7],\ram|address [6],\ram|address [5],\ram|address [4],\ram|address [3],\ram|address [2],\ram|address [1],\ram|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|xdata|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated|ALTSYNCRAM";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \ram|rd_data[2]~10 (
// Equation(s):
// \ram|rd_data[2]~10_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & (\ram|sfr|q [2])) # (!\ram|sfr_rd_en~0_combout  & ((\ram|xdata|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\ram|sfr|q [2]),
	.datab(\ram|xdata|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ram|sfr_rd_en~0_combout ),
	.datad(\ram|main_rd_en~combout ),
	.cin(gnd),
	.combout(\ram|rd_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[2]~10 .lut_mask = 16'h00AC;
defparam \ram|rd_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \ram|rd_data[2]~11 (
// Equation(s):
// \ram|rd_data[2]~11_combout  = (\ram|rd_data[2]~10_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [2] & \ram|main_rd_en~combout ))

	.dataa(gnd),
	.datab(\ram|data|altsyncram_component|auto_generated|q_a [2]),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|rd_data[2]~10_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[2]~11 .lut_mask = 16'hFFC0;
defparam \ram|rd_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \ram|rd_data[2] (
// Equation(s):
// \ram|rd_data [2] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data [2])) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data[2]~11_combout )))

	.dataa(gnd),
	.datab(\ram|rd_data [2]),
	.datac(\ram|rd_data[2]~11_combout ),
	.datad(\ram|address[0]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|rd_data [2]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[2] .lut_mask = 16'hCCF0;
defparam \ram|rd_data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \core|ram_rd_data_0[2]~29 (
// Equation(s):
// \core|ram_rd_data_0[2]~29_combout  = (\core|ram_rd_data_0[7]~2_combout  & (((\core|ram_rd_data_0[7]~3_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[7]~3_combout  & (\core|b [2])) # (!\core|ram_rd_data_0[7]~3_combout  & 
// ((\ram|rd_data [2])))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\core|b [2]),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\ram|rd_data [2]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[2]~29 .lut_mask = 16'hE5E0;
defparam \core|ram_rd_data_0[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \core|ram_rd_data_0[2]~30 (
// Equation(s):
// \core|ram_rd_data_0[2]~30_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[2]~29_combout  & ((\core|dp [2]))) # (!\core|ram_rd_data_0[2]~29_combout  & (\core|sp [2])))) # (!\core|ram_rd_data_0[7]~2_combout  & 
// (((\core|ram_rd_data_0[2]~29_combout ))))

	.dataa(\core|ram_rd_data_0[7]~2_combout ),
	.datab(\core|sp [2]),
	.datac(\core|dp [2]),
	.datad(\core|ram_rd_data_0[2]~29_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[2]~30 .lut_mask = 16'hF588;
defparam \core|ram_rd_data_0[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \core|ram_rd_data_0[2]~31 (
// Equation(s):
// \core|ram_rd_data_0[2]~31_combout  = (\core|ram_rd_data_0[7]~0_combout  & (((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[7]~1_combout  & (\core|dp [10])) # (!\core|ram_rd_data_0[7]~1_combout  & 
// ((\core|ram_rd_data_0[2]~30_combout )))))

	.dataa(\core|dp [10]),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[2]~30_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[2]~31 .lut_mask = 16'hE3E0;
defparam \core|ram_rd_data_0[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \core|ram_rd_data_0[2]~32 (
// Equation(s):
// \core|ram_rd_data_0[2]~32_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[2]~31_combout  & (\core|acc [2])) # (!\core|ram_rd_data_0[2]~31_combout  & ((\core|psw_ov~q ))))) # (!\core|ram_rd_data_0[7]~0_combout  & 
// (((\core|ram_rd_data_0[2]~31_combout ))))

	.dataa(\core|acc [2]),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|psw_ov~q ),
	.datad(\core|ram_rd_data_0[2]~31_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[2]~32 .lut_mask = 16'hBBC0;
defparam \core|ram_rd_data_0[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~101 (
// Equation(s):
// \core|ram_wr_data_buf~101_combout  = (\core|ram_wr_data_buf~43_combout  & ((\core|same_flag~q  & ((\core|same_byte [2]))) # (!\core|same_flag~q  & (\core|ram_rd_data_0[2]~32_combout ))))

	.dataa(\core|ram_wr_data_buf~43_combout ),
	.datab(\core|ram_rd_data_0[2]~32_combout ),
	.datac(\core|same_byte [2]),
	.datad(\core|same_flag~q ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~101_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~101 .lut_mask = 16'hA088;
defparam \core|ram_wr_data_buf~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~53 (
// Equation(s):
// \core|ram_wr_data_buf~53_combout  = (\core|ram_wr_data_buf~18_combout  & ((\core|acc [2]) # ((\core|ram_wr_data_buf~44_combout  & \core|pc_add1[2]~4_combout )))) # (!\core|ram_wr_data_buf~18_combout  & (\core|ram_wr_data_buf~44_combout  & 
// (\core|pc_add1[2]~4_combout )))

	.dataa(\core|ram_wr_data_buf~18_combout ),
	.datab(\core|ram_wr_data_buf~44_combout ),
	.datac(\core|pc_add1[2]~4_combout ),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~53 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~54 (
// Equation(s):
// \core|ram_wr_data_buf~54_combout  = (\core|data_wr_en_buf~0_combout  & ((\core|ram_wr_data_buf~52_combout ) # ((\core|ram_wr_data_buf~101_combout ) # (\core|ram_wr_data_buf~53_combout ))))

	.dataa(\core|ram_wr_data_buf~52_combout ),
	.datab(\core|data_wr_en_buf~0_combout ),
	.datac(\core|ram_wr_data_buf~101_combout ),
	.datad(\core|ram_wr_data_buf~53_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~54 .lut_mask = 16'hCCC8;
defparam \core|ram_wr_data_buf~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \core|ram_wr_data_buf~56 (
// Equation(s):
// \core|ram_wr_data_buf~56_combout  = (\core|ram_wr_data_buf~55_combout ) # ((\core|ram_wr_data_buf~54_combout ) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[2]~26_combout )))

	.dataa(\core|ram_wr_data_buf~98_combout ),
	.datab(\core|ram_wr_data_buf~55_combout ),
	.datac(\core|acc_or[2]~26_combout ),
	.datad(\core|ram_wr_data_buf~54_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~56 .lut_mask = 16'hFFEC;
defparam \core|ram_wr_data_buf~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \core|acc[2]~6 (
// Equation(s):
// \core|acc[2]~6_combout  = (\core|always14~15_combout  & ((\core|ram_wr_data_buf~56_combout ))) # (!\core|always14~15_combout  & (\core|acc~69_combout ))

	.dataa(\core|acc~69_combout ),
	.datab(\core|always14~15_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~56_combout ),
	.cin(gnd),
	.combout(\core|acc[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[2]~6 .lut_mask = 16'hEE22;
defparam \core|acc[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \core|acc~38 (
// Equation(s):
// \core|acc~38_combout  = (\core|always14~15_combout  & (!\core|always15~3_combout )) # (!\core|always14~15_combout  & ((!\core|always15~2_combout )))

	.dataa(\core|always14~15_combout ),
	.datab(\core|always15~3_combout ),
	.datac(gnd),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|acc~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~38 .lut_mask = 16'h2277;
defparam \core|acc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneive_lcell_comb \core|acc~24 (
// Equation(s):
// \core|acc~24_combout  = (!\core|Equal277~73_combout  & (!\core|Equal277~72_combout  & ((\core|pipeline1_cmd[5]~1_combout ) # (!\core|Equal277~71_combout ))))

	.dataa(\core|Equal277~73_combout ),
	.datab(\core|Equal277~72_combout ),
	.datac(\core|pipeline1_cmd[5]~1_combout ),
	.datad(\core|Equal277~71_combout ),
	.cin(gnd),
	.combout(\core|acc~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~24 .lut_mask = 16'h1011;
defparam \core|acc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
cycloneive_lcell_comb \core|acc[4]~52 (
// Equation(s):
// \core|acc[4]~52_combout  = (\core|always14~13_combout  & (!\core|always14~14_combout  & (!\core|always14~10_combout  & \core|acc~44_combout )))

	.dataa(\core|always14~13_combout ),
	.datab(\core|always14~14_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|acc~44_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~52 .lut_mask = 16'h0200;
defparam \core|acc[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N8
cycloneive_lcell_comb \core|acc[4]~112 (
// Equation(s):
// \core|acc[4]~112_combout  = (\core|acc~24_combout  & (\core|acc[4]~52_combout  & (\core|always14~9_combout  & \core|always14~7_combout )))

	.dataa(\core|acc~24_combout ),
	.datab(\core|acc[4]~52_combout ),
	.datac(\core|always14~9_combout ),
	.datad(\core|always14~7_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~112_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~112 .lut_mask = 16'h8000;
defparam \core|acc[4]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneive_lcell_comb \core|da_high~9 (
// Equation(s):
// \core|da_high~9_combout  = (\core|psw_ac~q ) # ((\core|acc [3] & ((\core|acc [1]) # (\core|acc [2]))))

	.dataa(\core|acc [3]),
	.datab(\core|acc [1]),
	.datac(\core|psw_ac~q ),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|da_high~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high~9 .lut_mask = 16'hFAF8;
defparam \core|da_high~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N20
cycloneive_lcell_comb \core|acc[3]~70 (
// Equation(s):
// \core|acc[3]~70_combout  = (\core|acc[4]~112_combout  & ((\core|Equal225~0_combout ) # ((\core|Equal277~72_combout  & !\core|da_high~9_combout )))) # (!\core|acc[4]~112_combout  & (\core|Equal277~72_combout  & (!\core|da_high~9_combout )))

	.dataa(\core|acc[4]~112_combout ),
	.datab(\core|Equal277~72_combout ),
	.datac(\core|da_high~9_combout ),
	.datad(\core|Equal225~0_combout ),
	.cin(gnd),
	.combout(\core|acc[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[3]~70 .lut_mask = 16'hAE0C;
defparam \core|acc[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \core|acc[3]~71 (
// Equation(s):
// \core|acc[3]~71_combout  = (\core|work_en~0_combout  & (((\core|always14~15_combout ) # (!\core|acc[3]~70_combout )) # (!\core|always15~2_combout )))

	.dataa(\core|always15~2_combout ),
	.datab(\core|work_en~0_combout ),
	.datac(\core|acc[3]~70_combout ),
	.datad(\core|always14~15_combout ),
	.cin(gnd),
	.combout(\core|acc[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[3]~71 .lut_mask = 16'hCC4C;
defparam \core|acc[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \core|acc[2] (
	.clk(\clk~input_o ),
	.d(\core|acc[2]~6_combout ),
	.asdata(\core|Add4~16_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|acc[3]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[2] .is_wysiwyg = "true";
defparam \core|acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneive_lcell_comb \core|add_a[2]~2 (
// Equation(s):
// \core|add_a[2]~2_combout  = (\core|always15~2_combout  & (((\core|ram_rd_data_0[2]~33_combout  & !\core|always15~3_combout )))) # (!\core|always15~2_combout  & (\core|acc [2]))

	.dataa(\core|acc [2]),
	.datab(\core|ram_rd_data_0[2]~33_combout ),
	.datac(\core|always15~3_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[2]~2 .lut_mask = 16'h0CAA;
defparam \core|add_a[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \core|Add4~8 (
// Equation(s):
// \core|Add4~8_combout  = (\core|Equal277~56_combout  & (!\core|pipeline1_cmd[6]~3_combout  & (\core|always16~5_combout  & \rom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\core|Equal277~56_combout ),
	.datab(\core|pipeline1_cmd[6]~3_combout ),
	.datac(\core|always16~5_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~8 .lut_mask = 16'h2000;
defparam \core|Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \core|Add4~9 (
// Equation(s):
// \core|Add4~9_combout  = (\core|always16~4_combout  & (((\core|ram_rd_data_0[1]~43_combout  & !\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & ((\core|Add4~8_combout ) # ((\core|sub_flag~0_combout ))))

	.dataa(\core|Add4~8_combout ),
	.datab(\core|always16~4_combout ),
	.datac(\core|ram_rd_data_0[1]~43_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~9 .lut_mask = 16'h33E2;
defparam \core|Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \core|Add4~10 (
// Equation(s):
// \core|Add4~10_combout  = (\core|Add4~0_combout  & ((\core|Add4~9_combout  & (!\rom|altsyncram_component|auto_generated|q_a [1])) # (!\core|Add4~9_combout  & ((!\core|ram_rd_data_0[1]~43_combout ))))) # (!\core|Add4~0_combout  & (((\core|Add4~9_combout 
// ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(\core|Add4~0_combout ),
	.datad(\core|Add4~9_combout ),
	.cin(gnd),
	.combout(\core|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~10 .lut_mask = 16'h5F30;
defparam \core|Add4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneive_lcell_comb \core|Add4~6 (
// Equation(s):
// \core|Add4~6_combout  = (\core|Add4~3_combout  & ((\core|add_a[0]~0_combout  & (\core|Add4~5_cout  & VCC)) # (!\core|add_a[0]~0_combout  & (!\core|Add4~5_cout )))) # (!\core|Add4~3_combout  & ((\core|add_a[0]~0_combout  & (!\core|Add4~5_cout )) # 
// (!\core|add_a[0]~0_combout  & ((\core|Add4~5_cout ) # (GND)))))
// \core|Add4~7  = CARRY((\core|Add4~3_combout  & (!\core|add_a[0]~0_combout  & !\core|Add4~5_cout )) # (!\core|Add4~3_combout  & ((!\core|Add4~5_cout ) # (!\core|add_a[0]~0_combout ))))

	.dataa(\core|Add4~3_combout ),
	.datab(\core|add_a[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add4~5_cout ),
	.combout(\core|Add4~6_combout ),
	.cout(\core|Add4~7 ));
// synopsys translate_off
defparam \core|Add4~6 .lut_mask = 16'h9617;
defparam \core|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneive_lcell_comb \core|Add4~11 (
// Equation(s):
// \core|Add4~11_combout  = ((\core|add_a[1]~1_combout  $ (\core|Add4~10_combout  $ (!\core|Add4~7 )))) # (GND)
// \core|Add4~12  = CARRY((\core|add_a[1]~1_combout  & ((\core|Add4~10_combout ) # (!\core|Add4~7 ))) # (!\core|add_a[1]~1_combout  & (\core|Add4~10_combout  & !\core|Add4~7 )))

	.dataa(\core|add_a[1]~1_combout ),
	.datab(\core|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add4~7 ),
	.combout(\core|Add4~11_combout ),
	.cout(\core|Add4~12 ));
// synopsys translate_off
defparam \core|Add4~11 .lut_mask = 16'h698E;
defparam \core|Add4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneive_lcell_comb \core|Add4~16 (
// Equation(s):
// \core|Add4~16_combout  = (\core|Add4~15_combout  & ((\core|add_a[2]~2_combout  & (\core|Add4~12  & VCC)) # (!\core|add_a[2]~2_combout  & (!\core|Add4~12 )))) # (!\core|Add4~15_combout  & ((\core|add_a[2]~2_combout  & (!\core|Add4~12 )) # 
// (!\core|add_a[2]~2_combout  & ((\core|Add4~12 ) # (GND)))))
// \core|Add4~17  = CARRY((\core|Add4~15_combout  & (!\core|add_a[2]~2_combout  & !\core|Add4~12 )) # (!\core|Add4~15_combout  & ((!\core|Add4~12 ) # (!\core|add_a[2]~2_combout ))))

	.dataa(\core|Add4~15_combout ),
	.datab(\core|add_a[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add4~12 ),
	.combout(\core|Add4~16_combout ),
	.cout(\core|Add4~17 ));
// synopsys translate_off
defparam \core|Add4~16 .lut_mask = 16'h9617;
defparam \core|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \core|same_byte[2]~5 (
// Equation(s):
// \core|same_byte[2]~5_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~56_combout ))) # (!\core|always15~3_combout  & (\core|Add4~16_combout ))

	.dataa(\core|Add4~16_combout ),
	.datab(\core|always15~3_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~56_combout ),
	.cin(gnd),
	.combout(\core|same_byte[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[2]~5 .lut_mask = 16'hEE22;
defparam \core|same_byte[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \core|always10~8 (
// Equation(s):
// \core|always10~8_combout  = (\core|ram_rd_addr_buf[5]~38_combout  & (\core|always10~1_combout  & (\core|ram_rd_addr_buf[4]~66_combout  & \core|always10~0_combout )))

	.dataa(\core|ram_rd_addr_buf[5]~38_combout ),
	.datab(\core|always10~1_combout ),
	.datac(\core|ram_rd_addr_buf[4]~66_combout ),
	.datad(\core|always10~0_combout ),
	.cin(gnd),
	.combout(\core|always10~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~8 .lut_mask = 16'h8000;
defparam \core|always10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \core|same_byte[2] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[2]~5_combout ),
	.asdata(\core|always10~8_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[2] .is_wysiwyg = "true";
defparam \core|same_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \core|ram_rd_data_0[2]~33 (
// Equation(s):
// \core|ram_rd_data_0[2]~33_combout  = (\core|same_flag~q  & (\core|same_byte [2])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[2]~32_combout )))

	.dataa(\core|same_flag~q ),
	.datab(gnd),
	.datac(\core|same_byte [2]),
	.datad(\core|ram_rd_data_0[2]~32_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[2]~33 .lut_mask = 16'hF5A0;
defparam \core|ram_rd_data_0[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \core|Add4~14 (
// Equation(s):
// \core|Add4~14_combout  = (\core|always16~4_combout  & (((\core|ram_rd_data_0[2]~33_combout  & !\core|sub_flag~0_combout )))) # (!\core|always16~4_combout  & ((\core|Add4~13_combout ) # ((\core|sub_flag~0_combout ))))

	.dataa(\core|Add4~13_combout ),
	.datab(\core|ram_rd_data_0[2]~33_combout ),
	.datac(\core|always16~4_combout ),
	.datad(\core|sub_flag~0_combout ),
	.cin(gnd),
	.combout(\core|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~14 .lut_mask = 16'h0FCA;
defparam \core|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \core|Add4~15 (
// Equation(s):
// \core|Add4~15_combout  = (\core|Add4~14_combout  & (((!\core|Add4~0_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\core|Add4~14_combout  & (((\core|Add4~0_combout  & !\core|ram_rd_data_0[2]~33_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\core|Add4~14_combout ),
	.datac(\core|Add4~0_combout ),
	.datad(\core|ram_rd_data_0[2]~33_combout ),
	.cin(gnd),
	.combout(\core|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add4~15 .lut_mask = 16'h4C7C;
defparam \core|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \core|same_byte[3]~4 (
// Equation(s):
// \core|same_byte[3]~4_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~63_combout ))) # (!\core|always15~3_combout  & (\core|Add4~21_combout ))

	.dataa(gnd),
	.datab(\core|always15~3_combout ),
	.datac(\core|Add4~21_combout ),
	.datad(\core|ram_wr_data_buf~63_combout ),
	.cin(gnd),
	.combout(\core|same_byte[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[3]~4 .lut_mask = 16'hFC30;
defparam \core|same_byte[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \core|same_byte[3]~feeder (
// Equation(s):
// \core|same_byte[3]~feeder_combout  = \core|same_byte[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[3]~4_combout ),
	.cin(gnd),
	.combout(\core|same_byte[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[3]~feeder .lut_mask = 16'hFF00;
defparam \core|same_byte[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \core|always10~7 (
// Equation(s):
// \core|always10~7_combout  = (!\core|ram_rd_addr_buf[1]~53_combout  & (\core|always10~4_combout  & (\core|ram_rd_addr_buf[0]~75_combout  & \core|always10~0_combout )))

	.dataa(\core|ram_rd_addr_buf[1]~53_combout ),
	.datab(\core|always10~4_combout ),
	.datac(\core|ram_rd_addr_buf[0]~75_combout ),
	.datad(\core|always10~0_combout ),
	.cin(gnd),
	.combout(\core|always10~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~7 .lut_mask = 16'h4000;
defparam \core|always10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \core|same_byte[3] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[3]~feeder_combout ),
	.asdata(\core|always10~7_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[3] .is_wysiwyg = "true";
defparam \core|same_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \core|ram_rd_data_0[3]~34 (
// Equation(s):
// \core|ram_rd_data_0[3]~34_combout  = (\core|ram_rd_data_0[7]~3_combout  & (((\core|dp [3]) # (!\core|ram_rd_data_0[7]~2_combout )))) # (!\core|ram_rd_data_0[7]~3_combout  & (\core|sp [3] & ((\core|ram_rd_data_0[7]~2_combout ))))

	.dataa(\core|ram_rd_data_0[7]~3_combout ),
	.datab(\core|sp [3]),
	.datac(\core|dp [3]),
	.datad(\core|ram_rd_data_0[7]~2_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[3]~34 .lut_mask = 16'hE4AA;
defparam \core|ram_rd_data_0[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \ram|sfr|p2_reg[3]~feeder (
// Equation(s):
// \ram|sfr|p2_reg[3]~feeder_combout  = \core|same_byte[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|same_byte[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|p2_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p2_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \ram|sfr|p2_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \ram|sfr|p2_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[3] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \ram|sfr|p1_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[3] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \ram|sfr|Selector4~1 (
// Equation(s):
// \ram|sfr|Selector4~1_combout  = (\ram|address [5] & (!\ram|sfr|p2_reg [3] & ((\ram|sfr|p2_out_en~combout )))) # (!\ram|address [5] & (((\ram|sfr|p1_reg [3]))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p2_reg [3]),
	.datac(\ram|sfr|p1_reg [3]),
	.datad(\ram|sfr|p2_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector4~1 .lut_mask = 16'h7250;
defparam \ram|sfr|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \p0[3]~input (
	.i(p0[3]),
	.ibar(gnd),
	.o(\p0[3]~input_o ));
// synopsys translate_off
defparam \p0[3]~input .bus_hold = "false";
defparam \p0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \ram|sfr|Selector4~2 (
// Equation(s):
// \ram|sfr|Selector4~2_combout  = (\ram|address [4] & (\ram|sfr|Selector4~1_combout  & ((!\ram|address [5])))) # (!\ram|address [4] & ((\ram|address [5] & (!\ram|sfr|Selector4~1_combout )) # (!\ram|address [5] & ((\p0[3]~input_o )))))

	.dataa(\ram|sfr|Selector4~1_combout ),
	.datab(\ram|address [4]),
	.datac(\p0[3]~input_o ),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector4~2 .lut_mask = 16'h11B8;
defparam \ram|sfr|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \ram|sfr|p3_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[3] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \ram|sfr|Selector4~0 (
// Equation(s):
// \ram|sfr|Selector4~0_combout  = (\ram|address [5] & (\ram|sfr|p3_out_en~combout  & (!\ram|sfr|p3_reg [3]))) # (!\ram|address [5] & (((\ram|sfr|p1_out_en~combout ))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|p3_out_en~combout ),
	.datac(\ram|sfr|p3_reg [3]),
	.datad(\ram|sfr|p1_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector4~0 .lut_mask = 16'h5D08;
defparam \ram|sfr|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \ram|sfr|Selector4~3 (
// Equation(s):
// \ram|sfr|Selector4~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector4~2_combout ) # ((!\ram|sfr|Selector4~0_combout  & \ram|address [4]))))

	.dataa(\ram|sfr|p0_out_en~1_combout ),
	.datab(\ram|sfr|Selector4~2_combout ),
	.datac(\ram|sfr|Selector4~0_combout ),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector4~3 .lut_mask = 16'h8A88;
defparam \ram|sfr|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \ram|sfr|q[3] (
// Equation(s):
// \ram|sfr|q [3] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector4~3_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [3]))

	.dataa(gnd),
	.datab(\ram|sfr|q [3]),
	.datac(\ram|sfr|Selector4~3_combout ),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [3]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[3] .lut_mask = 16'hF0CC;
defparam \ram|sfr|q[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \ram|rd_data[3]~12 (
// Equation(s):
// \ram|rd_data[3]~12_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & (\ram|sfr|q [3])) # (!\ram|sfr_rd_en~0_combout  & ((\ram|xdata|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\ram|sfr|q [3]),
	.datab(\ram|main_rd_en~combout ),
	.datac(\ram|xdata|altsyncram_component|auto_generated|q_a [3]),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[3]~12 .lut_mask = 16'h2230;
defparam \ram|rd_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \ram|rd_data[3]~13 (
// Equation(s):
// \ram|rd_data[3]~13_combout  = (\ram|rd_data[3]~12_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [3] & \ram|main_rd_en~combout ))

	.dataa(\ram|data|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|rd_data[3]~12_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[3]~13 .lut_mask = 16'hFFA0;
defparam \ram|rd_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \ram|rd_data[3] (
// Equation(s):
// \ram|rd_data [3] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data [3])) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data[3]~13_combout )))

	.dataa(gnd),
	.datab(\ram|rd_data [3]),
	.datac(\ram|rd_data[3]~13_combout ),
	.datad(\ram|address[0]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|rd_data [3]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[3] .lut_mask = 16'hCCF0;
defparam \ram|rd_data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \core|ram_rd_data_0[3]~35 (
// Equation(s):
// \core|ram_rd_data_0[3]~35_combout  = (\core|ram_rd_data_0[3]~34_combout  & ((\core|ram_rd_data_0[7]~2_combout ) # ((\core|b [3])))) # (!\core|ram_rd_data_0[3]~34_combout  & (!\core|ram_rd_data_0[7]~2_combout  & ((\ram|rd_data [3]))))

	.dataa(\core|ram_rd_data_0[3]~34_combout ),
	.datab(\core|ram_rd_data_0[7]~2_combout ),
	.datac(\core|b [3]),
	.datad(\ram|rd_data [3]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[3]~35 .lut_mask = 16'hB9A8;
defparam \core|ram_rd_data_0[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \core|ram_rd_data_0[3]~36 (
// Equation(s):
// \core|ram_rd_data_0[3]~36_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|psw_rs0~q ) # ((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & (((!\core|ram_rd_data_0[7]~1_combout  & \core|ram_rd_data_0[3]~35_combout ))))

	.dataa(\core|psw_rs0~q ),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[3]~35_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[3]~36 .lut_mask = 16'hCBC8;
defparam \core|ram_rd_data_0[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \core|ram_rd_data_0[3]~37 (
// Equation(s):
// \core|ram_rd_data_0[3]~37_combout  = (\core|ram_rd_data_0[7]~1_combout  & ((\core|ram_rd_data_0[3]~36_combout  & ((\core|acc [3]))) # (!\core|ram_rd_data_0[3]~36_combout  & (\core|dp [11])))) # (!\core|ram_rd_data_0[7]~1_combout  & 
// (((\core|ram_rd_data_0[3]~36_combout ))))

	.dataa(\core|dp [11]),
	.datab(\core|acc [3]),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[3]~36_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[3]~37 .lut_mask = 16'hCFA0;
defparam \core|ram_rd_data_0[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \core|ram_rd_data_0[3]~38 (
// Equation(s):
// \core|ram_rd_data_0[3]~38_combout  = (\core|same_flag~q  & (\core|same_byte [3])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[3]~37_combout )))

	.dataa(\core|same_flag~q ),
	.datab(gnd),
	.datac(\core|same_byte [3]),
	.datad(\core|ram_rd_data_0[3]~37_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[3]~38 .lut_mask = 16'hF5A0;
defparam \core|ram_rd_data_0[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneive_lcell_comb \core|acc_xor~3 (
// Equation(s):
// \core|acc_xor~3_combout  = (\core|Equal277~80_combout  & (\rom|altsyncram_component|auto_generated|q_a [3])) # (!\core|Equal277~80_combout  & ((\core|ram_rd_data_0[3]~38_combout )))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|Equal277~80_combout ),
	.datad(\core|ram_rd_data_0[3]~38_combout ),
	.cin(gnd),
	.combout(\core|acc_xor~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~3 .lut_mask = 16'hCFC0;
defparam \core|acc_xor~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N22
cycloneive_lcell_comb \core|acc_xor[3] (
// Equation(s):
// \core|acc_xor [3] = \core|acc_xor~3_combout  $ (((\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]))) # (!\core|Equal217~1_combout  & (\core|acc [3]))))

	.dataa(\core|acc [3]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|Equal217~1_combout ),
	.datad(\core|acc_xor~3_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [3]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[3] .lut_mask = 16'h35CA;
defparam \core|acc_xor[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N4
cycloneive_lcell_comb \core|acc_and~6 (
// Equation(s):
// \core|acc_and~6_combout  = (\core|Equal213~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]))) # (!\core|Equal213~1_combout  & (\core|acc [3]))

	.dataa(\core|acc [3]),
	.datab(gnd),
	.datac(\core|Equal213~1_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|acc_and~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~6 .lut_mask = 16'hFA0A;
defparam \core|acc_and~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N2
cycloneive_lcell_comb \core|acc_and[3]~7 (
// Equation(s):
// \core|acc_and[3]~7_combout  = (\core|acc_and~6_combout  & ((\core|Equal277~59_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]))) # (!\core|Equal277~59_combout  & (\core|ram_rd_data_0[3]~38_combout ))))

	.dataa(\core|Equal277~59_combout ),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|acc_and~6_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|acc_and[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[3]~7 .lut_mask = 16'hE040;
defparam \core|acc_and[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~62 (
// Equation(s):
// \core|ram_wr_data_buf~62_combout  = (\core|always12~1_combout  & (\core|acc_xor [3] & (\core|ram_wr_data_buf~20_combout ))) # (!\core|always12~1_combout  & ((\core|acc_and[3]~7_combout ) # ((\core|acc_xor [3] & \core|ram_wr_data_buf~20_combout ))))

	.dataa(\core|always12~1_combout ),
	.datab(\core|acc_xor [3]),
	.datac(\core|ram_wr_data_buf~20_combout ),
	.datad(\core|acc_and[3]~7_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~62 .lut_mask = 16'hD5C0;
defparam \core|ram_wr_data_buf~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N0
cycloneive_lcell_comb \core|acc_or[3]~19 (
// Equation(s):
// \core|acc_or[3]~19_combout  = (\core|Equal277~60_combout  & (\core|acc [3] & (!\core|Equal215~2_combout ))) # (!\core|Equal277~60_combout  & ((\core|ram_rd_data_0[3]~38_combout ) # ((\core|acc [3] & !\core|Equal215~2_combout ))))

	.dataa(\core|Equal277~60_combout ),
	.datab(\core|acc [3]),
	.datac(\core|Equal215~2_combout ),
	.datad(\core|ram_rd_data_0[3]~38_combout ),
	.cin(gnd),
	.combout(\core|acc_or[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[3]~19 .lut_mask = 16'h5D0C;
defparam \core|acc_or[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N24
cycloneive_lcell_comb \core|acc_or[3]~27 (
// Equation(s):
// \core|acc_or[3]~27_combout  = (\core|acc_or[3]~19_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [3] & ((\core|Equal277~60_combout ) # (\core|Equal215~2_combout ))))

	.dataa(\core|Equal277~60_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|Equal215~2_combout ),
	.datad(\core|acc_or[3]~19_combout ),
	.cin(gnd),
	.combout(\core|acc_or[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[3]~27 .lut_mask = 16'hFFC8;
defparam \core|acc_or[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneive_lcell_comb \core|ram_wr_data_buf~102 (
// Equation(s):
// \core|ram_wr_data_buf~102_combout  = (\core|ram_wr_data_buf~43_combout  & ((\core|same_flag~q  & (\core|same_byte [3])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[3]~37_combout )))))

	.dataa(\core|same_flag~q ),
	.datab(\core|same_byte [3]),
	.datac(\core|ram_rd_data_0[3]~37_combout ),
	.datad(\core|ram_wr_data_buf~43_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~102_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~102 .lut_mask = 16'hD800;
defparam \core|ram_wr_data_buf~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~57 (
// Equation(s):
// \core|ram_wr_data_buf~57_combout  = (\core|pc [11] & ((\core|ram_wr_data_buf~36_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [3] & \core|ram_wr_data_buf~37_combout )))) # (!\core|pc [11] & (\rom|altsyncram_component|auto_generated|q_a [3] & 
// (\core|ram_wr_data_buf~37_combout )))

	.dataa(\core|pc [11]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|ram_wr_data_buf~37_combout ),
	.datad(\core|ram_wr_data_buf~36_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~57 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \core|Decoder0~3 (
// Equation(s):
// \core|Decoder0~3_combout  = (!\core|pipeline1 [2] & (\core|ram_wr_data_bit_operate~2_combout  & (\core|pipeline1 [1] & \core|pipeline1 [0])))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~3 .lut_mask = 16'h4000;
defparam \core|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \core|ram_wr_data_buf~58 (
// Equation(s):
// \core|ram_wr_data_buf~58_combout  = (\core|ram_wr_data_buf~39_combout  & ((\core|Decoder0~3_combout  & ((\core|ram_wr_data_buf~29_combout ))) # (!\core|Decoder0~3_combout  & (\core|ram_rd_data_0[3]~38_combout ))))

	.dataa(\core|Decoder0~3_combout ),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|ram_wr_data_buf~39_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~58 .lut_mask = 16'hE040;
defparam \core|ram_wr_data_buf~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \core|ram_wr_data_buf~59 (
// Equation(s):
// \core|ram_wr_data_buf~59_combout  = (\core|ram_wr_data_buf~57_combout ) # ((\core|ram_wr_data_buf~58_combout ) # ((\core|pc [3] & \core|ram_wr_data_buf~41_combout )))

	.dataa(\core|pc [3]),
	.datab(\core|ram_wr_data_buf~41_combout ),
	.datac(\core|ram_wr_data_buf~57_combout ),
	.datad(\core|ram_wr_data_buf~58_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~59 .lut_mask = 16'hFFF8;
defparam \core|ram_wr_data_buf~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \core|ram_wr_data_buf~60 (
// Equation(s):
// \core|ram_wr_data_buf~60_combout  = (\core|ram_wr_data_buf~18_combout  & ((\core|acc [3]) # ((\core|ram_wr_data_buf~44_combout  & \core|pc_add1[3]~6_combout )))) # (!\core|ram_wr_data_buf~18_combout  & (\core|ram_wr_data_buf~44_combout  & 
// (\core|pc_add1[3]~6_combout )))

	.dataa(\core|ram_wr_data_buf~18_combout ),
	.datab(\core|ram_wr_data_buf~44_combout ),
	.datac(\core|pc_add1[3]~6_combout ),
	.datad(\core|acc [3]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~60 .lut_mask = 16'hEAC0;
defparam \core|ram_wr_data_buf~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~61 (
// Equation(s):
// \core|ram_wr_data_buf~61_combout  = (\core|data_wr_en_buf~0_combout  & ((\core|ram_wr_data_buf~102_combout ) # ((\core|ram_wr_data_buf~59_combout ) # (\core|ram_wr_data_buf~60_combout ))))

	.dataa(\core|ram_wr_data_buf~102_combout ),
	.datab(\core|data_wr_en_buf~0_combout ),
	.datac(\core|ram_wr_data_buf~59_combout ),
	.datad(\core|ram_wr_data_buf~60_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~61 .lut_mask = 16'hCCC8;
defparam \core|ram_wr_data_buf~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \core|ram_wr_data_buf~63 (
// Equation(s):
// \core|ram_wr_data_buf~63_combout  = (\core|ram_wr_data_buf~62_combout ) # ((\core|ram_wr_data_buf~61_combout ) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[3]~27_combout )))

	.dataa(\core|ram_wr_data_buf~98_combout ),
	.datab(\core|ram_wr_data_buf~62_combout ),
	.datac(\core|acc_or[3]~27_combout ),
	.datad(\core|ram_wr_data_buf~61_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~63_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~63 .lut_mask = 16'hFFEC;
defparam \core|ram_wr_data_buf~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N8
cycloneive_lcell_comb \core|Add21~0 (
// Equation(s):
// \core|Add21~0_combout  = \core|acc [3] $ (((\core|acc [1]) # (\core|acc [2])))

	.dataa(\core|acc [3]),
	.datab(\core|acc [1]),
	.datac(gnd),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|Add21~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add21~0 .lut_mask = 16'h5566;
defparam \core|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N8
cycloneive_lcell_comb \core|acc~109 (
// Equation(s):
// \core|acc~109_combout  = (\core|acc[4]~39_combout  & (((\core|Mult0|auto_generated|mac_out2~DATAOUT3 ) # (!\core|Equal277~71_combout )))) # (!\core|acc[4]~39_combout  & (!\core|acc_div_ans[3]~20_combout  & (\core|Equal277~71_combout )))

	.dataa(\core|acc_div_ans[3]~20_combout ),
	.datab(\core|acc[4]~39_combout ),
	.datac(\core|Equal277~71_combout ),
	.datad(\core|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.cin(gnd),
	.combout(\core|acc~109_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~109 .lut_mask = 16'hDC1C;
defparam \core|acc~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N16
cycloneive_lcell_comb \core|acc~107 (
// Equation(s):
// \core|acc~107_combout  = (\core|acc[4]~47_combout  & (((\core|acc[4]~40_combout )))) # (!\core|acc[4]~47_combout  & ((\core|acc[4]~40_combout  & ((\core|acc_and[3]~7_combout ))) # (!\core|acc[4]~40_combout  & (\core|acc_or[3]~27_combout ))))

	.dataa(\core|acc[4]~47_combout ),
	.datab(\core|acc_or[3]~27_combout ),
	.datac(\core|acc[4]~40_combout ),
	.datad(\core|acc_and[3]~7_combout ),
	.cin(gnd),
	.combout(\core|acc~107_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~107 .lut_mask = 16'hF4A4;
defparam \core|acc~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneive_lcell_comb \core|acc~104 (
// Equation(s):
// \core|acc~104_combout  = (\core|acc [3] & (\core|acc~42_combout  & (\core|acc [2]))) # (!\core|acc [3] & ((\core|Equal277~75_combout ) # ((\core|acc~42_combout  & \core|acc [2]))))

	.dataa(\core|acc [3]),
	.datab(\core|acc~42_combout ),
	.datac(\core|acc [2]),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~104_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~104 .lut_mask = 16'hD5C0;
defparam \core|acc~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneive_lcell_comb \core|acc~103 (
// Equation(s):
// \core|acc~103_combout  = (\core|acc [7] & ((\core|Equal277~69_combout ) # ((\core|acc~111_combout  & \core|acc [4])))) # (!\core|acc [7] & (\core|acc~111_combout  & ((\core|acc [4]))))

	.dataa(\core|acc [7]),
	.datab(\core|acc~111_combout ),
	.datac(\core|Equal277~69_combout ),
	.datad(\core|acc [4]),
	.cin(gnd),
	.combout(\core|acc~103_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~103 .lut_mask = 16'hECA0;
defparam \core|acc~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N20
cycloneive_lcell_comb \core|acc~105 (
// Equation(s):
// \core|acc~105_combout  = (\core|always14~13_combout  & (((\core|ram_rd_data_0[3]~38_combout )))) # (!\core|always14~13_combout  & ((\core|always14~7_combout  & (\rom|altsyncram_component|auto_generated|q_a [3])) # (!\core|always14~7_combout  & 
// ((\core|ram_rd_data_0[3]~38_combout )))))

	.dataa(\core|always14~13_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\core|always14~7_combout ),
	.datad(\core|ram_rd_data_0[3]~38_combout ),
	.cin(gnd),
	.combout(\core|acc~105_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~105 .lut_mask = 16'hEF40;
defparam \core|acc~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N18
cycloneive_lcell_comb \core|acc~106 (
// Equation(s):
// \core|acc~106_combout  = (\core|acc~104_combout ) # ((\core|acc~103_combout ) # ((\core|acc~44_combout  & \core|acc~105_combout )))

	.dataa(\core|acc~44_combout ),
	.datab(\core|acc~104_combout ),
	.datac(\core|acc~103_combout ),
	.datad(\core|acc~105_combout ),
	.cin(gnd),
	.combout(\core|acc~106_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~106 .lut_mask = 16'hFEFC;
defparam \core|acc~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N10
cycloneive_lcell_comb \core|acc~108 (
// Equation(s):
// \core|acc~108_combout  = (\core|acc[4]~47_combout  & ((\core|acc~107_combout  & (\core|acc_xor [3])) # (!\core|acc~107_combout  & ((\core|acc~106_combout ))))) # (!\core|acc[4]~47_combout  & (\core|acc~107_combout ))

	.dataa(\core|acc[4]~47_combout ),
	.datab(\core|acc~107_combout ),
	.datac(\core|acc_xor [3]),
	.datad(\core|acc~106_combout ),
	.cin(gnd),
	.combout(\core|acc~108_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~108 .lut_mask = 16'hE6C4;
defparam \core|acc~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N26
cycloneive_lcell_comb \core|acc~110 (
// Equation(s):
// \core|acc~110_combout  = (\core|Equal277~71_combout  & (((\core|acc~109_combout )))) # (!\core|Equal277~71_combout  & ((\core|acc~109_combout  & (\core|Add21~0_combout )) # (!\core|acc~109_combout  & ((\core|acc~108_combout )))))

	.dataa(\core|Equal277~71_combout ),
	.datab(\core|Add21~0_combout ),
	.datac(\core|acc~109_combout ),
	.datad(\core|acc~108_combout ),
	.cin(gnd),
	.combout(\core|acc~110_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~110 .lut_mask = 16'hE5E0;
defparam \core|acc~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \core|acc[3]~5 (
// Equation(s):
// \core|acc[3]~5_combout  = (\core|always14~15_combout  & (\core|ram_wr_data_buf~63_combout )) # (!\core|always14~15_combout  & ((\core|acc~110_combout )))

	.dataa(\core|ram_wr_data_buf~63_combout ),
	.datab(\core|always14~15_combout ),
	.datac(gnd),
	.datad(\core|acc~110_combout ),
	.cin(gnd),
	.combout(\core|acc[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[3]~5 .lut_mask = 16'hBB88;
defparam \core|acc[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \core|acc[3] (
	.clk(\clk~input_o ),
	.d(\core|acc[3]~5_combout ),
	.asdata(\core|Add4~21_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|acc[3]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[3] .is_wysiwyg = "true";
defparam \core|acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N0
cycloneive_lcell_comb \core|LessThan8~0 (
// Equation(s):
// \core|LessThan8~0_combout  = (\core|acc [3] & ((\core|acc [1]) # (\core|acc [2])))

	.dataa(gnd),
	.datab(\core|acc [3]),
	.datac(\core|acc [1]),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan8~0 .lut_mask = 16'hCCC0;
defparam \core|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \core|da_high[0]~3 (
// Equation(s):
// \core|da_high[0]~3_combout  = (\core|acc [4] & (\core|LessThan8~0_combout  $ (VCC))) # (!\core|acc [4] & (\core|LessThan8~0_combout  & VCC))
// \core|da_high[0]~4  = CARRY((\core|acc [4] & \core|LessThan8~0_combout ))

	.dataa(\core|acc [4]),
	.datab(\core|LessThan8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\core|da_high[0]~3_combout ),
	.cout(\core|da_high[0]~4 ));
// synopsys translate_off
defparam \core|da_high[0]~3 .lut_mask = 16'h6688;
defparam \core|da_high[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
cycloneive_lcell_comb \core|acc~96 (
// Equation(s):
// \core|acc~96_combout  = (\core|acc [4] & (\core|acc [3] & (\core|acc~42_combout ))) # (!\core|acc [4] & ((\core|Equal277~75_combout ) # ((\core|acc [3] & \core|acc~42_combout ))))

	.dataa(\core|acc [4]),
	.datab(\core|acc [3]),
	.datac(\core|acc~42_combout ),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~96_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~96 .lut_mask = 16'hD5C0;
defparam \core|acc~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N22
cycloneive_lcell_comb \core|acc~97 (
// Equation(s):
// \core|acc~97_combout  = (\core|always14~7_combout  & (\rom|altsyncram_component|auto_generated|q_a [4])) # (!\core|always14~7_combout  & ((\core|ram_rd_data_0[4]~23_combout )))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|always14~7_combout ),
	.datad(\core|ram_rd_data_0[4]~23_combout ),
	.cin(gnd),
	.combout(\core|acc~97_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~97 .lut_mask = 16'hCFC0;
defparam \core|acc~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
cycloneive_lcell_comb \core|acc~95 (
// Equation(s):
// \core|acc~95_combout  = (\core|acc [5] & ((\core|acc~111_combout ) # ((\core|acc [0] & \core|Equal277~69_combout )))) # (!\core|acc [5] & (\core|acc [0] & (\core|Equal277~69_combout )))

	.dataa(\core|acc [5]),
	.datab(\core|acc [0]),
	.datac(\core|Equal277~69_combout ),
	.datad(\core|acc~111_combout ),
	.cin(gnd),
	.combout(\core|acc~95_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~95 .lut_mask = 16'hEAC0;
defparam \core|acc~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N20
cycloneive_lcell_comb \core|acc~98 (
// Equation(s):
// \core|acc~98_combout  = (\core|acc~96_combout ) # ((\core|acc~95_combout ) # ((\core|acc~44_combout  & \core|acc~97_combout )))

	.dataa(\core|acc~96_combout ),
	.datab(\core|acc~44_combout ),
	.datac(\core|acc~97_combout ),
	.datad(\core|acc~95_combout ),
	.cin(gnd),
	.combout(\core|acc~98_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~98 .lut_mask = 16'hFFEA;
defparam \core|acc~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N14
cycloneive_lcell_comb \core|acc~99 (
// Equation(s):
// \core|acc~99_combout  = (\core|acc[4]~47_combout  & ((\core|acc~98_combout ) # ((\core|acc[4]~40_combout )))) # (!\core|acc[4]~47_combout  & (((\core|acc_or[4]~28_combout  & !\core|acc[4]~40_combout ))))

	.dataa(\core|acc[4]~47_combout ),
	.datab(\core|acc~98_combout ),
	.datac(\core|acc_or[4]~28_combout ),
	.datad(\core|acc[4]~40_combout ),
	.cin(gnd),
	.combout(\core|acc~99_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~99 .lut_mask = 16'hAAD8;
defparam \core|acc~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N24
cycloneive_lcell_comb \core|acc~100 (
// Equation(s):
// \core|acc~100_combout  = (\core|acc[4]~40_combout  & ((\core|acc~99_combout  & ((\core|acc_xor [4]))) # (!\core|acc~99_combout  & (\core|acc_and[4]~9_combout )))) # (!\core|acc[4]~40_combout  & (((\core|acc~99_combout ))))

	.dataa(\core|acc[4]~40_combout ),
	.datab(\core|acc_and[4]~9_combout ),
	.datac(\core|acc~99_combout ),
	.datad(\core|acc_xor [4]),
	.cin(gnd),
	.combout(\core|acc~100_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~100 .lut_mask = 16'hF858;
defparam \core|acc~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N4
cycloneive_lcell_comb \core|acc~101 (
// Equation(s):
// \core|acc~101_combout  = (\core|acc[4]~39_combout  & (!\core|Equal277~71_combout )) # (!\core|acc[4]~39_combout  & ((\core|Equal277~71_combout  & (!\core|acc_div_ans[4]~11_combout )) # (!\core|Equal277~71_combout  & ((\core|acc~100_combout )))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|Equal277~71_combout ),
	.datac(\core|acc_div_ans[4]~11_combout ),
	.datad(\core|acc~100_combout ),
	.cin(gnd),
	.combout(\core|acc~101_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~101 .lut_mask = 16'h3726;
defparam \core|acc~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N20
cycloneive_lcell_comb \core|acc~102 (
// Equation(s):
// \core|acc~102_combout  = (\core|acc[4]~39_combout  & ((\core|acc~101_combout  & (\core|da_high[0]~3_combout )) # (!\core|acc~101_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT4 ))))) # (!\core|acc[4]~39_combout  & (((\core|acc~101_combout ))))

	.dataa(\core|da_high[0]~3_combout ),
	.datab(\core|acc[4]~39_combout ),
	.datac(\core|acc~101_combout ),
	.datad(\core|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.cin(gnd),
	.combout(\core|acc~102_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~102 .lut_mask = 16'hBCB0;
defparam \core|acc~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \core|acc[4]~4 (
// Equation(s):
// \core|acc[4]~4_combout  = (\core|always14~15_combout  & ((\core|ram_wr_data_buf~72_combout ))) # (!\core|always14~15_combout  & (\core|acc~102_combout ))

	.dataa(\core|acc~102_combout ),
	.datab(\core|always14~15_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~72_combout ),
	.cin(gnd),
	.combout(\core|acc[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[4]~4 .lut_mask = 16'hEE22;
defparam \core|acc[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \core|acc[6]~53 (
// Equation(s):
// \core|acc[6]~53_combout  = (\core|work_en~0_combout  & (((\core|always14~15_combout ) # (!\core|acc[4]~112_combout )) # (!\core|always15~2_combout )))

	.dataa(\core|always15~2_combout ),
	.datab(\core|work_en~0_combout ),
	.datac(\core|always14~15_combout ),
	.datad(\core|acc[4]~112_combout ),
	.cin(gnd),
	.combout(\core|acc[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[6]~53 .lut_mask = 16'hC4CC;
defparam \core|acc[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N9
dffeas \core|acc[4] (
	.clk(\clk~input_o ),
	.d(\core|acc[4]~4_combout ),
	.asdata(\core|Add8~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|acc[6]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[4] .is_wysiwyg = "true";
defparam \core|acc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \core|da_high[1]~5 (
// Equation(s):
// \core|da_high[1]~5_combout  = (\core|da_high[0]~4  & (\core|acc [5] $ ((!\core|da_high~1_combout )))) # (!\core|da_high[0]~4  & ((\core|acc [5] $ (\core|da_high~1_combout )) # (GND)))
// \core|da_high[1]~6  = CARRY((\core|acc [5] $ (!\core|da_high~1_combout )) # (!\core|da_high[0]~4 ))

	.dataa(\core|acc [5]),
	.datab(\core|da_high~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|da_high[0]~4 ),
	.combout(\core|da_high[1]~5_combout ),
	.cout(\core|da_high[1]~6 ));
// synopsys translate_off
defparam \core|da_high[1]~5 .lut_mask = 16'h969F;
defparam \core|da_high[1]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \core|da_high[2]~7 (
// Equation(s):
// \core|da_high[2]~7_combout  = (\core|da_high~2_combout  & (\core|da_high[1]~6  $ (GND))) # (!\core|da_high~2_combout  & (!\core|da_high[1]~6  & VCC))
// \core|da_high[2]~8  = CARRY((\core|da_high~2_combout  & !\core|da_high[1]~6 ))

	.dataa(gnd),
	.datab(\core|da_high~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|da_high[1]~6 ),
	.combout(\core|da_high[2]~7_combout ),
	.cout(\core|da_high[2]~8 ));
// synopsys translate_off
defparam \core|da_high[2]~7 .lut_mask = 16'hC30C;
defparam \core|da_high[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneive_lcell_comb \core|acc~41 (
// Equation(s):
// \core|acc~41_combout  = (\core|Equal277~69_combout  & ((\core|acc [2]) # ((\core|acc~111_combout  & \core|acc [7])))) # (!\core|Equal277~69_combout  & (\core|acc~111_combout  & (\core|acc [7])))

	.dataa(\core|Equal277~69_combout ),
	.datab(\core|acc~111_combout ),
	.datac(\core|acc [7]),
	.datad(\core|acc [2]),
	.cin(gnd),
	.combout(\core|acc~41_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~41 .lut_mask = 16'hEAC0;
defparam \core|acc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneive_lcell_comb \core|acc~43 (
// Equation(s):
// \core|acc~43_combout  = (\core|acc [5] & ((\core|acc~42_combout ) # ((!\core|acc [6] & \core|Equal277~75_combout )))) # (!\core|acc [5] & (!\core|acc [6] & ((\core|Equal277~75_combout ))))

	.dataa(\core|acc [5]),
	.datab(\core|acc [6]),
	.datac(\core|acc~42_combout ),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~43 .lut_mask = 16'hB3A0;
defparam \core|acc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N2
cycloneive_lcell_comb \core|acc~45 (
// Equation(s):
// \core|acc~45_combout  = (\core|always14~7_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\core|always14~7_combout  & (\core|ram_rd_data_0[6]~18_combout ))

	.dataa(gnd),
	.datab(\core|always14~7_combout ),
	.datac(\core|ram_rd_data_0[6]~18_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|acc~45_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~45 .lut_mask = 16'hFC30;
defparam \core|acc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N28
cycloneive_lcell_comb \core|acc~46 (
// Equation(s):
// \core|acc~46_combout  = (\core|acc~41_combout ) # ((\core|acc~43_combout ) # ((\core|acc~44_combout  & \core|acc~45_combout )))

	.dataa(\core|acc~41_combout ),
	.datab(\core|acc~44_combout ),
	.datac(\core|acc~43_combout ),
	.datad(\core|acc~45_combout ),
	.cin(gnd),
	.combout(\core|acc~46_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~46 .lut_mask = 16'hFEFA;
defparam \core|acc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N26
cycloneive_lcell_comb \core|acc~48 (
// Equation(s):
// \core|acc~48_combout  = (\core|acc[4]~40_combout  & (((\core|acc[4]~47_combout )))) # (!\core|acc[4]~40_combout  & ((\core|acc[4]~47_combout  & ((\core|acc~46_combout ))) # (!\core|acc[4]~47_combout  & (\core|acc_or[6]~30_combout ))))

	.dataa(\core|acc_or[6]~30_combout ),
	.datab(\core|acc[4]~40_combout ),
	.datac(\core|acc[4]~47_combout ),
	.datad(\core|acc~46_combout ),
	.cin(gnd),
	.combout(\core|acc~48_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~48 .lut_mask = 16'hF2C2;
defparam \core|acc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N0
cycloneive_lcell_comb \core|acc~49 (
// Equation(s):
// \core|acc~49_combout  = (\core|acc[4]~40_combout  & ((\core|acc~48_combout  & (\core|acc_xor [6])) # (!\core|acc~48_combout  & ((\core|acc_and[6]~13_combout ))))) # (!\core|acc[4]~40_combout  & (((\core|acc~48_combout ))))

	.dataa(\core|acc_xor [6]),
	.datab(\core|acc[4]~40_combout ),
	.datac(\core|acc~48_combout ),
	.datad(\core|acc_and[6]~13_combout ),
	.cin(gnd),
	.combout(\core|acc~49_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~49 .lut_mask = 16'hBCB0;
defparam \core|acc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y9_N8
cycloneive_lcell_comb \core|acc~50 (
// Equation(s):
// \core|acc~50_combout  = (\core|acc[4]~39_combout  & (!\core|Equal277~71_combout )) # (!\core|acc[4]~39_combout  & ((\core|Equal277~71_combout  & (!\core|acc_div_ans[6]~4_combout )) # (!\core|Equal277~71_combout  & ((\core|acc~49_combout )))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|Equal277~71_combout ),
	.datac(\core|acc_div_ans[6]~4_combout ),
	.datad(\core|acc~49_combout ),
	.cin(gnd),
	.combout(\core|acc~50_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~50 .lut_mask = 16'h3726;
defparam \core|acc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \core|acc~51 (
// Equation(s):
// \core|acc~51_combout  = (\core|acc[4]~39_combout  & ((\core|acc~50_combout  & (\core|da_high[2]~7_combout )) # (!\core|acc~50_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT6 ))))) # (!\core|acc[4]~39_combout  & (((\core|acc~50_combout ))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|da_high[2]~7_combout ),
	.datac(\core|acc~50_combout ),
	.datad(\core|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.cin(gnd),
	.combout(\core|acc~51_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~51 .lut_mask = 16'hDAD0;
defparam \core|acc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \core|acc[6]~2 (
// Equation(s):
// \core|acc[6]~2_combout  = (\core|always14~15_combout  & ((\core|ram_wr_data_buf~88_combout ))) # (!\core|always14~15_combout  & (\core|acc~51_combout ))

	.dataa(\core|always14~15_combout ),
	.datab(\core|acc~51_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~88_combout ),
	.cin(gnd),
	.combout(\core|acc[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[6]~2 .lut_mask = 16'hEE44;
defparam \core|acc[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \core|acc[6] (
	.clk(\clk~input_o ),
	.d(\core|acc[6]~2_combout ),
	.asdata(\core|Add8~15_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|acc[6]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[6] .is_wysiwyg = "true";
defparam \core|acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \core|Equal101~0 (
// Equation(s):
// \core|Equal101~0_combout  = (!\core|acc [6] & !\core|acc [5])

	.dataa(gnd),
	.datab(\core|acc [6]),
	.datac(gnd),
	.datad(\core|acc [5]),
	.cin(gnd),
	.combout(\core|Equal101~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal101~0 .lut_mask = 16'h0033;
defparam \core|Equal101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneive_lcell_comb \core|da_high~0 (
// Equation(s):
// \core|da_high~0_combout  = ((\core|acc [4] & ((\core|psw_ac~q ) # (\core|LessThan8~0_combout )))) # (!\core|Equal101~0_combout )

	.dataa(\core|Equal101~0_combout ),
	.datab(\core|acc [4]),
	.datac(\core|psw_ac~q ),
	.datad(\core|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\core|da_high~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high~0 .lut_mask = 16'hDDD5;
defparam \core|da_high~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \core|da_high~1 (
// Equation(s):
// \core|da_high~1_combout  = (\core|psw_cy~q ) # ((\core|acc [7] & \core|da_high~0_combout ))

	.dataa(gnd),
	.datab(\core|acc [7]),
	.datac(\core|psw_cy~q ),
	.datad(\core|da_high~0_combout ),
	.cin(gnd),
	.combout(\core|da_high~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high~1 .lut_mask = 16'hFCF0;
defparam \core|da_high~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \core|acc_or[5]~21 (
// Equation(s):
// \core|acc_or[5]~21_combout  = (\core|Equal215~2_combout  & (!\core|Equal277~60_combout  & ((\core|ram_rd_data_0[5]~13_combout )))) # (!\core|Equal215~2_combout  & ((\core|acc [5]) # ((!\core|Equal277~60_combout  & \core|ram_rd_data_0[5]~13_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|Equal277~60_combout ),
	.datac(\core|acc [5]),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|acc_or[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[5]~21 .lut_mask = 16'h7350;
defparam \core|acc_or[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \core|acc_or[5]~29 (
// Equation(s):
// \core|acc_or[5]~29_combout  = (\core|acc_or[5]~21_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [5] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|Equal277~60_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\core|acc_or[5]~21_combout ),
	.cin(gnd),
	.combout(\core|acc_or[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[5]~29 .lut_mask = 16'hFFE0;
defparam \core|acc_or[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \core|acc_and~10 (
// Equation(s):
// \core|acc_and~10_combout  = (\core|Equal213~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [5]))) # (!\core|Equal213~1_combout  & (\core|acc [5]))

	.dataa(gnd),
	.datab(\core|acc [5]),
	.datac(\core|Equal213~1_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|acc_and~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~10 .lut_mask = 16'hFC0C;
defparam \core|acc_and~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \core|acc_and[5]~11 (
// Equation(s):
// \core|acc_and[5]~11_combout  = (\core|acc_and~10_combout  & ((\core|Equal277~59_combout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\core|Equal277~59_combout  & ((\core|ram_rd_data_0[5]~13_combout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(\core|acc_and~10_combout ),
	.datad(\core|Equal277~59_combout ),
	.cin(gnd),
	.combout(\core|acc_and[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[5]~11 .lut_mask = 16'hA0C0;
defparam \core|acc_and[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneive_lcell_comb \core|acc~58 (
// Equation(s):
// \core|acc~58_combout  = (\core|acc[4]~40_combout  & (((\core|acc_and[5]~11_combout ) # (\core|acc[4]~47_combout )))) # (!\core|acc[4]~40_combout  & (\core|acc_or[5]~29_combout  & ((!\core|acc[4]~47_combout ))))

	.dataa(\core|acc_or[5]~29_combout ),
	.datab(\core|acc[4]~40_combout ),
	.datac(\core|acc_and[5]~11_combout ),
	.datad(\core|acc[4]~47_combout ),
	.cin(gnd),
	.combout(\core|acc~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~58 .lut_mask = 16'hCCE2;
defparam \core|acc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N14
cycloneive_lcell_comb \core|acc~54 (
// Equation(s):
// \core|acc~54_combout  = (\core|acc~111_combout  & ((\core|acc [6]) # ((\core|acc [1] & \core|Equal277~69_combout )))) # (!\core|acc~111_combout  & (\core|acc [1] & ((\core|Equal277~69_combout ))))

	.dataa(\core|acc~111_combout ),
	.datab(\core|acc [1]),
	.datac(\core|acc [6]),
	.datad(\core|Equal277~69_combout ),
	.cin(gnd),
	.combout(\core|acc~54_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~54 .lut_mask = 16'hECA0;
defparam \core|acc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneive_lcell_comb \core|acc~55 (
// Equation(s):
// \core|acc~55_combout  = (\core|acc [4] & ((\core|acc~42_combout ) # ((!\core|acc [5] & \core|Equal277~75_combout )))) # (!\core|acc [4] & (((!\core|acc [5] & \core|Equal277~75_combout ))))

	.dataa(\core|acc [4]),
	.datab(\core|acc~42_combout ),
	.datac(\core|acc [5]),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~55_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~55 .lut_mask = 16'h8F88;
defparam \core|acc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneive_lcell_comb \core|acc~56 (
// Equation(s):
// \core|acc~56_combout  = (\core|always14~7_combout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\core|always14~7_combout  & ((\core|ram_rd_data_0[5]~13_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\core|ram_rd_data_0[5]~13_combout ),
	.datad(\core|always14~7_combout ),
	.cin(gnd),
	.combout(\core|acc~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~56 .lut_mask = 16'hAAF0;
defparam \core|acc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N16
cycloneive_lcell_comb \core|acc~57 (
// Equation(s):
// \core|acc~57_combout  = (\core|acc~54_combout ) # ((\core|acc~55_combout ) # ((\core|acc~44_combout  & \core|acc~56_combout )))

	.dataa(\core|acc~44_combout ),
	.datab(\core|acc~54_combout ),
	.datac(\core|acc~55_combout ),
	.datad(\core|acc~56_combout ),
	.cin(gnd),
	.combout(\core|acc~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~57 .lut_mask = 16'hFEFC;
defparam \core|acc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \core|acc_xor~5 (
// Equation(s):
// \core|acc_xor~5_combout  = (\core|Equal277~80_combout  & ((\rom|altsyncram_component|auto_generated|q_a [5]))) # (!\core|Equal277~80_combout  & (\core|ram_rd_data_0[5]~13_combout ))

	.dataa(\core|Equal277~80_combout ),
	.datab(gnd),
	.datac(\core|ram_rd_data_0[5]~13_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|acc_xor~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~5 .lut_mask = 16'hFA50;
defparam \core|acc_xor~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \core|acc_xor[5] (
// Equation(s):
// \core|acc_xor [5] = \core|acc_xor~5_combout  $ (((\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [5]))) # (!\core|Equal217~1_combout  & (\core|acc [5]))))

	.dataa(\core|Equal217~1_combout ),
	.datab(\core|acc [5]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\core|acc_xor~5_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [5]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[5] .lut_mask = 16'h1BE4;
defparam \core|acc_xor[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneive_lcell_comb \core|acc~59 (
// Equation(s):
// \core|acc~59_combout  = (\core|acc[4]~47_combout  & ((\core|acc~58_combout  & ((\core|acc_xor [5]))) # (!\core|acc~58_combout  & (\core|acc~57_combout )))) # (!\core|acc[4]~47_combout  & (\core|acc~58_combout ))

	.dataa(\core|acc[4]~47_combout ),
	.datab(\core|acc~58_combout ),
	.datac(\core|acc~57_combout ),
	.datad(\core|acc_xor [5]),
	.cin(gnd),
	.combout(\core|acc~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~59 .lut_mask = 16'hEC64;
defparam \core|acc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N28
cycloneive_lcell_comb \core|acc~60 (
// Equation(s):
// \core|acc~60_combout  = (\core|acc[4]~39_combout  & (!\core|Equal277~71_combout )) # (!\core|acc[4]~39_combout  & ((\core|Equal277~71_combout  & ((!\core|acc_div_ans[5]~7_combout ))) # (!\core|Equal277~71_combout  & (\core|acc~59_combout ))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|Equal277~71_combout ),
	.datac(\core|acc~59_combout ),
	.datad(\core|acc_div_ans[5]~7_combout ),
	.cin(gnd),
	.combout(\core|acc~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~60 .lut_mask = 16'h3276;
defparam \core|acc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N30
cycloneive_lcell_comb \core|acc~61 (
// Equation(s):
// \core|acc~61_combout  = (\core|acc[4]~39_combout  & ((\core|acc~60_combout  & (\core|da_high[1]~5_combout )) # (!\core|acc~60_combout  & ((\core|Mult0|auto_generated|mac_out2~DATAOUT5 ))))) # (!\core|acc[4]~39_combout  & (((\core|acc~60_combout ))))

	.dataa(\core|acc[4]~39_combout ),
	.datab(\core|da_high[1]~5_combout ),
	.datac(\core|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datad(\core|acc~60_combout ),
	.cin(gnd),
	.combout(\core|acc~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~61 .lut_mask = 16'hDDA0;
defparam \core|acc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~78 (
// Equation(s):
// \core|ram_wr_data_buf~78_combout  = (\core|acc_or[5]~29_combout  & ((\core|ram_wr_data_buf~98_combout ) # ((\core|ram_wr_data_buf~20_combout  & \core|acc_xor [5])))) # (!\core|acc_or[5]~29_combout  & (((\core|ram_wr_data_buf~20_combout  & \core|acc_xor 
// [5]))))

	.dataa(\core|acc_or[5]~29_combout ),
	.datab(\core|ram_wr_data_buf~98_combout ),
	.datac(\core|ram_wr_data_buf~20_combout ),
	.datad(\core|acc_xor [5]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~78_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~78 .lut_mask = 16'hF888;
defparam \core|ram_wr_data_buf~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \core|ram_wr_data_buf~105 (
// Equation(s):
// \core|ram_wr_data_buf~105_combout  = (\core|ram_wr_data_buf~78_combout ) # ((\core|acc [5] & (\core|always12~3_combout  & \core|data_wr_en_buf~0_combout )))

	.dataa(\core|acc [5]),
	.datab(\core|always12~3_combout ),
	.datac(\core|ram_wr_data_buf~78_combout ),
	.datad(\core|data_wr_en_buf~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~105_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~105 .lut_mask = 16'hF8F0;
defparam \core|ram_wr_data_buf~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \core|Decoder0~5 (
// Equation(s):
// \core|Decoder0~5_combout  = (\core|pipeline1 [0] & (\core|ram_wr_data_bit_operate~2_combout  & (!\core|pipeline1 [1] & \core|pipeline1 [2])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~5 .lut_mask = 16'h0800;
defparam \core|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \core|ram_wr_data_buf~74 (
// Equation(s):
// \core|ram_wr_data_buf~74_combout  = (\core|Decoder0~5_combout  & (\core|Equal225~0_combout  & ((\core|ram_wr_data_buf~29_combout )))) # (!\core|Decoder0~5_combout  & (((\core|ram_rd_data_0[5]~13_combout ))))

	.dataa(\core|Equal225~0_combout ),
	.datab(\core|Decoder0~5_combout ),
	.datac(\core|ram_rd_data_0[5]~13_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~74_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~74 .lut_mask = 16'hB830;
defparam \core|ram_wr_data_buf~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \core|ram_wr_data_buf~75 (
// Equation(s):
// \core|ram_wr_data_buf~75_combout  = (\core|ram_wr_data_buf~103_combout  & ((\core|ram_wr_data_buf~74_combout ) # ((\core|pc [5] & \core|ram_wr_data_buf~32_combout )))) # (!\core|ram_wr_data_buf~103_combout  & (\core|pc [5] & 
// ((\core|ram_wr_data_buf~32_combout ))))

	.dataa(\core|ram_wr_data_buf~103_combout ),
	.datab(\core|pc [5]),
	.datac(\core|ram_wr_data_buf~74_combout ),
	.datad(\core|ram_wr_data_buf~32_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~75_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~75 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~76 (
// Equation(s):
// \core|ram_wr_data_buf~76_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & ((\core|ram_wr_data_buf~68_combout ) # ((\core|ram_rd_data_0[5]~13_combout  & \core|ram_wr_data_buf~67_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a 
// [5] & (\core|ram_rd_data_0[5]~13_combout  & ((\core|ram_wr_data_buf~67_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(\core|ram_wr_data_buf~68_combout ),
	.datad(\core|ram_wr_data_buf~67_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~76_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~76 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \core|ram_wr_data_buf~73 (
// Equation(s):
// \core|ram_wr_data_buf~73_combout  = (\core|ram_wr_data_buf~27_combout  & ((\core|pc [13]) # ((\core|pc_add1[5]~10_combout  & \core|ram_wr_data_buf~26_combout )))) # (!\core|ram_wr_data_buf~27_combout  & (((\core|pc_add1[5]~10_combout  & 
// \core|ram_wr_data_buf~26_combout ))))

	.dataa(\core|ram_wr_data_buf~27_combout ),
	.datab(\core|pc [13]),
	.datac(\core|pc_add1[5]~10_combout ),
	.datad(\core|ram_wr_data_buf~26_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~73_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~73 .lut_mask = 16'hF888;
defparam \core|ram_wr_data_buf~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~77 (
// Equation(s):
// \core|ram_wr_data_buf~77_combout  = (\core|ram_wr_data_buf~23_combout  & ((\core|ram_wr_data_buf~75_combout ) # ((\core|ram_wr_data_buf~76_combout ) # (\core|ram_wr_data_buf~73_combout ))))

	.dataa(\core|ram_wr_data_buf~75_combout ),
	.datab(\core|ram_wr_data_buf~76_combout ),
	.datac(\core|ram_wr_data_buf~23_combout ),
	.datad(\core|ram_wr_data_buf~73_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~77_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~77 .lut_mask = 16'hF0E0;
defparam \core|ram_wr_data_buf~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \core|ram_wr_data_buf~79 (
// Equation(s):
// \core|ram_wr_data_buf~79_combout  = (\core|ram_wr_data_buf~105_combout ) # ((\core|ram_wr_data_buf~77_combout ) # ((!\core|always12~1_combout  & \core|acc_and[5]~11_combout )))

	.dataa(\core|always12~1_combout ),
	.datab(\core|acc_and[5]~11_combout ),
	.datac(\core|ram_wr_data_buf~105_combout ),
	.datad(\core|ram_wr_data_buf~77_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~79_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~79 .lut_mask = 16'hFFF4;
defparam \core|ram_wr_data_buf~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \core|acc[5]~3 (
// Equation(s):
// \core|acc[5]~3_combout  = (\core|always14~15_combout  & ((\core|ram_wr_data_buf~79_combout ))) # (!\core|always14~15_combout  & (\core|acc~61_combout ))

	.dataa(\core|always14~15_combout ),
	.datab(\core|acc~61_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~79_combout ),
	.cin(gnd),
	.combout(\core|acc[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[5]~3 .lut_mask = 16'hEE44;
defparam \core|acc[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \core|acc[5] (
	.clk(\clk~input_o ),
	.d(\core|acc[5]~3_combout ),
	.asdata(\core|Add8~10_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|acc[6]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[5] .is_wysiwyg = "true";
defparam \core|acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cycloneive_lcell_comb \core|add_a[5]~5 (
// Equation(s):
// \core|add_a[5]~5_combout  = (\core|always15~2_combout  & (((!\core|always15~3_combout  & \core|ram_rd_data_0[5]~13_combout )))) # (!\core|always15~2_combout  & (\core|acc [5]))

	.dataa(\core|always15~2_combout ),
	.datab(\core|acc [5]),
	.datac(\core|always15~3_combout ),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|add_a[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[5]~5 .lut_mask = 16'h4E44;
defparam \core|add_a[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \core|same_byte[5]~2 (
// Equation(s):
// \core|same_byte[5]~2_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~79_combout ))) # (!\core|always15~3_combout  & (\core|Add8~10_combout ))

	.dataa(gnd),
	.datab(\core|always15~3_combout ),
	.datac(\core|Add8~10_combout ),
	.datad(\core|ram_wr_data_buf~79_combout ),
	.cin(gnd),
	.combout(\core|same_byte[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[5]~2 .lut_mask = 16'hFC30;
defparam \core|same_byte[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneive_lcell_comb \core|same_byte[5]~feeder (
// Equation(s):
// \core|same_byte[5]~feeder_combout  = \core|same_byte[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[5]~2_combout ),
	.cin(gnd),
	.combout(\core|same_byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[5]~feeder .lut_mask = 16'hFF00;
defparam \core|same_byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneive_lcell_comb \core|always10~5 (
// Equation(s):
// \core|always10~5_combout  = (\core|ram_rd_addr_buf[0]~75_combout  & (\core|always10~4_combout  & (\core|always10~0_combout  & \core|ram_rd_addr_buf[1]~53_combout )))

	.dataa(\core|ram_rd_addr_buf[0]~75_combout ),
	.datab(\core|always10~4_combout ),
	.datac(\core|always10~0_combout ),
	.datad(\core|ram_rd_addr_buf[1]~53_combout ),
	.cin(gnd),
	.combout(\core|always10~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always10~5 .lut_mask = 16'h8000;
defparam \core|always10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \core|same_byte[5] (
	.clk(\clk~input_o ),
	.d(\core|same_byte[5]~feeder_combout ),
	.asdata(\core|always10~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\core|always9~0_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[5] .is_wysiwyg = "true";
defparam \core|same_byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \core|psw_f0 (
	.clk(\clk~input_o ),
	.d(\core|same_byte[5]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|psw_f0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_f0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_f0 .is_wysiwyg = "true";
defparam \core|psw_f0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\core|xdata_wr_en~0_combout ),
	.portare(\core|xdata_rd_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\core|same_byte[5]~2_combout ,\core|ram_wr_data_buf[0]~35_combout }),
	.portaaddr({\ram|address [11],\ram|address [10],\ram|address [9],\ram|address [8],\ram|address [7],\ram|address [6],\ram|address [5],\ram|address [4],\ram|address [3],\ram|address [2],\ram|address [1],\ram|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|xdata|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|xdata:xdata|altsyncram:altsyncram_component|altsyncram_eoi1:auto_generated|ALTSYNCRAM";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ram|xdata|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \ram|sfr|p3_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[5] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \ram|sfr|Selector2~4 (
// Equation(s):
// \ram|sfr|Selector2~4_combout  = (\ram|address [4] & \ram|sfr|p3_reg [5])

	.dataa(\ram|address [4]),
	.datab(gnd),
	.datac(\ram|sfr|p3_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector2~4 .lut_mask = 16'hA0A0;
defparam \ram|sfr|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \p0[5]~input (
	.i(p0[5]),
	.ibar(gnd),
	.o(\p0[5]~input_o ));
// synopsys translate_off
defparam \p0[5]~input .bus_hold = "false";
defparam \p0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \ram|sfr|p1_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[5] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \ram|sfr|Selector2~3 (
// Equation(s):
// \ram|sfr|Selector2~3_combout  = (\ram|address [4] & (((\ram|sfr|p1_reg [5]) # (!\ram|sfr|p1_out_en~combout )))) # (!\ram|address [4] & (\p0[5]~input_o ))

	.dataa(\p0[5]~input_o ),
	.datab(\ram|sfr|p1_out_en~combout ),
	.datac(\ram|sfr|p1_reg [5]),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector2~3 .lut_mask = 16'hF3AA;
defparam \ram|sfr|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \ram|sfr|p2_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[5] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \ram|sfr|Selector2~2 (
// Equation(s):
// \ram|sfr|Selector2~2_combout  = (\ram|address [4] & (!\ram|sfr|p3_out_en~combout )) # (!\ram|address [4] & (((\ram|sfr|p2_reg [5]) # (!\ram|sfr|p2_out_en~combout ))))

	.dataa(\ram|address [4]),
	.datab(\ram|sfr|p3_out_en~combout ),
	.datac(\ram|sfr|p2_reg [5]),
	.datad(\ram|sfr|p2_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector2~2 .lut_mask = 16'h7277;
defparam \ram|sfr|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \ram|sfr|Selector2~5 (
// Equation(s):
// \ram|sfr|Selector2~5_combout  = (\ram|address [5] & ((\ram|sfr|Selector2~4_combout ) # ((\ram|sfr|Selector2~2_combout )))) # (!\ram|address [5] & (((\ram|sfr|Selector2~3_combout ))))

	.dataa(\ram|sfr|Selector2~4_combout ),
	.datab(\ram|address [5]),
	.datac(\ram|sfr|Selector2~3_combout ),
	.datad(\ram|sfr|Selector2~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector2~5 .lut_mask = 16'hFCB8;
defparam \ram|sfr|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \ram|sfr|Selector2~6 (
// Equation(s):
// \ram|sfr|Selector2~6_combout  = (!\ram|address [6] & (\ram|sfr|p0_out_en~0_combout  & \ram|sfr|Selector2~5_combout ))

	.dataa(\ram|address [6]),
	.datab(\ram|sfr|p0_out_en~0_combout ),
	.datac(gnd),
	.datad(\ram|sfr|Selector2~5_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector2~6 .lut_mask = 16'h4400;
defparam \ram|sfr|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \ram|sfr|q[5] (
// Equation(s):
// \ram|sfr|q [5] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|Selector2~6_combout )) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|q [5])))

	.dataa(gnd),
	.datab(\ram|sfr|Selector2~6_combout ),
	.datac(\ram|sfr|q [5]),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [5]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[5] .lut_mask = 16'hCCF0;
defparam \ram|sfr|q[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \ram|rd_data[5]~2 (
// Equation(s):
// \ram|rd_data[5]~2_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|q [5]))) # (!\ram|sfr_rd_en~0_combout  & (\ram|xdata|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\ram|xdata|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ram|sfr|q [5]),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[5]~2 .lut_mask = 16'h0C0A;
defparam \ram|rd_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \ram|rd_data[5]~3 (
// Equation(s):
// \ram|rd_data[5]~3_combout  = (\ram|rd_data[5]~2_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [5] & \ram|main_rd_en~combout ))

	.dataa(\ram|data|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|rd_data[5]~2_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[5]~3 .lut_mask = 16'hFFA0;
defparam \ram|rd_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \ram|rd_data[5] (
// Equation(s):
// \ram|rd_data [5] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data [5])) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data[5]~3_combout )))

	.dataa(gnd),
	.datab(\ram|rd_data [5]),
	.datac(\ram|address[0]~4clkctrl_outclk ),
	.datad(\ram|rd_data[5]~3_combout ),
	.cin(gnd),
	.combout(\ram|rd_data [5]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[5] .lut_mask = 16'hCFC0;
defparam \ram|rd_data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \core|ram_rd_data_0[5]~9 (
// Equation(s):
// \core|ram_rd_data_0[5]~9_combout  = (\core|ram_rd_data_0[7]~2_combout  & (((\core|ram_rd_data_0[7]~3_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[7]~3_combout  & (\core|b [5])) # (!\core|ram_rd_data_0[7]~3_combout  & 
// ((\ram|rd_data [5])))))

	.dataa(\core|b [5]),
	.datab(\core|ram_rd_data_0[7]~2_combout ),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\ram|rd_data [5]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[5]~9 .lut_mask = 16'hE3E0;
defparam \core|ram_rd_data_0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \core|ram_rd_data_0[5]~10 (
// Equation(s):
// \core|ram_rd_data_0[5]~10_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[5]~9_combout  & (\core|dp [5])) # (!\core|ram_rd_data_0[5]~9_combout  & ((\core|sp [5]))))) # (!\core|ram_rd_data_0[7]~2_combout  & 
// (((\core|ram_rd_data_0[5]~9_combout ))))

	.dataa(\core|dp [5]),
	.datab(\core|sp [5]),
	.datac(\core|ram_rd_data_0[7]~2_combout ),
	.datad(\core|ram_rd_data_0[5]~9_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[5]~10 .lut_mask = 16'hAFC0;
defparam \core|ram_rd_data_0[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \core|ram_rd_data_0[5]~11 (
// Equation(s):
// \core|ram_rd_data_0[5]~11_combout  = (\core|ram_rd_data_0[7]~0_combout  & (((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[7]~1_combout  & (\core|dp [13])) # (!\core|ram_rd_data_0[7]~1_combout  & 
// ((\core|ram_rd_data_0[5]~10_combout )))))

	.dataa(\core|ram_rd_data_0[7]~0_combout ),
	.datab(\core|dp [13]),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[5]~10_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[5]~11 .lut_mask = 16'hE5E0;
defparam \core|ram_rd_data_0[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \core|ram_rd_data_0[5]~12 (
// Equation(s):
// \core|ram_rd_data_0[5]~12_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[5]~11_combout  & ((\core|acc [5]))) # (!\core|ram_rd_data_0[5]~11_combout  & (\core|psw_f0~q )))) # (!\core|ram_rd_data_0[7]~0_combout  & 
// (((\core|ram_rd_data_0[5]~11_combout ))))

	.dataa(\core|psw_f0~q ),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|acc [5]),
	.datad(\core|ram_rd_data_0[5]~11_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[5]~12 .lut_mask = 16'hF388;
defparam \core|ram_rd_data_0[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \core|ram_rd_data_0[5]~13 (
// Equation(s):
// \core|ram_rd_data_0[5]~13_combout  = (\core|same_flag~q  & (\core|same_byte [5])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[5]~12_combout )))

	.dataa(gnd),
	.datab(\core|same_flag~q ),
	.datac(\core|same_byte [5]),
	.datad(\core|ram_rd_data_0[5]~12_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[5]~13 .lut_mask = 16'hF3C0;
defparam \core|ram_rd_data_0[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \core|ram_rd_data_1[5]~feeder (
// Equation(s):
// \core|ram_rd_data_1[5]~feeder_combout  = \core|ram_rd_data_0[5]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|ram_rd_data_0[5]~13_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_1[5]~feeder .lut_mask = 16'hFF00;
defparam \core|ram_rd_data_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \core|ram_rd_data_1[5] (
	.clk(\clk~input_o ),
	.d(\core|ram_rd_data_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_rd_data_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_rd_data_1[5] .is_wysiwyg = "true";
defparam \core|ram_rd_data_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~25 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~25_combout  = (\core|ram_wr_addr_buf[6]~24_combout  & (((\core|pipeline1 [5]) # (\core|ram_wr_addr_buf[6]~23_combout )))) # (!\core|ram_wr_addr_buf[6]~24_combout  & (\core|ram_rd_data_1 [5] & ((!\core|ram_wr_addr_buf[6]~23_combout 
// ))))

	.dataa(\core|ram_rd_data_1 [5]),
	.datab(\core|pipeline1 [5]),
	.datac(\core|ram_wr_addr_buf[6]~24_combout ),
	.datad(\core|ram_wr_addr_buf[6]~23_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~25 .lut_mask = 16'hF0CA;
defparam \core|ram_wr_addr_buf[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~82 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~82_combout  = ((\core|Equal84~2_combout ) # ((\core|sp_add1[5]~10_combout  & !\core|always24~0_combout ))) # (!\core|ram_wr_data_bit_operate~1_combout )

	.dataa(\core|ram_wr_data_bit_operate~1_combout ),
	.datab(\core|Equal84~2_combout ),
	.datac(\core|sp_add1[5]~10_combout ),
	.datad(\core|always24~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~82 .lut_mask = 16'hDDFD;
defparam \core|ram_wr_addr_buf[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~19 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~19_combout  = (\core|ram_wr_addr_buf[6]~18_combout  & ((\core|dp [5]) # ((\core|ram_wr_addr_buf[6]~17_combout )))) # (!\core|ram_wr_addr_buf[6]~18_combout  & (((\core|ram_wr_addr_buf[5]~82_combout  & 
// !\core|ram_wr_addr_buf[6]~17_combout ))))

	.dataa(\core|ram_wr_addr_buf[6]~18_combout ),
	.datab(\core|dp [5]),
	.datac(\core|ram_wr_addr_buf[5]~82_combout ),
	.datad(\core|ram_wr_addr_buf[6]~17_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~19 .lut_mask = 16'hAAD8;
defparam \core|ram_wr_addr_buf[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~20 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~20_combout  = (\core|ram_wr_addr_buf[6]~17_combout  & ((\core|ram_wr_addr_buf[5]~19_combout  & (\core|ram_rd_data_0[5]~13_combout )) # (!\core|ram_wr_addr_buf[5]~19_combout  & ((\core|sp [5]))))) # 
// (!\core|ram_wr_addr_buf[6]~17_combout  & (((\core|ram_wr_addr_buf[5]~19_combout ))))

	.dataa(\core|ram_rd_data_0[5]~13_combout ),
	.datab(\core|ram_wr_addr_buf[6]~17_combout ),
	.datac(\core|ram_wr_addr_buf[5]~19_combout ),
	.datad(\core|sp [5]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~20 .lut_mask = 16'hBCB0;
defparam \core|ram_wr_addr_buf[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~26 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~26_combout  = (\core|ram_wr_addr_buf[5]~25_combout  & ((\rom|altsyncram_component|auto_generated|q_a [5]) # ((!\core|ram_wr_addr_buf[6]~23_combout )))) # (!\core|ram_wr_addr_buf[5]~25_combout  & 
// (((\core|ram_wr_addr_buf[5]~20_combout  & \core|ram_wr_addr_buf[6]~23_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|ram_wr_addr_buf[5]~25_combout ),
	.datac(\core|ram_wr_addr_buf[5]~20_combout ),
	.datad(\core|ram_wr_addr_buf[6]~23_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~26 .lut_mask = 16'hB8CC;
defparam \core|ram_wr_addr_buf[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \core|Equal202~1 (
// Equation(s):
// \core|Equal202~1_combout  = (!\core|ram_wr_addr_buf[4]~79_combout  & (((!\core|ram_wr_addr_buf[5]~26_combout  & !\core|ram_wr_addr_buf[6]~55_combout )) # (!\core|ram_wr_addr_buf[6]~27_combout )))

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(\core|ram_wr_addr_buf[5]~26_combout ),
	.datac(\core|ram_wr_addr_buf[6]~55_combout ),
	.datad(\core|ram_wr_addr_buf[4]~79_combout ),
	.cin(gnd),
	.combout(\core|Equal202~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal202~1 .lut_mask = 16'h0057;
defparam \core|Equal202~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \core|Equal299~0 (
// Equation(s):
// \core|Equal299~0_combout  = (!\core|ram_wr_addr_buf[1]~62_combout  & (\core|ram_wr_addr_buf[0]~69_combout  & (\core|Equal202~1_combout  & \core|Equal202~0_combout )))

	.dataa(\core|ram_wr_addr_buf[1]~62_combout ),
	.datab(\core|ram_wr_addr_buf[0]~69_combout ),
	.datac(\core|Equal202~1_combout ),
	.datad(\core|Equal202~0_combout ),
	.cin(gnd),
	.combout(\core|Equal299~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal299~0 .lut_mask = 16'h4000;
defparam \core|Equal299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \core|always24~1 (
// Equation(s):
// \core|always24~1_combout  = (\core|data_wr_en_buf~11_combout  & \core|Equal299~0_combout )

	.dataa(gnd),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(gnd),
	.datad(\core|Equal299~0_combout ),
	.cin(gnd),
	.combout(\core|always24~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always24~1 .lut_mask = 16'hCC00;
defparam \core|always24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \core|sp[0] (
	.clk(\clk~input_o ),
	.d(\core|sp[0]~11_combout ),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[0] .is_wysiwyg = "true";
defparam \core|sp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \core|sp[1] (
	.clk(\clk~input_o ),
	.d(\core|sp[1]~15_combout ),
	.asdata(\core|ram_wr_data_buf[1]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always24~1_combout ),
	.ena(\core|sp[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|sp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|sp[1] .is_wysiwyg = "true";
defparam \core|sp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~57 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~57_combout  = (\core|ram_wr_addr_buf[1]~41_combout  & (((!\core|ram_wr_addr_buf[1]~42_combout )))) # (!\core|ram_wr_addr_buf[1]~41_combout  & ((\core|ram_wr_addr_buf[1]~42_combout  & ((\core|dp [1]))) # 
// (!\core|ram_wr_addr_buf[1]~42_combout  & (\core|sp [1]))))

	.dataa(\core|sp [1]),
	.datab(\core|ram_wr_addr_buf[1]~41_combout ),
	.datac(\core|ram_wr_addr_buf[1]~42_combout ),
	.datad(\core|dp [1]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~57 .lut_mask = 16'h3E0E;
defparam \core|ram_wr_addr_buf[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~56 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~56_combout  = (!\core|always24~0_combout  & \core|sp_add1[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|always24~0_combout ),
	.datad(\core|sp_add1[1]~2_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~56 .lut_mask = 16'h0F00;
defparam \core|ram_wr_addr_buf[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~58 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~58_combout  = (\core|ram_wr_addr_buf[1]~57_combout  & (((\core|ram_wr_addr_buf[1]~56_combout )) # (!\core|ram_wr_addr_buf[1]~43_combout ))) # (!\core|ram_wr_addr_buf[1]~57_combout  & (\core|ram_wr_addr_buf[1]~43_combout  & 
// ((\core|pipeline1 [4]))))

	.dataa(\core|ram_wr_addr_buf[1]~57_combout ),
	.datab(\core|ram_wr_addr_buf[1]~43_combout ),
	.datac(\core|ram_wr_addr_buf[1]~56_combout ),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~58 .lut_mask = 16'hE6A2;
defparam \core|ram_wr_addr_buf[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~59 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~59_combout  = (\core|ram_wr_addr_buf[1]~46_combout  & (((\core|ram_wr_addr_buf[1]~47_combout ) # (\core|ram_wr_addr_buf[1]~58_combout )))) # (!\core|ram_wr_addr_buf[1]~46_combout  & (\rom|altsyncram_component|auto_generated|q_a 
// [1] & (!\core|ram_wr_addr_buf[1]~47_combout )))

	.dataa(\core|ram_wr_addr_buf[1]~46_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\core|ram_wr_addr_buf[1]~47_combout ),
	.datad(\core|ram_wr_addr_buf[1]~58_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~59 .lut_mask = 16'hAEA4;
defparam \core|ram_wr_addr_buf[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~60 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~60_combout  = (\core|ram_wr_addr_buf[1]~59_combout  & (((\core|ram_rd_data_0[1]~43_combout ) # (!\core|ram_wr_addr_buf[1]~47_combout )))) # (!\core|ram_wr_addr_buf[1]~59_combout  & (\core|pipeline2 [1] & 
// (\core|ram_wr_addr_buf[1]~47_combout )))

	.dataa(\core|ram_wr_addr_buf[1]~59_combout ),
	.datab(\core|pipeline2 [1]),
	.datac(\core|ram_wr_addr_buf[1]~47_combout ),
	.datad(\core|ram_rd_data_0[1]~43_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~60 .lut_mask = 16'hEA4A;
defparam \core|ram_wr_addr_buf[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~61 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~61_combout  = (!\core|ram_wr_addr_buf[2]~50_combout  & ((\core|always11~6_combout  & (\core|ram_wr_addr_buf[1]~60_combout )) # (!\core|always11~6_combout  & ((\core|ram_rd_data_1 [1])))))

	.dataa(\core|ram_wr_addr_buf[1]~60_combout ),
	.datab(\core|always11~6_combout ),
	.datac(\core|ram_wr_addr_buf[2]~50_combout ),
	.datad(\core|ram_rd_data_1 [1]),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~61 .lut_mask = 16'h0B08;
defparam \core|ram_wr_addr_buf[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \core|ram_wr_addr_buf[1]~62 (
// Equation(s):
// \core|ram_wr_addr_buf[1]~62_combout  = (\core|ram_wr_addr_buf[1]~61_combout ) # ((\core|pipeline1 [1] & \core|ram_wr_addr_buf[2]~50_combout ))

	.dataa(gnd),
	.datab(\core|pipeline1 [1]),
	.datac(\core|ram_wr_addr_buf[1]~61_combout ),
	.datad(\core|ram_wr_addr_buf[2]~50_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[1]~62 .lut_mask = 16'hFCF0;
defparam \core|ram_wr_addr_buf[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \core|Equal200~2 (
// Equation(s):
// \core|Equal200~2_combout  = (\core|ram_wr_addr_buf[6]~27_combout  & (!\core|ram_wr_addr_buf[1]~62_combout  & (\core|ram_wr_addr_buf[6]~55_combout  & !\core|ram_wr_addr_buf[0]~69_combout )))

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(\core|ram_wr_addr_buf[1]~62_combout ),
	.datac(\core|ram_wr_addr_buf[6]~55_combout ),
	.datad(\core|ram_wr_addr_buf[0]~69_combout ),
	.cin(gnd),
	.combout(\core|Equal200~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal200~2 .lut_mask = 16'h0020;
defparam \core|Equal200~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \core|ram_wr_addr_buf[5]~28 (
// Equation(s):
// \core|ram_wr_addr_buf[5]~28_combout  = (\core|ram_wr_addr_buf[6]~27_combout  & \core|ram_wr_addr_buf[5]~26_combout )

	.dataa(\core|ram_wr_addr_buf[6]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|ram_wr_addr_buf[5]~26_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_addr_buf[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_addr_buf[5]~28 .lut_mask = 16'hAA00;
defparam \core|ram_wr_addr_buf[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \core|Equal201~0 (
// Equation(s):
// \core|Equal201~0_combout  = (\core|Equal200~2_combout  & (\core|ram_wr_addr_buf[4]~79_combout  & (!\core|ram_wr_addr_buf[5]~28_combout  & \core|Equal202~0_combout )))

	.dataa(\core|Equal200~2_combout ),
	.datab(\core|ram_wr_addr_buf[4]~79_combout ),
	.datac(\core|ram_wr_addr_buf[5]~28_combout ),
	.datad(\core|Equal202~0_combout ),
	.cin(gnd),
	.combout(\core|Equal201~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal201~0 .lut_mask = 16'h0800;
defparam \core|Equal201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N28
cycloneive_lcell_comb \core|psw_cy~9 (
// Equation(s):
// \core|psw_cy~9_combout  = (!\core|Equal277~71_combout  & (\core|wr_acc~13_combout  & \core|always15~1_combout ))

	.dataa(gnd),
	.datab(\core|Equal277~71_combout ),
	.datac(\core|wr_acc~13_combout ),
	.datad(\core|always15~1_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~9 .lut_mask = 16'h3000;
defparam \core|psw_cy~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N2
cycloneive_lcell_comb \core|Equal277~76 (
// Equation(s):
// \core|Equal277~76_combout  = (\core|Equal206~0_combout  & (\core|acc~20_combout  & (!\core|pipeline1_cmd[7]~2_combout  & \core|pipeline1_cmd[0]~5_combout )))

	.dataa(\core|Equal206~0_combout ),
	.datab(\core|acc~20_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|pipeline1_cmd[0]~5_combout ),
	.cin(gnd),
	.combout(\core|Equal277~76_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~76 .lut_mask = 16'h0800;
defparam \core|Equal277~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N8
cycloneive_lcell_comb \core|Equal277~83 (
// Equation(s):
// \core|Equal277~83_combout  = (\core|pipeline1 [0] & (\core|acc~20_combout  & (\core|pipeline1 [7] & \core|command_flag [2])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|acc~20_combout ),
	.datac(\core|pipeline1 [7]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal277~83_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~83 .lut_mask = 16'h8000;
defparam \core|Equal277~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N14
cycloneive_lcell_comb \core|psw_cy~22 (
// Equation(s):
// \core|psw_cy~22_combout  = (\core|acc~113_combout  & (!\core|Equal206~0_combout  & ((!\core|Equal209~0_combout ) # (!\core|Equal277~83_combout )))) # (!\core|acc~113_combout  & (((!\core|Equal209~0_combout )) # (!\core|Equal277~83_combout )))

	.dataa(\core|acc~113_combout ),
	.datab(\core|Equal277~83_combout ),
	.datac(\core|Equal206~0_combout ),
	.datad(\core|Equal209~0_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~22 .lut_mask = 16'h135F;
defparam \core|psw_cy~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N24
cycloneive_lcell_comb \core|psw_cy~10 (
// Equation(s):
// \core|psw_cy~10_combout  = (\core|Equal92~0_combout  & (\core|acc~20_combout  & (\core|pipeline1_cmd[0]~5_combout  & \core|Equal92~1_combout )))

	.dataa(\core|Equal92~0_combout ),
	.datab(\core|acc~20_combout ),
	.datac(\core|pipeline1_cmd[0]~5_combout ),
	.datad(\core|Equal92~1_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~10 .lut_mask = 16'h8000;
defparam \core|psw_cy~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneive_lcell_comb \core|psw_cy~11 (
// Equation(s):
// \core|psw_cy~11_combout  = (\core|psw_cy~10_combout ) # ((\core|Equal248~0_combout  & (\core|Equal277~83_combout  & !\core|psw_cy~q )))

	.dataa(\core|Equal248~0_combout ),
	.datab(\core|psw_cy~10_combout ),
	.datac(\core|Equal277~83_combout ),
	.datad(\core|psw_cy~q ),
	.cin(gnd),
	.combout(\core|psw_cy~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~11 .lut_mask = 16'hCCEC;
defparam \core|psw_cy~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
cycloneive_lcell_comb \core|Equal277~77 (
// Equation(s):
// \core|Equal277~77_combout  = (\core|Equal248~0_combout  & (\core|pipeline1_cmd[0]~5_combout  & (\core|acc~20_combout  & \core|pipeline1_cmd[7]~2_combout )))

	.dataa(\core|Equal248~0_combout ),
	.datab(\core|pipeline1_cmd[0]~5_combout ),
	.datac(\core|acc~20_combout ),
	.datad(\core|pipeline1_cmd[7]~2_combout ),
	.cin(gnd),
	.combout(\core|Equal277~77_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~77 .lut_mask = 16'h8000;
defparam \core|Equal277~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \core|Equal292~0 (
// Equation(s):
// \core|Equal292~0_combout  = (\core|pipeline2_cmd[7]~6_combout  & (!\core|pipeline2_cmd[6]~5_combout  & (!\core|pipeline2_cmd[4]~0_combout  & \core|Equal212~4_combout )))

	.dataa(\core|pipeline2_cmd[7]~6_combout ),
	.datab(\core|pipeline2_cmd[6]~5_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|Equal212~4_combout ),
	.cin(gnd),
	.combout(\core|Equal292~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal292~0 .lut_mask = 16'h0200;
defparam \core|Equal292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \core|Equal293~8 (
// Equation(s):
// \core|Equal293~8_combout  = (\core|pipeline2 [7] & (\core|command_flag [3] & (\core|Equal83~8_combout  & \core|pipeline2 [5])))

	.dataa(\core|pipeline2 [7]),
	.datab(\core|command_flag [3]),
	.datac(\core|Equal83~8_combout ),
	.datad(\core|pipeline2 [5]),
	.cin(gnd),
	.combout(\core|Equal293~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal293~8 .lut_mask = 16'h8000;
defparam \core|Equal293~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \core|psw_cy~12 (
// Equation(s):
// \core|psw_cy~12_combout  = (\core|psw_cy~q  & ((\core|Equal292~0_combout  & ((\core|Mux0~4_combout ))) # (!\core|Equal292~0_combout  & (\core|Equal293~8_combout  & !\core|Mux0~4_combout ))))

	.dataa(\core|psw_cy~q ),
	.datab(\core|Equal292~0_combout ),
	.datac(\core|Equal293~8_combout ),
	.datad(\core|Mux0~4_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~12 .lut_mask = 16'h8820;
defparam \core|psw_cy~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \core|Equal294~0 (
// Equation(s):
// \core|Equal294~0_combout  = (\core|pipeline2_cmd[5]~7_combout  & (\core|pipeline2_cmd[1]~4_combout  & (\core|Equal82~0_combout  & \core|Equal212~3_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|pipeline2_cmd[1]~4_combout ),
	.datac(\core|Equal82~0_combout ),
	.datad(\core|Equal212~3_combout ),
	.cin(gnd),
	.combout(\core|Equal294~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal294~0 .lut_mask = 16'h8000;
defparam \core|Equal294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \core|psw_cy~13 (
// Equation(s):
// \core|psw_cy~13_combout  = (!\core|Equal292~0_combout  & (((!\core|Equal83~8_combout ) # (!\core|pipeline2_cmd[7]~6_combout )) # (!\core|pipeline2_cmd[5]~7_combout )))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|pipeline2_cmd[7]~6_combout ),
	.datac(\core|Equal83~8_combout ),
	.datad(\core|Equal292~0_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~13 .lut_mask = 16'h007F;
defparam \core|psw_cy~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \core|psw_cy~14 (
// Equation(s):
// \core|psw_cy~14_combout  = (\core|psw_cy~q ) # ((\core|pipeline1 [2] & ((\core|Mux0~1_combout ))) # (!\core|pipeline1 [2] & (\core|Mux0~3_combout )))

	.dataa(\core|psw_cy~q ),
	.datab(\core|pipeline1 [2]),
	.datac(\core|Mux0~3_combout ),
	.datad(\core|Mux0~1_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~14 .lut_mask = 16'hFEBA;
defparam \core|psw_cy~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \core|psw_cy~26 (
// Equation(s):
// \core|psw_cy~26_combout  = (\core|Equal82~0_combout  & (\core|Equal88~1_combout  & ((!\core|pipeline2 [4]) # (!\core|command_flag [3]))))

	.dataa(\core|Equal82~0_combout ),
	.datab(\core|command_flag [3]),
	.datac(\core|pipeline2 [4]),
	.datad(\core|Equal88~1_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~26 .lut_mask = 16'h2A00;
defparam \core|psw_cy~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \core|psw_cy~18 (
// Equation(s):
// \core|psw_cy~18_combout  = (\core|psw_cy~q  & ((\core|psw_cy~26_combout  & ((!\core|pipeline2_cmd[1]~4_combout ))) # (!\core|psw_cy~26_combout  & (\core|psw_cy~8_combout ))))

	.dataa(\core|psw_cy~26_combout ),
	.datab(\core|psw_cy~8_combout ),
	.datac(\core|pipeline2_cmd[1]~4_combout ),
	.datad(\core|psw_cy~q ),
	.cin(gnd),
	.combout(\core|psw_cy~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~18 .lut_mask = 16'h4E00;
defparam \core|psw_cy~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneive_lcell_comb \core|LessThan9~1 (
// Equation(s):
// \core|LessThan9~1_cout  = CARRY((\core|ram_rd_data_0[0]~8_combout  & !\core|acc [0]))

	.dataa(\core|ram_rd_data_0[0]~8_combout ),
	.datab(\core|acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan9~1_cout ));
// synopsys translate_off
defparam \core|LessThan9~1 .lut_mask = 16'h0022;
defparam \core|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneive_lcell_comb \core|LessThan9~3 (
// Equation(s):
// \core|LessThan9~3_cout  = CARRY((\core|acc [1] & ((!\core|LessThan9~1_cout ) # (!\core|ram_rd_data_0[1]~43_combout ))) # (!\core|acc [1] & (!\core|ram_rd_data_0[1]~43_combout  & !\core|LessThan9~1_cout )))

	.dataa(\core|acc [1]),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~1_cout ),
	.combout(),
	.cout(\core|LessThan9~3_cout ));
// synopsys translate_off
defparam \core|LessThan9~3 .lut_mask = 16'h002B;
defparam \core|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneive_lcell_comb \core|LessThan9~5 (
// Equation(s):
// \core|LessThan9~5_cout  = CARRY((\core|ram_rd_data_0[2]~33_combout  & ((!\core|LessThan9~3_cout ) # (!\core|acc [2]))) # (!\core|ram_rd_data_0[2]~33_combout  & (!\core|acc [2] & !\core|LessThan9~3_cout )))

	.dataa(\core|ram_rd_data_0[2]~33_combout ),
	.datab(\core|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~3_cout ),
	.combout(),
	.cout(\core|LessThan9~5_cout ));
// synopsys translate_off
defparam \core|LessThan9~5 .lut_mask = 16'h002B;
defparam \core|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneive_lcell_comb \core|LessThan9~7 (
// Equation(s):
// \core|LessThan9~7_cout  = CARRY((\core|acc [3] & ((!\core|LessThan9~5_cout ) # (!\core|ram_rd_data_0[3]~38_combout ))) # (!\core|acc [3] & (!\core|ram_rd_data_0[3]~38_combout  & !\core|LessThan9~5_cout )))

	.dataa(\core|acc [3]),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~5_cout ),
	.combout(),
	.cout(\core|LessThan9~7_cout ));
// synopsys translate_off
defparam \core|LessThan9~7 .lut_mask = 16'h002B;
defparam \core|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneive_lcell_comb \core|LessThan9~9 (
// Equation(s):
// \core|LessThan9~9_cout  = CARRY((\core|ram_rd_data_0[4]~23_combout  & ((!\core|LessThan9~7_cout ) # (!\core|acc [4]))) # (!\core|ram_rd_data_0[4]~23_combout  & (!\core|acc [4] & !\core|LessThan9~7_cout )))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\core|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~7_cout ),
	.combout(),
	.cout(\core|LessThan9~9_cout ));
// synopsys translate_off
defparam \core|LessThan9~9 .lut_mask = 16'h002B;
defparam \core|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
cycloneive_lcell_comb \core|LessThan9~11 (
// Equation(s):
// \core|LessThan9~11_cout  = CARRY((\core|acc [5] & ((!\core|LessThan9~9_cout ) # (!\core|ram_rd_data_0[5]~13_combout ))) # (!\core|acc [5] & (!\core|ram_rd_data_0[5]~13_combout  & !\core|LessThan9~9_cout )))

	.dataa(\core|acc [5]),
	.datab(\core|ram_rd_data_0[5]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~9_cout ),
	.combout(),
	.cout(\core|LessThan9~11_cout ));
// synopsys translate_off
defparam \core|LessThan9~11 .lut_mask = 16'h002B;
defparam \core|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneive_lcell_comb \core|LessThan9~13 (
// Equation(s):
// \core|LessThan9~13_cout  = CARRY((\core|ram_rd_data_0[6]~18_combout  & ((!\core|LessThan9~11_cout ) # (!\core|acc [6]))) # (!\core|ram_rd_data_0[6]~18_combout  & (!\core|acc [6] & !\core|LessThan9~11_cout )))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|acc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan9~11_cout ),
	.combout(),
	.cout(\core|LessThan9~13_cout ));
// synopsys translate_off
defparam \core|LessThan9~13 .lut_mask = 16'h002B;
defparam \core|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneive_lcell_comb \core|LessThan9~14 (
// Equation(s):
// \core|LessThan9~14_combout  = (\core|acc [7] & (\core|LessThan9~13_cout  & \core|ram_rd_data_0[7]~28_combout )) # (!\core|acc [7] & ((\core|LessThan9~13_cout ) # (\core|ram_rd_data_0[7]~28_combout )))

	.dataa(\core|acc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(\core|LessThan9~13_cout ),
	.combout(\core|LessThan9~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan9~14 .lut_mask = 16'hF550;
defparam \core|LessThan9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \core|LessThan10~1 (
// Equation(s):
// \core|LessThan10~1_cout  = CARRY((!\core|acc [0] & \core|pipeline1 [0]))

	.dataa(\core|acc [0]),
	.datab(\core|pipeline1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan10~1_cout ));
// synopsys translate_off
defparam \core|LessThan10~1 .lut_mask = 16'h0044;
defparam \core|LessThan10~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \core|LessThan10~3 (
// Equation(s):
// \core|LessThan10~3_cout  = CARRY((\core|pipeline1 [1] & (\core|acc [1] & !\core|LessThan10~1_cout )) # (!\core|pipeline1 [1] & ((\core|acc [1]) # (!\core|LessThan10~1_cout ))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~1_cout ),
	.combout(),
	.cout(\core|LessThan10~3_cout ));
// synopsys translate_off
defparam \core|LessThan10~3 .lut_mask = 16'h004D;
defparam \core|LessThan10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \core|LessThan10~5 (
// Equation(s):
// \core|LessThan10~5_cout  = CARRY((\core|pipeline1 [2] & ((!\core|LessThan10~3_cout ) # (!\core|acc [2]))) # (!\core|pipeline1 [2] & (!\core|acc [2] & !\core|LessThan10~3_cout )))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~3_cout ),
	.combout(),
	.cout(\core|LessThan10~5_cout ));
// synopsys translate_off
defparam \core|LessThan10~5 .lut_mask = 16'h002B;
defparam \core|LessThan10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \core|LessThan10~7 (
// Equation(s):
// \core|LessThan10~7_cout  = CARRY((\core|acc [3] & ((!\core|LessThan10~5_cout ) # (!\core|pipeline1 [3]))) # (!\core|acc [3] & (!\core|pipeline1 [3] & !\core|LessThan10~5_cout )))

	.dataa(\core|acc [3]),
	.datab(\core|pipeline1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~5_cout ),
	.combout(),
	.cout(\core|LessThan10~7_cout ));
// synopsys translate_off
defparam \core|LessThan10~7 .lut_mask = 16'h002B;
defparam \core|LessThan10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \core|LessThan10~9 (
// Equation(s):
// \core|LessThan10~9_cout  = CARRY((\core|pipeline1 [4] & ((!\core|LessThan10~7_cout ) # (!\core|acc [4]))) # (!\core|pipeline1 [4] & (!\core|acc [4] & !\core|LessThan10~7_cout )))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|acc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~7_cout ),
	.combout(),
	.cout(\core|LessThan10~9_cout ));
// synopsys translate_off
defparam \core|LessThan10~9 .lut_mask = 16'h002B;
defparam \core|LessThan10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \core|LessThan10~11 (
// Equation(s):
// \core|LessThan10~11_cout  = CARRY((\core|acc [5] & ((!\core|LessThan10~9_cout ) # (!\core|pipeline1 [5]))) # (!\core|acc [5] & (!\core|pipeline1 [5] & !\core|LessThan10~9_cout )))

	.dataa(\core|acc [5]),
	.datab(\core|pipeline1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~9_cout ),
	.combout(),
	.cout(\core|LessThan10~11_cout ));
// synopsys translate_off
defparam \core|LessThan10~11 .lut_mask = 16'h002B;
defparam \core|LessThan10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \core|LessThan10~13 (
// Equation(s):
// \core|LessThan10~13_cout  = CARRY((\core|acc [6] & (\core|pipeline1 [6] & !\core|LessThan10~11_cout )) # (!\core|acc [6] & ((\core|pipeline1 [6]) # (!\core|LessThan10~11_cout ))))

	.dataa(\core|acc [6]),
	.datab(\core|pipeline1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan10~11_cout ),
	.combout(),
	.cout(\core|LessThan10~13_cout ));
// synopsys translate_off
defparam \core|LessThan10~13 .lut_mask = 16'h004D;
defparam \core|LessThan10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \core|LessThan10~14 (
// Equation(s):
// \core|LessThan10~14_combout  = (\core|pipeline1 [7] & ((\core|LessThan10~13_cout ) # (!\core|acc [7]))) # (!\core|pipeline1 [7] & (\core|LessThan10~13_cout  & !\core|acc [7]))

	.dataa(gnd),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|acc [7]),
	.cin(\core|LessThan10~13_cout ),
	.combout(\core|LessThan10~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan10~14 .lut_mask = 16'hC0FC;
defparam \core|LessThan10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \core|LessThan12~1 (
// Equation(s):
// \core|LessThan12~1_cout  = CARRY((\core|pipeline1 [0] & !\core|ram_rd_data_0[0]~8_combout ))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_rd_data_0[0]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan12~1_cout ));
// synopsys translate_off
defparam \core|LessThan12~1 .lut_mask = 16'h0022;
defparam \core|LessThan12~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \core|LessThan12~3 (
// Equation(s):
// \core|LessThan12~3_cout  = CARRY((\core|pipeline1 [1] & (\core|ram_rd_data_0[1]~43_combout  & !\core|LessThan12~1_cout )) # (!\core|pipeline1 [1] & ((\core|ram_rd_data_0[1]~43_combout ) # (!\core|LessThan12~1_cout ))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~1_cout ),
	.combout(),
	.cout(\core|LessThan12~3_cout ));
// synopsys translate_off
defparam \core|LessThan12~3 .lut_mask = 16'h004D;
defparam \core|LessThan12~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \core|LessThan12~5 (
// Equation(s):
// \core|LessThan12~5_cout  = CARRY((\core|pipeline1 [2] & ((!\core|LessThan12~3_cout ) # (!\core|ram_rd_data_0[2]~33_combout ))) # (!\core|pipeline1 [2] & (!\core|ram_rd_data_0[2]~33_combout  & !\core|LessThan12~3_cout )))

	.dataa(\core|pipeline1 [2]),
	.datab(\core|ram_rd_data_0[2]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~3_cout ),
	.combout(),
	.cout(\core|LessThan12~5_cout ));
// synopsys translate_off
defparam \core|LessThan12~5 .lut_mask = 16'h002B;
defparam \core|LessThan12~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \core|LessThan12~7 (
// Equation(s):
// \core|LessThan12~7_cout  = CARRY((\core|ram_rd_data_0[3]~38_combout  & ((!\core|LessThan12~5_cout ) # (!\core|pipeline1 [3]))) # (!\core|ram_rd_data_0[3]~38_combout  & (!\core|pipeline1 [3] & !\core|LessThan12~5_cout )))

	.dataa(\core|ram_rd_data_0[3]~38_combout ),
	.datab(\core|pipeline1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~5_cout ),
	.combout(),
	.cout(\core|LessThan12~7_cout ));
// synopsys translate_off
defparam \core|LessThan12~7 .lut_mask = 16'h002B;
defparam \core|LessThan12~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \core|LessThan12~9 (
// Equation(s):
// \core|LessThan12~9_cout  = CARRY((\core|ram_rd_data_0[4]~23_combout  & (\core|pipeline1 [4] & !\core|LessThan12~7_cout )) # (!\core|ram_rd_data_0[4]~23_combout  & ((\core|pipeline1 [4]) # (!\core|LessThan12~7_cout ))))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\core|pipeline1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~7_cout ),
	.combout(),
	.cout(\core|LessThan12~9_cout ));
// synopsys translate_off
defparam \core|LessThan12~9 .lut_mask = 16'h004D;
defparam \core|LessThan12~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \core|LessThan12~11 (
// Equation(s):
// \core|LessThan12~11_cout  = CARRY((\core|ram_rd_data_0[5]~13_combout  & ((!\core|LessThan12~9_cout ) # (!\core|pipeline1 [5]))) # (!\core|ram_rd_data_0[5]~13_combout  & (!\core|pipeline1 [5] & !\core|LessThan12~9_cout )))

	.dataa(\core|ram_rd_data_0[5]~13_combout ),
	.datab(\core|pipeline1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~9_cout ),
	.combout(),
	.cout(\core|LessThan12~11_cout ));
// synopsys translate_off
defparam \core|LessThan12~11 .lut_mask = 16'h002B;
defparam \core|LessThan12~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \core|LessThan12~13 (
// Equation(s):
// \core|LessThan12~13_cout  = CARRY((\core|ram_rd_data_0[6]~18_combout  & (\core|pipeline1 [6] & !\core|LessThan12~11_cout )) # (!\core|ram_rd_data_0[6]~18_combout  & ((\core|pipeline1 [6]) # (!\core|LessThan12~11_cout ))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|pipeline1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan12~11_cout ),
	.combout(),
	.cout(\core|LessThan12~13_cout ));
// synopsys translate_off
defparam \core|LessThan12~13 .lut_mask = 16'h004D;
defparam \core|LessThan12~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \core|LessThan12~14 (
// Equation(s):
// \core|LessThan12~14_combout  = (\core|pipeline1 [7] & ((\core|LessThan12~13_cout ) # (!\core|ram_rd_data_0[7]~28_combout ))) # (!\core|pipeline1 [7] & (\core|LessThan12~13_cout  & !\core|ram_rd_data_0[7]~28_combout ))

	.dataa(gnd),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(\core|LessThan12~13_cout ),
	.combout(\core|LessThan12~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan12~14 .lut_mask = 16'hC0FC;
defparam \core|LessThan12~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
cycloneive_lcell_comb \core|LessThan11~1 (
// Equation(s):
// \core|LessThan11~1_cout  = CARRY((!\core|ram_rd_data_1 [0] & \core|pipeline1 [0]))

	.dataa(\core|ram_rd_data_1 [0]),
	.datab(\core|pipeline1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|LessThan11~1_cout ));
// synopsys translate_off
defparam \core|LessThan11~1 .lut_mask = 16'h0044;
defparam \core|LessThan11~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneive_lcell_comb \core|LessThan11~3 (
// Equation(s):
// \core|LessThan11~3_cout  = CARRY((\core|pipeline1 [1] & (\core|ram_rd_data_1 [1] & !\core|LessThan11~1_cout )) # (!\core|pipeline1 [1] & ((\core|ram_rd_data_1 [1]) # (!\core|LessThan11~1_cout ))))

	.dataa(\core|pipeline1 [1]),
	.datab(\core|ram_rd_data_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~1_cout ),
	.combout(),
	.cout(\core|LessThan11~3_cout ));
// synopsys translate_off
defparam \core|LessThan11~3 .lut_mask = 16'h004D;
defparam \core|LessThan11~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneive_lcell_comb \core|LessThan11~5 (
// Equation(s):
// \core|LessThan11~5_cout  = CARRY((\core|ram_rd_data_1 [2] & (\core|pipeline1 [2] & !\core|LessThan11~3_cout )) # (!\core|ram_rd_data_1 [2] & ((\core|pipeline1 [2]) # (!\core|LessThan11~3_cout ))))

	.dataa(\core|ram_rd_data_1 [2]),
	.datab(\core|pipeline1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~3_cout ),
	.combout(),
	.cout(\core|LessThan11~5_cout ));
// synopsys translate_off
defparam \core|LessThan11~5 .lut_mask = 16'h004D;
defparam \core|LessThan11~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
cycloneive_lcell_comb \core|LessThan11~7 (
// Equation(s):
// \core|LessThan11~7_cout  = CARRY((\core|ram_rd_data_1 [3] & ((!\core|LessThan11~5_cout ) # (!\core|pipeline1 [3]))) # (!\core|ram_rd_data_1 [3] & (!\core|pipeline1 [3] & !\core|LessThan11~5_cout )))

	.dataa(\core|ram_rd_data_1 [3]),
	.datab(\core|pipeline1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~5_cout ),
	.combout(),
	.cout(\core|LessThan11~7_cout ));
// synopsys translate_off
defparam \core|LessThan11~7 .lut_mask = 16'h002B;
defparam \core|LessThan11~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneive_lcell_comb \core|LessThan11~9 (
// Equation(s):
// \core|LessThan11~9_cout  = CARRY((\core|pipeline1 [4] & ((!\core|LessThan11~7_cout ) # (!\core|ram_rd_data_1 [4]))) # (!\core|pipeline1 [4] & (!\core|ram_rd_data_1 [4] & !\core|LessThan11~7_cout )))

	.dataa(\core|pipeline1 [4]),
	.datab(\core|ram_rd_data_1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~7_cout ),
	.combout(),
	.cout(\core|LessThan11~9_cout ));
// synopsys translate_off
defparam \core|LessThan11~9 .lut_mask = 16'h002B;
defparam \core|LessThan11~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N16
cycloneive_lcell_comb \core|LessThan11~11 (
// Equation(s):
// \core|LessThan11~11_cout  = CARRY((\core|pipeline1 [5] & (\core|ram_rd_data_1 [5] & !\core|LessThan11~9_cout )) # (!\core|pipeline1 [5] & ((\core|ram_rd_data_1 [5]) # (!\core|LessThan11~9_cout ))))

	.dataa(\core|pipeline1 [5]),
	.datab(\core|ram_rd_data_1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~9_cout ),
	.combout(),
	.cout(\core|LessThan11~11_cout ));
// synopsys translate_off
defparam \core|LessThan11~11 .lut_mask = 16'h004D;
defparam \core|LessThan11~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
cycloneive_lcell_comb \core|LessThan11~13 (
// Equation(s):
// \core|LessThan11~13_cout  = CARRY((\core|pipeline1 [6] & ((!\core|LessThan11~11_cout ) # (!\core|ram_rd_data_1 [6]))) # (!\core|pipeline1 [6] & (!\core|ram_rd_data_1 [6] & !\core|LessThan11~11_cout )))

	.dataa(\core|pipeline1 [6]),
	.datab(\core|ram_rd_data_1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|LessThan11~11_cout ),
	.combout(),
	.cout(\core|LessThan11~13_cout ));
// synopsys translate_off
defparam \core|LessThan11~13 .lut_mask = 16'h002B;
defparam \core|LessThan11~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
cycloneive_lcell_comb \core|LessThan11~14 (
// Equation(s):
// \core|LessThan11~14_combout  = (\core|pipeline1 [7] & ((\core|LessThan11~13_cout ) # (!\core|ram_rd_data_1 [7]))) # (!\core|pipeline1 [7] & (\core|LessThan11~13_cout  & !\core|ram_rd_data_1 [7]))

	.dataa(gnd),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|ram_rd_data_1 [7]),
	.cin(\core|LessThan11~13_cout ),
	.combout(\core|LessThan11~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|LessThan11~14 .lut_mask = 16'hC0FC;
defparam \core|LessThan11~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \core|psw_cy~15 (
// Equation(s):
// \core|psw_cy~15_combout  = (\core|Equal90~8_combout  & (((\core|LessThan11~14_combout )))) # (!\core|Equal90~8_combout  & (\core|Equal91~0_combout  & (\core|LessThan12~14_combout )))

	.dataa(\core|Equal91~0_combout ),
	.datab(\core|Equal90~8_combout ),
	.datac(\core|LessThan12~14_combout ),
	.datad(\core|LessThan11~14_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~15 .lut_mask = 16'hEC20;
defparam \core|psw_cy~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \core|psw_cy~16 (
// Equation(s):
// \core|psw_cy~16_combout  = (!\core|Equal88~3_combout  & ((\core|Equal89~11_combout  & (\core|LessThan10~14_combout )) # (!\core|Equal89~11_combout  & ((\core|psw_cy~15_combout )))))

	.dataa(\core|Equal88~3_combout ),
	.datab(\core|Equal89~11_combout ),
	.datac(\core|LessThan10~14_combout ),
	.datad(\core|psw_cy~15_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~16 .lut_mask = 16'h5140;
defparam \core|psw_cy~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \core|psw_cy~17 (
// Equation(s):
// \core|psw_cy~17_combout  = (\core|psw_cy~16_combout ) # ((\core|Equal88~3_combout  & \core|LessThan9~14_combout ))

	.dataa(\core|Equal88~3_combout ),
	.datab(gnd),
	.datac(\core|LessThan9~14_combout ),
	.datad(\core|psw_cy~16_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~17 .lut_mask = 16'hFFA0;
defparam \core|psw_cy~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \core|psw_cy~27 (
// Equation(s):
// \core|psw_cy~27_combout  = \core|Mux0~4_combout  $ (((\core|pipeline2 [1] & \core|command_flag [3])))

	.dataa(\core|pipeline2 [1]),
	.datab(gnd),
	.datac(\core|command_flag [3]),
	.datad(\core|Mux0~4_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~27 .lut_mask = 16'h5FA0;
defparam \core|psw_cy~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \core|psw_cy~19 (
// Equation(s):
// \core|psw_cy~19_combout  = (\core|psw_cy~18_combout ) # ((\core|psw_cy~26_combout  & ((!\core|psw_cy~27_combout ))) # (!\core|psw_cy~26_combout  & (\core|psw_cy~17_combout )))

	.dataa(\core|psw_cy~26_combout ),
	.datab(\core|psw_cy~18_combout ),
	.datac(\core|psw_cy~17_combout ),
	.datad(\core|psw_cy~27_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~19 .lut_mask = 16'hDCFE;
defparam \core|psw_cy~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \core|psw_cy~20 (
// Equation(s):
// \core|psw_cy~20_combout  = (\core|psw_cy~13_combout  & ((\core|Equal294~0_combout  & (\core|psw_cy~14_combout )) # (!\core|Equal294~0_combout  & ((\core|psw_cy~19_combout )))))

	.dataa(\core|Equal294~0_combout ),
	.datab(\core|psw_cy~13_combout ),
	.datac(\core|psw_cy~14_combout ),
	.datad(\core|psw_cy~19_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~20 .lut_mask = 16'hC480;
defparam \core|psw_cy~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \core|psw_cy~21 (
// Equation(s):
// \core|psw_cy~21_combout  = (\core|psw_cy~11_combout ) # ((!\core|Equal277~77_combout  & ((\core|psw_cy~12_combout ) # (\core|psw_cy~20_combout ))))

	.dataa(\core|psw_cy~11_combout ),
	.datab(\core|Equal277~77_combout ),
	.datac(\core|psw_cy~12_combout ),
	.datad(\core|psw_cy~20_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~21 .lut_mask = 16'hBBBA;
defparam \core|psw_cy~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \core|psw_cy~23 (
// Equation(s):
// \core|psw_cy~23_combout  = (\core|Equal277~76_combout  & ((\core|acc [0]) # ((\core|psw_cy~22_combout  & \core|psw_cy~21_combout )))) # (!\core|Equal277~76_combout  & (((\core|psw_cy~22_combout  & \core|psw_cy~21_combout ))))

	.dataa(\core|Equal277~76_combout ),
	.datab(\core|acc [0]),
	.datac(\core|psw_cy~22_combout ),
	.datad(\core|psw_cy~21_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~23 .lut_mask = 16'hF888;
defparam \core|psw_cy~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \core|psw_cy~24 (
// Equation(s):
// \core|psw_cy~24_combout  = (\core|acc~113_combout  & ((\core|Equal248~0_combout  & (\core|acc [7])) # (!\core|Equal248~0_combout  & ((\core|psw_cy~23_combout ))))) # (!\core|acc~113_combout  & (((\core|psw_cy~23_combout ))))

	.dataa(\core|acc~113_combout ),
	.datab(\core|acc [7]),
	.datac(\core|psw_cy~23_combout ),
	.datad(\core|Equal248~0_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~24 .lut_mask = 16'hD8F0;
defparam \core|psw_cy~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \core|psw_cy~25 (
// Equation(s):
// \core|psw_cy~25_combout  = (\core|psw_cy~9_combout  & ((\core|Equal277~72_combout  & (\core|da_high~1_combout )) # (!\core|Equal277~72_combout  & ((\core|psw_cy~24_combout )))))

	.dataa(\core|Equal277~72_combout ),
	.datab(\core|da_high~1_combout ),
	.datac(\core|psw_cy~9_combout ),
	.datad(\core|psw_cy~24_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~25 .lut_mask = 16'hD080;
defparam \core|psw_cy~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \core|psw_cy~28 (
// Equation(s):
// \core|psw_cy~28_combout  = (\core|psw_cy~25_combout ) # ((!\core|wr_acc~22_combout  & \core|Add11~1_combout ))

	.dataa(\core|wr_acc~22_combout ),
	.datab(gnd),
	.datac(\core|Add11~1_combout ),
	.datad(\core|psw_cy~25_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~28 .lut_mask = 16'hFF50;
defparam \core|psw_cy~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \core|psw_cy~29 (
// Equation(s):
// \core|psw_cy~29_combout  = (\core|data_wr_en_buf~11_combout  & ((\core|Equal201~0_combout  & (\core|same_byte[7]~0_combout )) # (!\core|Equal201~0_combout  & ((\core|psw_cy~28_combout ))))) # (!\core|data_wr_en_buf~11_combout  & (((\core|psw_cy~28_combout 
// ))))

	.dataa(\core|same_byte[7]~0_combout ),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(\core|Equal201~0_combout ),
	.datad(\core|psw_cy~28_combout ),
	.cin(gnd),
	.combout(\core|psw_cy~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|psw_cy~29 .lut_mask = 16'hBF80;
defparam \core|psw_cy~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \core|psw_cy (
	.clk(\clk~input_o ),
	.d(\core|psw_cy~29_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|psw_cy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|psw_cy .is_wysiwyg = "true";
defparam \core|psw_cy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneive_lcell_comb \core|Equal277~66 (
// Equation(s):
// \core|Equal277~66_combout  = (!\core|pipeline1_cmd[7]~2_combout  & (!\core|pipeline1_cmd[0]~5_combout  & (\core|Equal277~56_combout  & \core|Equal248~0_combout )))

	.dataa(\core|pipeline1_cmd[7]~2_combout ),
	.datab(\core|pipeline1_cmd[0]~5_combout ),
	.datac(\core|Equal277~56_combout ),
	.datad(\core|Equal248~0_combout ),
	.cin(gnd),
	.combout(\core|Equal277~66_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~66 .lut_mask = 16'h1000;
defparam \core|Equal277~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N18
cycloneive_lcell_comb \core|always17~0 (
// Equation(s):
// \core|always17~0_combout  = ((\core|Equal277~66_combout ) # (!\core|wr_acc~12_combout )) # (!\core|always15~1_combout )

	.dataa(\core|always15~1_combout ),
	.datab(\core|Equal277~66_combout ),
	.datac(\core|wr_acc~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\core|always17~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always17~0 .lut_mask = 16'hDFDF;
defparam \core|always17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N28
cycloneive_lcell_comb \core|add_c~1 (
// Equation(s):
// \core|add_c~1_combout  = (\core|always17~0_combout  & (((\core|psw_cy~q )))) # (!\core|always17~0_combout  & (((!\core|always15~3_combout )) # (!\core|always15~0_combout )))

	.dataa(\core|always15~0_combout ),
	.datab(\core|psw_cy~q ),
	.datac(\core|always15~3_combout ),
	.datad(\core|always17~0_combout ),
	.cin(gnd),
	.combout(\core|add_c~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_c~1 .lut_mask = 16'hCC5F;
defparam \core|add_c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N0
cycloneive_lcell_comb \core|add_c~2 (
// Equation(s):
// \core|add_c~2_combout  = (\core|add_c~0_combout  & (\core|add_c~1_combout  & ((!\core|Equal137~0_combout ) # (!\core|Equal277~57_combout ))))

	.dataa(\core|Equal277~57_combout ),
	.datab(\core|add_c~0_combout ),
	.datac(\core|Equal137~0_combout ),
	.datad(\core|add_c~1_combout ),
	.cin(gnd),
	.combout(\core|add_c~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_c~2 .lut_mask = 16'h4C00;
defparam \core|add_c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneive_lcell_comb \core|Add4~5 (
// Equation(s):
// \core|Add4~5_cout  = CARRY(\core|sub_flag~0_combout  $ (\core|add_c~2_combout ))

	.dataa(\core|sub_flag~0_combout ),
	.datab(\core|add_c~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\core|Add4~5_cout ));
// synopsys translate_off
defparam \core|Add4~5 .lut_mask = 16'h0066;
defparam \core|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneive_lcell_comb \core|same_byte~6 (
// Equation(s):
// \core|same_byte~6_combout  = (\core|always9~0_combout  & ((\core|always15~3_combout  & (\core|ram_wr_data_buf~34_combout )) # (!\core|always15~3_combout  & ((\core|Add4~6_combout )))))

	.dataa(\core|always9~0_combout ),
	.datab(\core|ram_wr_data_buf~34_combout ),
	.datac(\core|Add4~6_combout ),
	.datad(\core|always15~3_combout ),
	.cin(gnd),
	.combout(\core|same_byte~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte~6 .lut_mask = 16'h88A0;
defparam \core|same_byte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N31
dffeas \core|same_byte[0] (
	.clk(\clk~input_o ),
	.d(\core|same_byte~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[0] .is_wysiwyg = "true";
defparam \core|same_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneive_lcell_comb \core|WideXor0~1 (
// Equation(s):
// \core|WideXor0~1_combout  = \core|acc [7] $ (\core|acc [0] $ (\core|acc [3] $ (\core|acc [4])))

	.dataa(\core|acc [7]),
	.datab(\core|acc [0]),
	.datac(\core|acc [3]),
	.datad(\core|acc [4]),
	.cin(gnd),
	.combout(\core|WideXor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|WideXor0~1 .lut_mask = 16'h6996;
defparam \core|WideXor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneive_lcell_comb \core|WideXor0 (
// Equation(s):
// \core|WideXor0~combout  = \core|acc [6] $ (\core|WideXor0~0_combout  $ (\core|acc [5] $ (\core|WideXor0~1_combout )))

	.dataa(\core|acc [6]),
	.datab(\core|WideXor0~0_combout ),
	.datac(\core|acc [5]),
	.datad(\core|WideXor0~1_combout ),
	.cin(gnd),
	.combout(\core|WideXor0~combout ),
	.cout());
// synopsys translate_off
defparam \core|WideXor0 .lut_mask = 16'h6996;
defparam \core|WideXor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \p0[0]~input (
	.i(p0[0]),
	.ibar(gnd),
	.o(\p0[0]~input_o ));
// synopsys translate_off
defparam \p0[0]~input .bus_hold = "false";
defparam \p0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \ram|sfr|p2_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|ram_wr_data_buf[0]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[0] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \ram|sfr|p3_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[0] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \ram|sfr|Selector7~1 (
// Equation(s):
// \ram|sfr|Selector7~1_combout  = (\ram|address [4] & (((\ram|sfr|p3_reg [0])))) # (!\ram|address [4] & (!\ram|sfr|p2_reg [0] & ((\ram|sfr|p2_out_en~combout ))))

	.dataa(\ram|address [4]),
	.datab(\ram|sfr|p2_reg [0]),
	.datac(\ram|sfr|p3_reg [0]),
	.datad(\ram|sfr|p2_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector7~1 .lut_mask = 16'hB1A0;
defparam \ram|sfr|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \ram|sfr|Selector7~2 (
// Equation(s):
// \ram|sfr|Selector7~2_combout  = (\ram|address [5] & ((\ram|address [4] $ (!\ram|sfr|Selector7~1_combout )))) # (!\ram|address [5] & (\p0[0]~input_o  & (!\ram|address [4])))

	.dataa(\ram|address [5]),
	.datab(\p0[0]~input_o ),
	.datac(\ram|address [4]),
	.datad(\ram|sfr|Selector7~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector7~2 .lut_mask = 16'hA40E;
defparam \ram|sfr|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \ram|sfr|p1_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[0] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \ram|sfr|Selector7~0 (
// Equation(s):
// \ram|sfr|Selector7~0_combout  = (\ram|address [5] & (\ram|sfr|p3_out_en~combout )) # (!\ram|address [5] & (((\ram|sfr|p1_out_en~combout  & !\ram|sfr|p1_reg [0]))))

	.dataa(\ram|sfr|p3_out_en~combout ),
	.datab(\ram|sfr|p1_out_en~combout ),
	.datac(\ram|sfr|p1_reg [0]),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector7~0 .lut_mask = 16'hAA0C;
defparam \ram|sfr|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \ram|sfr|Selector7~3 (
// Equation(s):
// \ram|sfr|Selector7~3_combout  = (\ram|sfr|p0_out_en~1_combout  & ((\ram|sfr|Selector7~2_combout ) # ((\ram|address [4] & !\ram|sfr|Selector7~0_combout ))))

	.dataa(\ram|sfr|p0_out_en~1_combout ),
	.datab(\ram|sfr|Selector7~2_combout ),
	.datac(\ram|address [4]),
	.datad(\ram|sfr|Selector7~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector7~3 .lut_mask = 16'h88A8;
defparam \ram|sfr|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \ram|sfr|q[0] (
// Equation(s):
// \ram|sfr|q [0] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector7~3_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [0]))

	.dataa(\ram|sfr|q [0]),
	.datab(gnd),
	.datac(\ram|sfr|Selector7~3_combout ),
	.datad(\ram|sfr_rd_en~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|sfr|q [0]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[0] .lut_mask = 16'hF0AA;
defparam \ram|sfr|q[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \ram|rd_data[0]~0 (
// Equation(s):
// \ram|rd_data[0]~0_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|q [0]))) # (!\ram|sfr_rd_en~0_combout  & (\ram|xdata|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\ram|xdata|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ram|sfr|q [0]),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[0]~0 .lut_mask = 16'h0C0A;
defparam \ram|rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \ram|rd_data[0]~1 (
// Equation(s):
// \ram|rd_data[0]~1_combout  = (\ram|rd_data[0]~0_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [0] & \ram|main_rd_en~combout ))

	.dataa(\ram|data|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\ram|main_rd_en~combout ),
	.datad(\ram|rd_data[0]~0_combout ),
	.cin(gnd),
	.combout(\ram|rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[0]~1 .lut_mask = 16'hFFA0;
defparam \ram|rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneive_lcell_comb \ram|rd_data[0] (
// Equation(s):
// \ram|rd_data [0] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data [0]))) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data[0]~1_combout ))

	.dataa(\ram|rd_data[0]~1_combout ),
	.datab(\ram|rd_data [0]),
	.datac(gnd),
	.datad(\ram|address[0]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\ram|rd_data [0]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[0] .lut_mask = 16'hCCAA;
defparam \ram|rd_data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneive_lcell_comb \core|ram_rd_data_0[0]~4 (
// Equation(s):
// \core|ram_rd_data_0[0]~4_combout  = (\core|ram_rd_data_0[7]~2_combout  & (((\core|ram_rd_data_0[7]~3_combout )))) # (!\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[7]~3_combout  & (\core|b [0])) # (!\core|ram_rd_data_0[7]~3_combout  & 
// ((\ram|rd_data [0])))))

	.dataa(\core|b [0]),
	.datab(\core|ram_rd_data_0[7]~2_combout ),
	.datac(\core|ram_rd_data_0[7]~3_combout ),
	.datad(\ram|rd_data [0]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[0]~4 .lut_mask = 16'hE3E0;
defparam \core|ram_rd_data_0[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneive_lcell_comb \core|ram_rd_data_0[0]~5 (
// Equation(s):
// \core|ram_rd_data_0[0]~5_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[0]~4_combout  & (\core|dp [0])) # (!\core|ram_rd_data_0[0]~4_combout  & ((\core|sp [0]))))) # (!\core|ram_rd_data_0[7]~2_combout  & 
// (((\core|ram_rd_data_0[0]~4_combout ))))

	.dataa(\core|dp [0]),
	.datab(\core|ram_rd_data_0[7]~2_combout ),
	.datac(\core|ram_rd_data_0[0]~4_combout ),
	.datad(\core|sp [0]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[0]~5 .lut_mask = 16'hBCB0;
defparam \core|ram_rd_data_0[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneive_lcell_comb \core|ram_rd_data_0[0]~6 (
// Equation(s):
// \core|ram_rd_data_0[0]~6_combout  = (\core|ram_rd_data_0[7]~0_combout  & (((\core|ram_rd_data_0[7]~1_combout )))) # (!\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[7]~1_combout  & (\core|dp [8])) # (!\core|ram_rd_data_0[7]~1_combout  & 
// ((\core|ram_rd_data_0[0]~5_combout )))))

	.dataa(\core|ram_rd_data_0[7]~0_combout ),
	.datab(\core|dp [8]),
	.datac(\core|ram_rd_data_0[7]~1_combout ),
	.datad(\core|ram_rd_data_0[0]~5_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[0]~6 .lut_mask = 16'hE5E0;
defparam \core|ram_rd_data_0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneive_lcell_comb \core|ram_rd_data_0[0]~7 (
// Equation(s):
// \core|ram_rd_data_0[0]~7_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[0]~6_combout  & (\core|acc [0])) # (!\core|ram_rd_data_0[0]~6_combout  & ((\core|WideXor0~combout ))))) # (!\core|ram_rd_data_0[7]~0_combout  & 
// (((\core|ram_rd_data_0[0]~6_combout ))))

	.dataa(\core|ram_rd_data_0[7]~0_combout ),
	.datab(\core|acc [0]),
	.datac(\core|WideXor0~combout ),
	.datad(\core|ram_rd_data_0[0]~6_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[0]~7 .lut_mask = 16'hDDA0;
defparam \core|ram_rd_data_0[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
cycloneive_lcell_comb \core|ram_rd_data_0[0]~8 (
// Equation(s):
// \core|ram_rd_data_0[0]~8_combout  = (\core|same_flag~q  & (\core|same_byte [0])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[0]~7_combout )))

	.dataa(\core|same_flag~q ),
	.datab(gnd),
	.datac(\core|same_byte [0]),
	.datad(\core|ram_rd_data_0[0]~7_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[0]~8 .lut_mask = 16'hF5A0;
defparam \core|ram_rd_data_0[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \core|ram_wr_data_buf~31 (
// Equation(s):
// \core|ram_wr_data_buf~31_combout  = (\core|always12~4_combout  & (((\core|ram_rd_data_0[0]~8_combout )))) # (!\core|always12~4_combout  & (\rom|altsyncram_component|auto_generated|q_a [0] & (\core|always12~6_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\core|always12~6_combout ),
	.datac(\core|always12~4_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~31 .lut_mask = 16'hF808;
defparam \core|ram_wr_data_buf~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \core|Decoder0~0 (
// Equation(s):
// \core|Decoder0~0_combout  = (!\core|pipeline1 [0] & (!\core|pipeline1 [2] & (!\core|pipeline1 [1] & \core|ram_wr_data_bit_operate~2_combout )))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|pipeline1 [2]),
	.datac(\core|pipeline1 [1]),
	.datad(\core|ram_wr_data_bit_operate~2_combout ),
	.cin(gnd),
	.combout(\core|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~0 .lut_mask = 16'h0100;
defparam \core|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~99 (
// Equation(s):
// \core|ram_wr_data_buf~99_combout  = (\core|Equal225~0_combout  & (!\core|always12~6_combout  & ((\core|Equal84~2_combout ) # (!\core|ram_wr_data_bit_operate~1_combout ))))

	.dataa(\core|Equal84~2_combout ),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|ram_wr_data_bit_operate~1_combout ),
	.datad(\core|always12~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~99_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~99 .lut_mask = 16'h008C;
defparam \core|ram_wr_data_buf~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \core|ram_wr_data_buf~30 (
// Equation(s):
// \core|ram_wr_data_buf~30_combout  = (\core|ram_wr_data_buf~99_combout  & ((\core|Decoder0~0_combout  & ((\core|ram_wr_data_buf~29_combout ))) # (!\core|Decoder0~0_combout  & (\core|ram_rd_data_0[0]~8_combout ))))

	.dataa(\core|ram_rd_data_0[0]~8_combout ),
	.datab(\core|Decoder0~0_combout ),
	.datac(\core|ram_wr_data_buf~99_combout ),
	.datad(\core|ram_wr_data_buf~29_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~30 .lut_mask = 16'hE020;
defparam \core|ram_wr_data_buf~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~33 (
// Equation(s):
// \core|ram_wr_data_buf~33_combout  = (\core|ram_wr_data_buf~31_combout ) # ((\core|ram_wr_data_buf~30_combout ) # ((\core|pc [0] & \core|ram_wr_data_buf~32_combout )))

	.dataa(\core|pc [0]),
	.datab(\core|ram_wr_data_buf~32_combout ),
	.datac(\core|ram_wr_data_buf~31_combout ),
	.datad(\core|ram_wr_data_buf~30_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~33 .lut_mask = 16'hFFF8;
defparam \core|ram_wr_data_buf~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N4
cycloneive_lcell_comb \core|acc_and~0 (
// Equation(s):
// \core|acc_and~0_combout  = (\core|Equal213~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [0])) # (!\core|Equal213~1_combout  & ((\core|acc [0])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\core|acc [0]),
	.datad(\core|Equal213~1_combout ),
	.cin(gnd),
	.combout(\core|acc_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~0 .lut_mask = 16'hAAF0;
defparam \core|acc_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N6
cycloneive_lcell_comb \core|acc_and[0]~1 (
// Equation(s):
// \core|acc_and[0]~1_combout  = (\core|acc_and~0_combout  & ((\core|Equal277~59_combout  & (\rom|altsyncram_component|auto_generated|q_a [0])) # (!\core|Equal277~59_combout  & ((\core|ram_rd_data_0[0]~8_combout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\core|Equal277~59_combout ),
	.datac(\core|acc_and~0_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|acc_and[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[0]~1 .lut_mask = 16'hB080;
defparam \core|acc_and[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneive_lcell_comb \core|acc_xor~0 (
// Equation(s):
// \core|acc_xor~0_combout  = (\core|Equal217~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\core|Equal217~1_combout  & (\core|acc [0]))

	.dataa(\core|acc [0]),
	.datab(gnd),
	.datac(\core|Equal217~1_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|acc_xor~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~0 .lut_mask = 16'hFA0A;
defparam \core|acc_xor~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N2
cycloneive_lcell_comb \core|acc_xor[0] (
// Equation(s):
// \core|acc_xor [0] = \core|acc_xor~0_combout  $ (((\core|Equal277~80_combout  & ((\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\core|Equal277~80_combout  & (\core|ram_rd_data_0[0]~8_combout ))))

	.dataa(\core|Equal277~80_combout ),
	.datab(\core|acc_xor~0_combout ),
	.datac(\core|ram_rd_data_0[0]~8_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|acc_xor [0]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[0] .lut_mask = 16'h369C;
defparam \core|acc_xor[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~21 (
// Equation(s):
// \core|ram_wr_data_buf~21_combout  = (\core|acc_and[0]~1_combout  & (((\core|ram_wr_data_buf~20_combout  & \core|acc_xor [0])) # (!\core|always12~1_combout ))) # (!\core|acc_and[0]~1_combout  & (((\core|ram_wr_data_buf~20_combout  & \core|acc_xor [0]))))

	.dataa(\core|acc_and[0]~1_combout ),
	.datab(\core|always12~1_combout ),
	.datac(\core|ram_wr_data_buf~20_combout ),
	.datad(\core|acc_xor [0]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~21 .lut_mask = 16'hF222;
defparam \core|ram_wr_data_buf~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneive_lcell_comb \core|acc_or[0]~16 (
// Equation(s):
// \core|acc_or[0]~16_combout  = (\core|Equal215~2_combout  & (((!\core|Equal277~60_combout  & \core|ram_rd_data_0[0]~8_combout )))) # (!\core|Equal215~2_combout  & ((\core|acc [0]) # ((!\core|Equal277~60_combout  & \core|ram_rd_data_0[0]~8_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|acc [0]),
	.datac(\core|Equal277~60_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|acc_or[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[0]~16 .lut_mask = 16'h4F44;
defparam \core|acc_or[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N28
cycloneive_lcell_comb \core|acc_or[0]~24 (
// Equation(s):
// \core|acc_or[0]~24_combout  = (\core|acc_or[0]~16_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [0] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|acc_or[0]~16_combout ),
	.datac(\core|Equal277~60_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|acc_or[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[0]~24 .lut_mask = 16'hFECC;
defparam \core|acc_or[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \core|ram_wr_data_buf~19 (
// Equation(s):
// \core|ram_wr_data_buf~19_combout  = (\core|acc [0] & (\core|data_wr_en_buf~0_combout  & \core|ram_wr_data_buf~18_combout ))

	.dataa(\core|acc [0]),
	.datab(\core|data_wr_en_buf~0_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~18_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~19 .lut_mask = 16'h8800;
defparam \core|ram_wr_data_buf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \core|ram_wr_data_buf~22 (
// Equation(s):
// \core|ram_wr_data_buf~22_combout  = (\core|ram_wr_data_buf~21_combout ) # ((\core|ram_wr_data_buf~19_combout ) # ((\core|ram_wr_data_buf~98_combout  & \core|acc_or[0]~24_combout )))

	.dataa(\core|ram_wr_data_buf~21_combout ),
	.datab(\core|ram_wr_data_buf~98_combout ),
	.datac(\core|acc_or[0]~24_combout ),
	.datad(\core|ram_wr_data_buf~19_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~22 .lut_mask = 16'hFFEA;
defparam \core|ram_wr_data_buf~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~28 (
// Equation(s):
// \core|ram_wr_data_buf~28_combout  = (\core|ram_wr_data_buf~27_combout  & ((\core|pc [8]) # ((\core|ram_wr_data_buf~26_combout  & \core|pc_add1[0]~0_combout )))) # (!\core|ram_wr_data_buf~27_combout  & (((\core|ram_wr_data_buf~26_combout  & 
// \core|pc_add1[0]~0_combout ))))

	.dataa(\core|ram_wr_data_buf~27_combout ),
	.datab(\core|pc [8]),
	.datac(\core|ram_wr_data_buf~26_combout ),
	.datad(\core|pc_add1[0]~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~28 .lut_mask = 16'hF888;
defparam \core|ram_wr_data_buf~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \core|ram_wr_data_buf~34 (
// Equation(s):
// \core|ram_wr_data_buf~34_combout  = (\core|ram_wr_data_buf~22_combout ) # ((\core|ram_wr_data_buf~23_combout  & ((\core|ram_wr_data_buf~33_combout ) # (\core|ram_wr_data_buf~28_combout ))))

	.dataa(\core|ram_wr_data_buf~33_combout ),
	.datab(\core|ram_wr_data_buf~23_combout ),
	.datac(\core|ram_wr_data_buf~22_combout ),
	.datad(\core|ram_wr_data_buf~28_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~34 .lut_mask = 16'hFCF8;
defparam \core|ram_wr_data_buf~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y11_N0
cycloneive_lcell_comb \core|acc~36 (
// Equation(s):
// \core|acc~36_combout  = (\core|acc [0] & ((\core|Equal277~72_combout ) # ((\core|Equal277~73_combout  & \core|Mult0|auto_generated|mac_out2~dataout )))) # (!\core|acc [0] & (((\core|Equal277~73_combout  & \core|Mult0|auto_generated|mac_out2~dataout ))))

	.dataa(\core|acc [0]),
	.datab(\core|Equal277~72_combout ),
	.datac(\core|Equal277~73_combout ),
	.datad(\core|Mult0|auto_generated|mac_out2~dataout ),
	.cin(gnd),
	.combout(\core|acc~36_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~36 .lut_mask = 16'hF888;
defparam \core|acc~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneive_lcell_comb \core|acc~23 (
// Equation(s):
// \core|acc~23_combout  = (\core|acc~22_combout  & ((!\core|acc~113_combout ) # (!\core|Equal137~0_combout )))

	.dataa(gnd),
	.datab(\core|Equal137~0_combout ),
	.datac(\core|acc~22_combout ),
	.datad(\core|acc~113_combout ),
	.cin(gnd),
	.combout(\core|acc~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~23 .lut_mask = 16'h30F0;
defparam \core|acc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneive_lcell_comb \core|acc~29 (
// Equation(s):
// \core|acc~29_combout  = (\core|always14~13_combout  & (((\core|Equal225~0_combout  & \core|acc [0])))) # (!\core|always14~13_combout  & (\rom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|always14~13_combout ),
	.datad(\core|acc [0]),
	.cin(gnd),
	.combout(\core|acc~29_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~29 .lut_mask = 16'hCA0A;
defparam \core|acc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \core|acc~30 (
// Equation(s):
// \core|acc~30_combout  = ((!\core|Equal225~0_combout  & \core|always14~13_combout )) # (!\core|always14~7_combout )

	.dataa(\core|Equal225~0_combout ),
	.datab(gnd),
	.datac(\core|always14~13_combout ),
	.datad(\core|always14~7_combout ),
	.cin(gnd),
	.combout(\core|acc~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~30 .lut_mask = 16'h50FF;
defparam \core|acc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \core|acc~31 (
// Equation(s):
// \core|acc~31_combout  = (\core|acc~29_combout  & ((\core|always14~7_combout ) # ((\core|acc~30_combout  & \core|ram_rd_data_0[0]~8_combout )))) # (!\core|acc~29_combout  & (((\core|acc~30_combout  & \core|ram_rd_data_0[0]~8_combout ))))

	.dataa(\core|acc~29_combout ),
	.datab(\core|always14~7_combout ),
	.datac(\core|acc~30_combout ),
	.datad(\core|ram_rd_data_0[0]~8_combout ),
	.cin(gnd),
	.combout(\core|acc~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~31 .lut_mask = 16'hF888;
defparam \core|acc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N18
cycloneive_lcell_comb \core|acc~25 (
// Equation(s):
// \core|acc~25_combout  = (\core|acc~113_combout  & (\core|acc [7] & (!\core|pipeline1_cmd[4]~0_combout  & \core|Equal137~0_combout )))

	.dataa(\core|acc~113_combout ),
	.datab(\core|acc [7]),
	.datac(\core|pipeline1_cmd[4]~0_combout ),
	.datad(\core|Equal137~0_combout ),
	.cin(gnd),
	.combout(\core|acc~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~25 .lut_mask = 16'h0800;
defparam \core|acc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneive_lcell_comb \core|acc~26 (
// Equation(s):
// \core|acc~26_combout  = (\core|acc~111_combout  & ((\core|acc [1]) # ((\core|acc [4] & \core|Equal277~69_combout )))) # (!\core|acc~111_combout  & (\core|acc [4] & ((\core|Equal277~69_combout ))))

	.dataa(\core|acc~111_combout ),
	.datab(\core|acc [4]),
	.datac(\core|acc [1]),
	.datad(\core|Equal277~69_combout ),
	.cin(gnd),
	.combout(\core|acc~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~26 .lut_mask = 16'hECA0;
defparam \core|acc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N4
cycloneive_lcell_comb \core|acc~27 (
// Equation(s):
// \core|acc~27_combout  = (\core|acc~26_combout ) # ((\core|Equal248~0_combout  & (\core|psw_cy~q  & \core|acc~113_combout )))

	.dataa(\core|Equal248~0_combout ),
	.datab(\core|psw_cy~q ),
	.datac(\core|acc~113_combout ),
	.datad(\core|acc~26_combout ),
	.cin(gnd),
	.combout(\core|acc~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~27 .lut_mask = 16'hFF80;
defparam \core|acc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
cycloneive_lcell_comb \core|acc~28 (
// Equation(s):
// \core|acc~28_combout  = (\core|acc~25_combout ) # ((\core|acc~27_combout ) # ((!\core|acc [0] & \core|Equal277~75_combout )))

	.dataa(\core|acc [0]),
	.datab(\core|acc~25_combout ),
	.datac(\core|acc~27_combout ),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~28 .lut_mask = 16'hFDFC;
defparam \core|acc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
cycloneive_lcell_comb \core|acc~32 (
// Equation(s):
// \core|acc~32_combout  = (\core|acc~28_combout ) # ((\core|acc~23_combout  & (!\core|acc~111_combout  & \core|acc~31_combout )))

	.dataa(\core|acc~23_combout ),
	.datab(\core|acc~111_combout ),
	.datac(\core|acc~31_combout ),
	.datad(\core|acc~28_combout ),
	.cin(gnd),
	.combout(\core|acc~32_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~32 .lut_mask = 16'hFF20;
defparam \core|acc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneive_lcell_comb \core|acc~33 (
// Equation(s):
// \core|acc~33_combout  = ((\core|always14~14_combout  & (\core|acc_xor [0])) # (!\core|always14~14_combout  & ((\core|acc~32_combout )))) # (!\core|always14~9_combout )

	.dataa(\core|acc_xor [0]),
	.datab(\core|always14~14_combout ),
	.datac(\core|acc~32_combout ),
	.datad(\core|always14~9_combout ),
	.cin(gnd),
	.combout(\core|acc~33_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~33 .lut_mask = 16'hB8FF;
defparam \core|acc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneive_lcell_comb \core|acc~34 (
// Equation(s):
// \core|acc~34_combout  = (\core|always14~10_combout ) # ((\core|acc~33_combout  & ((\core|always14~9_combout ) # (\core|acc_or[0]~24_combout ))))

	.dataa(\core|always14~9_combout ),
	.datab(\core|acc_or[0]~24_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|acc~33_combout ),
	.cin(gnd),
	.combout(\core|acc~34_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~34 .lut_mask = 16'hFEF0;
defparam \core|acc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneive_lcell_comb \core|acc~35 (
// Equation(s):
// \core|acc~35_combout  = (\core|acc~24_combout  & (\core|acc~34_combout  & ((\core|acc_and[0]~1_combout ) # (!\core|always14~10_combout ))))

	.dataa(\core|acc~24_combout ),
	.datab(\core|acc_and[0]~1_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|acc~34_combout ),
	.cin(gnd),
	.combout(\core|acc~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~35 .lut_mask = 16'h8A00;
defparam \core|acc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
cycloneive_lcell_comb \core|acc~37 (
// Equation(s):
// \core|acc~37_combout  = (\core|acc~36_combout ) # ((\core|acc~35_combout ) # ((\core|Equal277~74_combout  & !\core|LessThan6~14_combout )))

	.dataa(\core|Equal277~74_combout ),
	.datab(\core|acc~36_combout ),
	.datac(\core|LessThan6~14_combout ),
	.datad(\core|acc~35_combout ),
	.cin(gnd),
	.combout(\core|acc~37_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~37 .lut_mask = 16'hFFCE;
defparam \core|acc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneive_lcell_comb \core|acc[0]~0 (
// Equation(s):
// \core|acc[0]~0_combout  = (\core|always14~15_combout  & (\core|ram_wr_data_buf~34_combout )) # (!\core|always14~15_combout  & ((\core|acc~37_combout )))

	.dataa(\core|ram_wr_data_buf~34_combout ),
	.datab(\core|always14~15_combout ),
	.datac(gnd),
	.datad(\core|acc~37_combout ),
	.cin(gnd),
	.combout(\core|acc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[0]~0 .lut_mask = 16'hBB88;
defparam \core|acc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y11_N3
dffeas \core|acc[0] (
	.clk(\clk~input_o ),
	.d(\core|acc[0]~0_combout ),
	.asdata(\core|Add4~6_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[0] .is_wysiwyg = "true";
defparam \core|acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \core|da_high~10 (
// Equation(s):
// \core|da_high~10_combout  = (\core|acc [7] & (!\core|acc [5] & ((!\core|acc [6])))) # (!\core|acc [7] & (\core|psw_cy~q  & ((\core|acc [5]) # (\core|acc [6]))))

	.dataa(\core|acc [5]),
	.datab(\core|psw_cy~q ),
	.datac(\core|acc [6]),
	.datad(\core|acc [7]),
	.cin(gnd),
	.combout(\core|da_high~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high~10 .lut_mask = 16'h05C8;
defparam \core|da_high~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \core|da_high[3]~11 (
// Equation(s):
// \core|da_high[3]~11_combout  = \core|da_high~10_combout  $ (\core|da_high[2]~8 )

	.dataa(\core|da_high~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\core|da_high[2]~8 ),
	.combout(\core|da_high[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|da_high[3]~11 .lut_mask = 16'h5A5A;
defparam \core|da_high[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneive_lcell_comb \core|acc~93 (
// Equation(s):
// \core|acc~93_combout  = (\core|Equal277~72_combout  & ((\core|da_high[3]~11_combout ) # ((\core|Equal277~73_combout  & \core|Mult0|auto_generated|mac_out2~DATAOUT7 )))) # (!\core|Equal277~72_combout  & (\core|Equal277~73_combout  & 
// (\core|Mult0|auto_generated|mac_out2~DATAOUT7 )))

	.dataa(\core|Equal277~72_combout ),
	.datab(\core|Equal277~73_combout ),
	.datac(\core|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datad(\core|da_high[3]~11_combout ),
	.cin(gnd),
	.combout(\core|acc~93_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~93 .lut_mask = 16'hEAC0;
defparam \core|acc~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N22
cycloneive_lcell_comb \core|acc_div_ans[7]~21 (
// Equation(s):
// \core|acc_div_ans[7]~21_combout  = (\core|acc_div_ans[7]~5_combout  & \core|acc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|acc_div_ans[7]~5_combout ),
	.datad(\core|acc [7]),
	.cin(gnd),
	.combout(\core|acc_div_ans[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_div_ans[7]~21 .lut_mask = 16'hF000;
defparam \core|acc_div_ans[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \core|acc_or[7]~23 (
// Equation(s):
// \core|acc_or[7]~23_combout  = (\core|Equal215~2_combout  & (!\core|Equal277~60_combout  & ((\core|ram_rd_data_0[7]~28_combout )))) # (!\core|Equal215~2_combout  & ((\core|acc [7]) # ((!\core|Equal277~60_combout  & \core|ram_rd_data_0[7]~28_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\core|Equal277~60_combout ),
	.datac(\core|acc [7]),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|acc_or[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[7]~23 .lut_mask = 16'h7350;
defparam \core|acc_or[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \core|acc_or[7]~31 (
// Equation(s):
// \core|acc_or[7]~31_combout  = (\core|acc_or[7]~23_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [7] & ((\core|Equal215~2_combout ) # (\core|Equal277~60_combout ))))

	.dataa(\core|Equal215~2_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\core|Equal277~60_combout ),
	.datad(\core|acc_or[7]~23_combout ),
	.cin(gnd),
	.combout(\core|acc_or[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_or[7]~31 .lut_mask = 16'hFFC8;
defparam \core|acc_or[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N0
cycloneive_lcell_comb \core|acc_xor~7 (
// Equation(s):
// \core|acc_xor~7_combout  = (\core|Equal277~80_combout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))) # (!\core|Equal277~80_combout  & (\core|ram_rd_data_0[7]~28_combout ))

	.dataa(\core|Equal277~80_combout ),
	.datab(gnd),
	.datac(\core|ram_rd_data_0[7]~28_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|acc_xor~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_xor~7 .lut_mask = 16'hFA50;
defparam \core|acc_xor~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N10
cycloneive_lcell_comb \core|acc_xor[7] (
// Equation(s):
// \core|acc_xor [7] = \core|acc_xor~7_combout  $ (((\core|Equal217~1_combout  & (\rom|altsyncram_component|auto_generated|q_a [7])) # (!\core|Equal217~1_combout  & ((\core|acc [7])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|Equal217~1_combout ),
	.datac(\core|acc [7]),
	.datad(\core|acc_xor~7_combout ),
	.cin(gnd),
	.combout(\core|acc_xor [7]),
	.cout());
// synopsys translate_off
defparam \core|acc_xor[7] .lut_mask = 16'h47B8;
defparam \core|acc_xor[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N20
cycloneive_lcell_comb \core|Equal277~68 (
// Equation(s):
// \core|Equal277~68_combout  = (!\core|pipeline1_cmd[4]~0_combout  & (\core|acc~20_combout  & (!\core|pipeline1_cmd[7]~2_combout  & \core|acc~21_combout )))

	.dataa(\core|pipeline1_cmd[4]~0_combout ),
	.datab(\core|acc~20_combout ),
	.datac(\core|pipeline1_cmd[7]~2_combout ),
	.datad(\core|acc~21_combout ),
	.cin(gnd),
	.combout(\core|Equal277~68_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~68 .lut_mask = 16'h0400;
defparam \core|Equal277~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneive_lcell_comb \core|acc~88 (
// Equation(s):
// \core|acc~88_combout  = (\core|Equal277~68_combout  & ((\core|acc [0]) # ((\core|psw_cy~q  & \core|Equal277~76_combout )))) # (!\core|Equal277~68_combout  & (((\core|psw_cy~q  & \core|Equal277~76_combout ))))

	.dataa(\core|Equal277~68_combout ),
	.datab(\core|acc [0]),
	.datac(\core|psw_cy~q ),
	.datad(\core|Equal277~76_combout ),
	.cin(gnd),
	.combout(\core|acc~88_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~88 .lut_mask = 16'hF888;
defparam \core|acc~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneive_lcell_comb \core|acc~87 (
// Equation(s):
// \core|acc~87_combout  = (\core|acc [7] & (\core|acc [6] & (\core|acc~42_combout ))) # (!\core|acc [7] & ((\core|Equal277~75_combout ) # ((\core|acc [6] & \core|acc~42_combout ))))

	.dataa(\core|acc [7]),
	.datab(\core|acc [6]),
	.datac(\core|acc~42_combout ),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~87_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~87 .lut_mask = 16'hD5C0;
defparam \core|acc~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneive_lcell_comb \core|acc~89 (
// Equation(s):
// \core|acc~89_combout  = (\core|acc~88_combout ) # ((\core|acc~87_combout ) # ((\core|acc [3] & \core|Equal277~69_combout )))

	.dataa(\core|acc [3]),
	.datab(\core|Equal277~69_combout ),
	.datac(\core|acc~88_combout ),
	.datad(\core|acc~87_combout ),
	.cin(gnd),
	.combout(\core|acc~89_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~89 .lut_mask = 16'hFFF8;
defparam \core|acc~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneive_lcell_comb \core|acc~83 (
// Equation(s):
// \core|acc~83_combout  = (!\core|Equal277~75_combout  & (!\core|Equal277~69_combout  & (!\core|acc~42_combout  & !\core|Equal277~70_combout )))

	.dataa(\core|Equal277~75_combout ),
	.datab(\core|Equal277~69_combout ),
	.datac(\core|acc~42_combout ),
	.datad(\core|Equal277~70_combout ),
	.cin(gnd),
	.combout(\core|acc~83_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~83 .lut_mask = 16'h0001;
defparam \core|acc~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneive_lcell_comb \core|acc~84 (
// Equation(s):
// \core|acc~84_combout  = (\core|always14~13_combout  & ((\core|acc [7]))) # (!\core|always14~13_combout  & (\rom|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\core|acc [7]),
	.datad(\core|always14~13_combout ),
	.cin(gnd),
	.combout(\core|acc~84_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~84 .lut_mask = 16'hF0AA;
defparam \core|acc~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N14
cycloneive_lcell_comb \core|acc~85 (
// Equation(s):
// \core|acc~85_combout  = (\core|always14~7_combout  & (\core|acc~84_combout )) # (!\core|always14~7_combout  & ((\core|ram_rd_data_0[7]~28_combout )))

	.dataa(\core|acc~84_combout ),
	.datab(\core|always14~7_combout ),
	.datac(gnd),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|acc~85_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~85 .lut_mask = 16'hBB88;
defparam \core|acc~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
cycloneive_lcell_comb \core|acc~86 (
// Equation(s):
// \core|acc~86_combout  = (!\core|Equal277~76_combout  & (\core|acc~83_combout  & (!\core|Equal277~68_combout  & \core|acc~85_combout )))

	.dataa(\core|Equal277~76_combout ),
	.datab(\core|acc~83_combout ),
	.datac(\core|Equal277~68_combout ),
	.datad(\core|acc~85_combout ),
	.cin(gnd),
	.combout(\core|acc~86_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~86 .lut_mask = 16'h0400;
defparam \core|acc~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneive_lcell_comb \core|acc~90 (
// Equation(s):
// \core|acc~90_combout  = (\core|always14~14_combout  & (\core|acc_xor [7])) # (!\core|always14~14_combout  & (((\core|acc~89_combout ) # (\core|acc~86_combout ))))

	.dataa(\core|acc_xor [7]),
	.datab(\core|always14~14_combout ),
	.datac(\core|acc~89_combout ),
	.datad(\core|acc~86_combout ),
	.cin(gnd),
	.combout(\core|acc~90_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~90 .lut_mask = 16'hBBB8;
defparam \core|acc~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneive_lcell_comb \core|acc~91 (
// Equation(s):
// \core|acc~91_combout  = (!\core|always14~10_combout  & ((\core|always14~9_combout  & ((\core|acc~90_combout ))) # (!\core|always14~9_combout  & (\core|acc_or[7]~31_combout ))))

	.dataa(\core|always14~10_combout ),
	.datab(\core|acc_or[7]~31_combout ),
	.datac(\core|always14~9_combout ),
	.datad(\core|acc~90_combout ),
	.cin(gnd),
	.combout(\core|acc~91_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~91 .lut_mask = 16'h5404;
defparam \core|acc~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N22
cycloneive_lcell_comb \core|acc_and~14 (
// Equation(s):
// \core|acc_and~14_combout  = (\core|Equal213~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))) # (!\core|Equal213~1_combout  & (\core|acc [7]))

	.dataa(gnd),
	.datab(\core|Equal213~1_combout ),
	.datac(\core|acc [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|acc_and~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and~14 .lut_mask = 16'hFC30;
defparam \core|acc_and~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneive_lcell_comb \core|acc_and[7]~15 (
// Equation(s):
// \core|acc_and[7]~15_combout  = (\core|acc_and~14_combout  & ((\core|Equal277~59_combout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))) # (!\core|Equal277~59_combout  & (\core|ram_rd_data_0[7]~28_combout ))))

	.dataa(\core|acc_and~14_combout ),
	.datab(\core|Equal277~59_combout ),
	.datac(\core|ram_rd_data_0[7]~28_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|acc_and[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc_and[7]~15 .lut_mask = 16'hA820;
defparam \core|acc_and[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneive_lcell_comb \core|acc~92 (
// Equation(s):
// \core|acc~92_combout  = (\core|acc~24_combout  & ((\core|acc~91_combout ) # ((\core|always14~10_combout  & \core|acc_and[7]~15_combout ))))

	.dataa(\core|acc~91_combout ),
	.datab(\core|acc~24_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|acc_and[7]~15_combout ),
	.cin(gnd),
	.combout(\core|acc~92_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~92 .lut_mask = 16'hC888;
defparam \core|acc~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N18
cycloneive_lcell_comb \core|acc~94 (
// Equation(s):
// \core|acc~94_combout  = (\core|acc~93_combout ) # ((\core|acc~92_combout ) # ((\core|Equal277~74_combout  & \core|acc_div_ans[7]~21_combout )))

	.dataa(\core|Equal277~74_combout ),
	.datab(\core|acc~93_combout ),
	.datac(\core|acc_div_ans[7]~21_combout ),
	.datad(\core|acc~92_combout ),
	.cin(gnd),
	.combout(\core|acc~94_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~94 .lut_mask = 16'hFFEC;
defparam \core|acc~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \core|Decoder0~7 (
// Equation(s):
// \core|Decoder0~7_combout  = (\core|pipeline1 [0] & (\core|ram_wr_data_bit_operate~2_combout  & (\core|pipeline1 [1] & \core|pipeline1 [2])))

	.dataa(\core|pipeline1 [0]),
	.datab(\core|ram_wr_data_bit_operate~2_combout ),
	.datac(\core|pipeline1 [1]),
	.datad(\core|pipeline1 [2]),
	.cin(gnd),
	.combout(\core|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|Decoder0~7 .lut_mask = 16'h8000;
defparam \core|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \core|ram_wr_data_buf~94 (
// Equation(s):
// \core|ram_wr_data_buf~94_combout  = (!\core|always12~6_combout  & (((!\core|Decoder0~7_combout  & \core|ram_wr_data_bit_operate~2_combout )) # (!\core|Equal225~0_combout )))

	.dataa(\core|Equal225~0_combout ),
	.datab(\core|Decoder0~7_combout ),
	.datac(\core|ram_wr_data_bit_operate~2_combout ),
	.datad(\core|always12~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~94_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~94 .lut_mask = 16'h0075;
defparam \core|ram_wr_data_buf~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \core|ram_wr_data_buf~95 (
// Equation(s):
// \core|ram_wr_data_buf~95_combout  = (\core|ram_rd_data_0[7]~28_combout  & ((\core|always12~4_combout ) # (\core|ram_wr_data_buf~94_combout )))

	.dataa(gnd),
	.datab(\core|ram_rd_data_0[7]~28_combout ),
	.datac(\core|always12~4_combout ),
	.datad(\core|ram_wr_data_buf~94_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~95_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~95 .lut_mask = 16'hCCC0;
defparam \core|ram_wr_data_buf~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \core|ram_wr_data_buf~93 (
// Equation(s):
// \core|ram_wr_data_buf~93_combout  = (\core|pc [7] & ((\core|ram_wr_data_buf~32_combout ) # ((\core|Decoder0~7_combout  & \core|ram_wr_data_buf~80_combout )))) # (!\core|pc [7] & (\core|Decoder0~7_combout  & ((\core|ram_wr_data_buf~80_combout ))))

	.dataa(\core|pc [7]),
	.datab(\core|Decoder0~7_combout ),
	.datac(\core|ram_wr_data_buf~32_combout ),
	.datad(\core|ram_wr_data_buf~80_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~93_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~93 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \core|ram_wr_data_buf~96 (
// Equation(s):
// \core|ram_wr_data_buf~96_combout  = (\core|ram_wr_data_buf~95_combout ) # ((\core|ram_wr_data_buf~93_combout ) # ((\core|ram_wr_data_buf~68_combout  & \rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\core|ram_wr_data_buf~68_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\core|ram_wr_data_buf~95_combout ),
	.datad(\core|ram_wr_data_buf~93_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~96_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~96 .lut_mask = 16'hFFF8;
defparam \core|ram_wr_data_buf~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N12
cycloneive_lcell_comb \core|ram_wr_data_buf~89 (
// Equation(s):
// \core|ram_wr_data_buf~89_combout  = (\core|acc [7] & (\core|always12~3_combout  & \core|data_wr_en_buf~0_combout ))

	.dataa(gnd),
	.datab(\core|acc [7]),
	.datac(\core|always12~3_combout ),
	.datad(\core|data_wr_en_buf~0_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~89_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~89 .lut_mask = 16'hC000;
defparam \core|ram_wr_data_buf~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~90 (
// Equation(s):
// \core|ram_wr_data_buf~90_combout  = (\core|ram_wr_data_buf~98_combout  & ((\core|acc_or[7]~31_combout ) # ((\core|ram_wr_data_buf~20_combout  & \core|acc_xor [7])))) # (!\core|ram_wr_data_buf~98_combout  & (((\core|ram_wr_data_buf~20_combout  & 
// \core|acc_xor [7]))))

	.dataa(\core|ram_wr_data_buf~98_combout ),
	.datab(\core|acc_or[7]~31_combout ),
	.datac(\core|ram_wr_data_buf~20_combout ),
	.datad(\core|acc_xor [7]),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~90_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~90 .lut_mask = 16'hF888;
defparam \core|ram_wr_data_buf~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N30
cycloneive_lcell_comb \core|ram_wr_data_buf~91 (
// Equation(s):
// \core|ram_wr_data_buf~91_combout  = (\core|ram_wr_data_buf~89_combout ) # ((\core|ram_wr_data_buf~90_combout ) # ((!\core|always12~1_combout  & \core|acc_and[7]~15_combout )))

	.dataa(\core|always12~1_combout ),
	.datab(\core|acc_and[7]~15_combout ),
	.datac(\core|ram_wr_data_buf~89_combout ),
	.datad(\core|ram_wr_data_buf~90_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~91_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~91 .lut_mask = 16'hFFF4;
defparam \core|ram_wr_data_buf~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \core|Add24~30 (
// Equation(s):
// \core|Add24~30_combout  = \core|Add24~29  $ (\core|dp [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|dp [15]),
	.cin(\core|Add24~29 ),
	.combout(\core|Add24~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add24~30 .lut_mask = 16'h0FF0;
defparam \core|Add24~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \core|dp[15]~14 (
// Equation(s):
// \core|dp[15]~14_combout  = (\core|Equal277~79_combout  & ((\core|Add24~30_combout ))) # (!\core|Equal277~79_combout  & (\core|pipeline1 [7]))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|pipeline1 [7]),
	.datac(gnd),
	.datad(\core|Add24~30_combout ),
	.cin(gnd),
	.combout(\core|dp[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[15]~14 .lut_mask = 16'hEE44;
defparam \core|dp[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \core|dp[15] (
	.clk(\clk~input_o ),
	.d(\core|dp[15]~14_combout ),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[15] .is_wysiwyg = "true";
defparam \core|dp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \core|rom_code_base[15]~31 (
// Equation(s):
// \core|rom_code_base[15]~31_combout  = (\core|rom_code_base~32_combout  & (\core|pc [15])) # (!\core|rom_code_base~32_combout  & ((\core|dp [15])))

	.dataa(\core|pc [15]),
	.datab(gnd),
	.datac(\core|rom_code_base~32_combout ),
	.datad(\core|dp [15]),
	.cin(gnd),
	.combout(\core|rom_code_base[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[15]~31 .lut_mask = 16'hAFA0;
defparam \core|rom_code_base[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneive_lcell_comb \core|rom_code_addr[15]~30 (
// Equation(s):
// \core|rom_code_addr[15]~30_combout  = \core|rom_code_rel[15]~12_combout  $ (\core|rom_code_addr[14]~29  $ (\core|rom_code_base[15]~31_combout ))

	.dataa(gnd),
	.datab(\core|rom_code_rel[15]~12_combout ),
	.datac(gnd),
	.datad(\core|rom_code_base[15]~31_combout ),
	.cin(\core|rom_code_addr[14]~29 ),
	.combout(\core|rom_code_addr[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_addr[15]~30 .lut_mask = 16'hC33C;
defparam \core|rom_code_addr[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \core|rom_addr[15]~42 (
// Equation(s):
// \core|rom_addr[15]~42_combout  = (\core|rom_addr[13]~31_combout  & (((\core|rom_addr[13]~33_combout )))) # (!\core|rom_addr[13]~31_combout  & ((\core|rom_addr[13]~33_combout  & (\core|ram_rd_data_1 [7])) # (!\core|rom_addr[13]~33_combout  & 
// ((\core|rom_code_addr[15]~30_combout )))))

	.dataa(\core|ram_rd_data_1 [7]),
	.datab(\core|rom_code_addr[15]~30_combout ),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_addr[13]~33_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[15]~42 .lut_mask = 16'hFA0C;
defparam \core|rom_addr[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \core|rom_addr[15]~43 (
// Equation(s):
// \core|rom_addr[15]~43_combout  = (\core|rom_addr[13]~31_combout  & ((\core|rom_addr[15]~42_combout  & (\core|pc [15])) # (!\core|rom_addr[15]~42_combout  & ((\core|pipeline1 [7]))))) # (!\core|rom_addr[13]~31_combout  & (((\core|rom_addr[15]~42_combout 
// ))))

	.dataa(\core|pc [15]),
	.datab(\core|pipeline1 [7]),
	.datac(\core|rom_addr[13]~31_combout ),
	.datad(\core|rom_addr[15]~42_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[15]~43 .lut_mask = 16'hAFC0;
defparam \core|rom_addr[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \core|pc_add1[15]~30 (
// Equation(s):
// \core|pc_add1[15]~30_combout  = \core|pc_add1[14]~29  $ (\core|rom_addr[15]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|rom_addr[15]~43_combout ),
	.cin(\core|pc_add1[14]~29 ),
	.combout(\core|pc_add1[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \core|pc_add1[15]~30 .lut_mask = 16'h0FF0;
defparam \core|pc_add1[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y13_N31
dffeas \core|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[15]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[15] .is_wysiwyg = "true";
defparam \core|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \core|ram_wr_data_buf~92 (
// Equation(s):
// \core|ram_wr_data_buf~92_combout  = (\core|ram_wr_data_buf~27_combout  & ((\core|pc [15]) # ((\core|ram_wr_data_buf~26_combout  & \core|pc_add1[7]~14_combout )))) # (!\core|ram_wr_data_buf~27_combout  & (\core|ram_wr_data_buf~26_combout  & 
// ((\core|pc_add1[7]~14_combout ))))

	.dataa(\core|ram_wr_data_buf~27_combout ),
	.datab(\core|ram_wr_data_buf~26_combout ),
	.datac(\core|pc [15]),
	.datad(\core|pc_add1[7]~14_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~92_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~92 .lut_mask = 16'hECA0;
defparam \core|ram_wr_data_buf~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \core|ram_wr_data_buf~97 (
// Equation(s):
// \core|ram_wr_data_buf~97_combout  = (\core|ram_wr_data_buf~91_combout ) # ((\core|ram_wr_data_buf~23_combout  & ((\core|ram_wr_data_buf~96_combout ) # (\core|ram_wr_data_buf~92_combout ))))

	.dataa(\core|ram_wr_data_buf~23_combout ),
	.datab(\core|ram_wr_data_buf~96_combout ),
	.datac(\core|ram_wr_data_buf~91_combout ),
	.datad(\core|ram_wr_data_buf~92_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf~97_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf~97 .lut_mask = 16'hFAF8;
defparam \core|ram_wr_data_buf~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N24
cycloneive_lcell_comb \core|acc[7]~1 (
// Equation(s):
// \core|acc[7]~1_combout  = (\core|always14~15_combout  & ((\core|ram_wr_data_buf~97_combout ))) # (!\core|always14~15_combout  & (\core|acc~94_combout ))

	.dataa(\core|always14~15_combout ),
	.datab(\core|acc~94_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~97_combout ),
	.cin(gnd),
	.combout(\core|acc[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[7]~1 .lut_mask = 16'hEE44;
defparam \core|acc[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \core|acc[7] (
	.clk(\clk~input_o ),
	.d(\core|acc[7]~1_combout ),
	.asdata(\core|Add11~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[7] .is_wysiwyg = "true";
defparam \core|acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
cycloneive_lcell_comb \core|add_a[7]~7 (
// Equation(s):
// \core|add_a[7]~7_combout  = (\core|always15~2_combout  & (((!\core|always15~3_combout  & \core|ram_rd_data_0[7]~28_combout )))) # (!\core|always15~2_combout  & (\core|acc [7]))

	.dataa(\core|always15~2_combout ),
	.datab(\core|acc [7]),
	.datac(\core|always15~3_combout ),
	.datad(\core|ram_rd_data_0[7]~28_combout ),
	.cin(gnd),
	.combout(\core|add_a[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[7]~7 .lut_mask = 16'h4E44;
defparam \core|add_a[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneive_lcell_comb \core|Add11~0 (
// Equation(s):
// \core|Add11~0_combout  = \core|add_b[7]~0_combout  $ (\core|add_a[7]~7_combout  $ (\core|Add8~17_combout ))

	.dataa(gnd),
	.datab(\core|add_b[7]~0_combout ),
	.datac(\core|add_a[7]~7_combout ),
	.datad(\core|Add8~17_combout ),
	.cin(gnd),
	.combout(\core|Add11~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Add11~0 .lut_mask = 16'hC33C;
defparam \core|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \core|same_byte[7]~0 (
// Equation(s):
// \core|same_byte[7]~0_combout  = (\core|always15~3_combout  & ((\core|ram_wr_data_buf~97_combout ))) # (!\core|always15~3_combout  & (\core|Add11~0_combout ))

	.dataa(\core|Add11~0_combout ),
	.datab(\core|always15~3_combout ),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf~97_combout ),
	.cin(gnd),
	.combout(\core|same_byte[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte[7]~0 .lut_mask = 16'hEE22;
defparam \core|same_byte[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \core|dp[7]~18 (
// Equation(s):
// \core|dp[7]~18_combout  = (\core|work_en~0_combout  & ((\core|always23~1_combout ) # ((!\core|dp[14]~16_combout  & !\core|always23~0_combout ))))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|always23~1_combout ),
	.datac(\core|dp[14]~16_combout ),
	.datad(\core|always23~0_combout ),
	.cin(gnd),
	.combout(\core|dp[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[7]~18 .lut_mask = 16'h888A;
defparam \core|dp[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \core|dp[7] (
	.clk(\clk~input_o ),
	.d(\core|dp[7]~15_combout ),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[7] .is_wysiwyg = "true";
defparam \core|dp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \core|Add24~16 (
// Equation(s):
// \core|Add24~16_combout  = (\core|dp [8] & (\core|Add24~15  $ (GND))) # (!\core|dp [8] & (!\core|Add24~15  & VCC))
// \core|Add24~17  = CARRY((\core|dp [8] & !\core|Add24~15 ))

	.dataa(\core|dp [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~15 ),
	.combout(\core|Add24~16_combout ),
	.cout(\core|Add24~17 ));
// synopsys translate_off
defparam \core|Add24~16 .lut_mask = 16'hA50A;
defparam \core|Add24~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \core|dp[8]~0 (
// Equation(s):
// \core|dp[8]~0_combout  = (\core|Equal277~79_combout  & (\core|Add24~16_combout )) # (!\core|Equal277~79_combout  & ((\core|pipeline1 [0])))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|Add24~16_combout ),
	.datac(gnd),
	.datad(\core|pipeline1 [0]),
	.cin(gnd),
	.combout(\core|dp[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[8]~0 .lut_mask = 16'hDD88;
defparam \core|dp[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \core|dp[8] (
	.clk(\clk~input_o ),
	.d(\core|dp[8]~0_combout ),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[8] .is_wysiwyg = "true";
defparam \core|dp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \core|Add24~18 (
// Equation(s):
// \core|Add24~18_combout  = (\core|dp [9] & (!\core|Add24~17 )) # (!\core|dp [9] & ((\core|Add24~17 ) # (GND)))
// \core|Add24~19  = CARRY((!\core|Add24~17 ) # (!\core|dp [9]))

	.dataa(\core|dp [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~17 ),
	.combout(\core|Add24~18_combout ),
	.cout(\core|Add24~19 ));
// synopsys translate_off
defparam \core|Add24~18 .lut_mask = 16'h5A5F;
defparam \core|Add24~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \core|dp[9]~4 (
// Equation(s):
// \core|dp[9]~4_combout  = (\core|Equal277~79_combout  & (\core|Add24~18_combout )) # (!\core|Equal277~79_combout  & ((\core|pipeline1 [1])))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|Add24~18_combout ),
	.datac(gnd),
	.datad(\core|pipeline1 [1]),
	.cin(gnd),
	.combout(\core|dp[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[9]~4 .lut_mask = 16'hDD88;
defparam \core|dp[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \core|dp[9] (
	.clk(\clk~input_o ),
	.d(\core|dp[9]~4_combout ),
	.asdata(\core|ram_wr_data_buf[1]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[9] .is_wysiwyg = "true";
defparam \core|dp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \core|Add24~20 (
// Equation(s):
// \core|Add24~20_combout  = (\core|dp [10] & (\core|Add24~19  $ (GND))) # (!\core|dp [10] & (!\core|Add24~19  & VCC))
// \core|Add24~21  = CARRY((\core|dp [10] & !\core|Add24~19 ))

	.dataa(gnd),
	.datab(\core|dp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~19 ),
	.combout(\core|Add24~20_combout ),
	.cout(\core|Add24~21 ));
// synopsys translate_off
defparam \core|Add24~20 .lut_mask = 16'hC30C;
defparam \core|Add24~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \core|dp[10]~2 (
// Equation(s):
// \core|dp[10]~2_combout  = (\core|Equal277~79_combout  & ((\core|Add24~20_combout ))) # (!\core|Equal277~79_combout  & (\core|pipeline1 [2]))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|pipeline1 [2]),
	.datac(gnd),
	.datad(\core|Add24~20_combout ),
	.cin(gnd),
	.combout(\core|dp[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[10]~2 .lut_mask = 16'hEE44;
defparam \core|dp[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \core|dp[10] (
	.clk(\clk~input_o ),
	.d(\core|dp[10]~2_combout ),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[10] .is_wysiwyg = "true";
defparam \core|dp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \core|Add24~22 (
// Equation(s):
// \core|Add24~22_combout  = (\core|dp [11] & (!\core|Add24~21 )) # (!\core|dp [11] & ((\core|Add24~21 ) # (GND)))
// \core|Add24~23  = CARRY((!\core|Add24~21 ) # (!\core|dp [11]))

	.dataa(gnd),
	.datab(\core|dp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~21 ),
	.combout(\core|Add24~22_combout ),
	.cout(\core|Add24~23 ));
// synopsys translate_off
defparam \core|Add24~22 .lut_mask = 16'h3C3F;
defparam \core|Add24~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \core|dp[11]~6 (
// Equation(s):
// \core|dp[11]~6_combout  = (\core|Equal277~79_combout  & (\core|Add24~22_combout )) # (!\core|Equal277~79_combout  & ((\core|pipeline1 [3])))

	.dataa(\core|Add24~22_combout ),
	.datab(\core|pipeline1 [3]),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[11]~6 .lut_mask = 16'hAACC;
defparam \core|dp[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \core|dp[11] (
	.clk(\clk~input_o ),
	.d(\core|dp[11]~6_combout ),
	.asdata(\core|same_byte[3]~4_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[11] .is_wysiwyg = "true";
defparam \core|dp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \core|Add24~24 (
// Equation(s):
// \core|Add24~24_combout  = (\core|dp [12] & (\core|Add24~23  $ (GND))) # (!\core|dp [12] & (!\core|Add24~23  & VCC))
// \core|Add24~25  = CARRY((\core|dp [12] & !\core|Add24~23 ))

	.dataa(\core|dp [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~23 ),
	.combout(\core|Add24~24_combout ),
	.cout(\core|Add24~25 ));
// synopsys translate_off
defparam \core|Add24~24 .lut_mask = 16'hA50A;
defparam \core|Add24~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \core|dp[12]~12 (
// Equation(s):
// \core|dp[12]~12_combout  = (\core|Equal277~79_combout  & (\core|Add24~24_combout )) # (!\core|Equal277~79_combout  & ((\core|pipeline1 [4])))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|Add24~24_combout ),
	.datac(gnd),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|dp[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[12]~12 .lut_mask = 16'hDD88;
defparam \core|dp[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \core|dp[12] (
	.clk(\clk~input_o ),
	.d(\core|dp[12]~12_combout ),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[12] .is_wysiwyg = "true";
defparam \core|dp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \core|dp[13]~8 (
// Equation(s):
// \core|dp[13]~8_combout  = (\core|Equal277~79_combout  & ((\core|Add24~26_combout ))) # (!\core|Equal277~79_combout  & (\core|pipeline1 [5]))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|pipeline1 [5]),
	.datac(gnd),
	.datad(\core|Add24~26_combout ),
	.cin(gnd),
	.combout(\core|dp[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[13]~8 .lut_mask = 16'hEE44;
defparam \core|dp[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \core|dp[13] (
	.clk(\clk~input_o ),
	.d(\core|dp[13]~8_combout ),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~0_combout ),
	.ena(\core|dp[15]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[13] .is_wysiwyg = "true";
defparam \core|dp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \core|xdata_same~1 (
// Equation(s):
// \core|xdata_same~1_combout  = (!\core|dp [13] & (!\core|dp [14] & (!\core|dp [15] & !\core|dp [12])))

	.dataa(\core|dp [13]),
	.datab(\core|dp [14]),
	.datac(\core|dp [15]),
	.datad(\core|dp [12]),
	.cin(gnd),
	.combout(\core|xdata_same~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_same~1 .lut_mask = 16'h0001;
defparam \core|xdata_same~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \core|xdata_same~0 (
// Equation(s):
// \core|xdata_same~0_combout  = (!\core|dp [10] & (!\core|dp [11] & (!\core|dp [9] & !\core|dp [8])))

	.dataa(\core|dp [10]),
	.datab(\core|dp [11]),
	.datac(\core|dp [9]),
	.datad(\core|dp [8]),
	.cin(gnd),
	.combout(\core|xdata_same~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_same~0 .lut_mask = 16'h0001;
defparam \core|xdata_same~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \core|xdata_same~2 (
// Equation(s):
// \core|xdata_same~2_combout  = (\core|xdata_same~1_combout  & ((\core|xdata_same~0_combout ) # (\core|ram_rd_addr_buf[15]~74_combout  $ (!\core|ram_wr_addr_buf[10]~81_combout )))) # (!\core|xdata_same~1_combout  & (\core|ram_rd_addr_buf[15]~74_combout  $ 
// ((!\core|ram_wr_addr_buf[10]~81_combout ))))

	.dataa(\core|xdata_same~1_combout ),
	.datab(\core|ram_rd_addr_buf[15]~74_combout ),
	.datac(\core|ram_wr_addr_buf[10]~81_combout ),
	.datad(\core|xdata_same~0_combout ),
	.cin(gnd),
	.combout(\core|xdata_same~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_same~2 .lut_mask = 16'hEBC3;
defparam \core|xdata_same~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \core|data_same~6 (
// Equation(s):
// \core|data_same~6_combout  = (!\core|Equal107~2_combout  & (!\core|Equal107~3_combout  & (\core|data_same~3_combout  & !\core|Equal107~4_combout )))

	.dataa(\core|Equal107~2_combout ),
	.datab(\core|Equal107~3_combout ),
	.datac(\core|data_same~3_combout ),
	.datad(\core|Equal107~4_combout ),
	.cin(gnd),
	.combout(\core|data_same~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_same~6 .lut_mask = 16'h0010;
defparam \core|data_same~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \core|xdata_same~3 (
// Equation(s):
// \core|xdata_same~3_combout  = (\core|xdata_rd_en~1_combout  & (\core|xdata_wr_en~0_combout  & (\core|xdata_same~2_combout  & \core|data_same~6_combout )))

	.dataa(\core|xdata_rd_en~1_combout ),
	.datab(\core|xdata_wr_en~0_combout ),
	.datac(\core|xdata_same~2_combout ),
	.datad(\core|data_same~6_combout ),
	.cin(gnd),
	.combout(\core|xdata_same~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|xdata_same~3 .lut_mask = 16'h8000;
defparam \core|xdata_same~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \core|always9~0 (
// Equation(s):
// \core|always9~0_combout  = (\core|xdata_same~3_combout ) # ((\core|data_wr_en~0_combout  & (\core|data_same~6_combout  & \core|data_wr_en~1_combout )))

	.dataa(\core|xdata_same~3_combout ),
	.datab(\core|data_wr_en~0_combout ),
	.datac(\core|data_same~6_combout ),
	.datad(\core|data_wr_en~1_combout ),
	.cin(gnd),
	.combout(\core|always9~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always9~0 .lut_mask = 16'hEAAA;
defparam \core|always9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \core|same_flag (
	.clk(\clk~input_o ),
	.d(\core|always9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_flag .is_wysiwyg = "true";
defparam \core|same_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \ram|sfr|p3_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p3_reg[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p3_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p3_reg[7] .is_wysiwyg = "true";
defparam \ram|sfr|p3_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \ram|sfr|Selector0~4 (
// Equation(s):
// \ram|sfr|Selector0~4_combout  = (\ram|sfr|p3_reg [7] & \ram|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|sfr|p3_reg [7]),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector0~4 .lut_mask = 16'hF000;
defparam \ram|sfr|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \p0[7]~input (
	.i(p0[7]),
	.ibar(gnd),
	.o(\p0[7]~input_o ));
// synopsys translate_off
defparam \p0[7]~input .bus_hold = "false";
defparam \p0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \ram|sfr|p1_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p1_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p1_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p1_reg[7] .is_wysiwyg = "true";
defparam \ram|sfr|p1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \ram|sfr|Selector0~3 (
// Equation(s):
// \ram|sfr|Selector0~3_combout  = (\ram|address [4] & (((\ram|sfr|p1_reg [7]) # (!\ram|sfr|p1_out_en~combout )))) # (!\ram|address [4] & (\p0[7]~input_o ))

	.dataa(\p0[7]~input_o ),
	.datab(\ram|sfr|p1_out_en~combout ),
	.datac(\ram|sfr|p1_reg [7]),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector0~3 .lut_mask = 16'hF3AA;
defparam \ram|sfr|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \ram|sfr|p2_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p2_reg[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p2_reg[7] .is_wysiwyg = "true";
defparam \ram|sfr|p2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \ram|sfr|Selector0~2 (
// Equation(s):
// \ram|sfr|Selector0~2_combout  = (\ram|address [4] & (((!\ram|sfr|p3_out_en~combout )))) # (!\ram|address [4] & (((\ram|sfr|p2_reg [7])) # (!\ram|sfr|p2_out_en~combout )))

	.dataa(\ram|address [4]),
	.datab(\ram|sfr|p2_out_en~combout ),
	.datac(\ram|sfr|p2_reg [7]),
	.datad(\ram|sfr|p3_out_en~combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector0~2 .lut_mask = 16'h51FB;
defparam \ram|sfr|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \ram|sfr|Selector0~5 (
// Equation(s):
// \ram|sfr|Selector0~5_combout  = (\ram|address [5] & ((\ram|sfr|Selector0~4_combout ) # ((\ram|sfr|Selector0~2_combout )))) # (!\ram|address [5] & (((\ram|sfr|Selector0~3_combout ))))

	.dataa(\ram|address [5]),
	.datab(\ram|sfr|Selector0~4_combout ),
	.datac(\ram|sfr|Selector0~3_combout ),
	.datad(\ram|sfr|Selector0~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector0~5 .lut_mask = 16'hFAD8;
defparam \ram|sfr|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \ram|sfr|Selector0~6 (
// Equation(s):
// \ram|sfr|Selector0~6_combout  = (\ram|sfr|Selector0~5_combout  & (\ram|sfr|p0_out_en~0_combout  & !\ram|address [6]))

	.dataa(\ram|sfr|Selector0~5_combout ),
	.datab(gnd),
	.datac(\ram|sfr|p0_out_en~0_combout ),
	.datad(\ram|address [6]),
	.cin(gnd),
	.combout(\ram|sfr|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|Selector0~6 .lut_mask = 16'h00A0;
defparam \ram|sfr|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \ram|sfr|q[7] (
// Equation(s):
// \ram|sfr|q [7] = (GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & ((\ram|sfr|Selector0~6_combout ))) # (!GLOBAL(\ram|sfr_rd_en~0clkctrl_outclk ) & (\ram|sfr|q [7]))

	.dataa(gnd),
	.datab(\ram|sfr|q [7]),
	.datac(\ram|sfr_rd_en~0clkctrl_outclk ),
	.datad(\ram|sfr|Selector0~6_combout ),
	.cin(gnd),
	.combout(\ram|sfr|q [7]),
	.cout());
// synopsys translate_off
defparam \ram|sfr|q[7] .lut_mask = 16'hFC0C;
defparam \ram|sfr|q[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \ram|rd_data[7]~8 (
// Equation(s):
// \ram|rd_data[7]~8_combout  = (!\ram|main_rd_en~combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|q [7]))) # (!\ram|sfr_rd_en~0_combout  & (\ram|xdata|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\ram|sfr_rd_en~0_combout ),
	.datab(\ram|xdata|altsyncram_component|auto_generated|q_a [7]),
	.datac(\ram|sfr|q [7]),
	.datad(\ram|main_rd_en~combout ),
	.cin(gnd),
	.combout(\ram|rd_data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[7]~8 .lut_mask = 16'h00E4;
defparam \ram|rd_data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \ram|rd_data[7]~9 (
// Equation(s):
// \ram|rd_data[7]~9_combout  = (\ram|rd_data[7]~8_combout ) # ((\ram|data|altsyncram_component|auto_generated|q_a [7] & \ram|main_rd_en~combout ))

	.dataa(\ram|data|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ram|rd_data[7]~8_combout ),
	.datac(gnd),
	.datad(\ram|main_rd_en~combout ),
	.cin(gnd),
	.combout(\ram|rd_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[7]~9 .lut_mask = 16'hEECC;
defparam \ram|rd_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \ram|rd_data[7] (
// Equation(s):
// \ram|rd_data [7] = (GLOBAL(\ram|address[0]~4clkctrl_outclk ) & ((\ram|rd_data [7]))) # (!GLOBAL(\ram|address[0]~4clkctrl_outclk ) & (\ram|rd_data[7]~9_combout ))

	.dataa(gnd),
	.datab(\ram|rd_data[7]~9_combout ),
	.datac(\ram|address[0]~4clkctrl_outclk ),
	.datad(\ram|rd_data [7]),
	.cin(gnd),
	.combout(\ram|rd_data [7]),
	.cout());
// synopsys translate_off
defparam \ram|rd_data[7] .lut_mask = 16'hFC0C;
defparam \ram|rd_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \core|ram_rd_data_0[7]~24 (
// Equation(s):
// \core|ram_rd_data_0[7]~24_combout  = (\core|ram_rd_data_0[7]~3_combout  & ((\core|b [7]) # ((\core|ram_rd_data_0[7]~2_combout )))) # (!\core|ram_rd_data_0[7]~3_combout  & (((!\core|ram_rd_data_0[7]~2_combout  & \ram|rd_data [7]))))

	.dataa(\core|ram_rd_data_0[7]~3_combout ),
	.datab(\core|b [7]),
	.datac(\core|ram_rd_data_0[7]~2_combout ),
	.datad(\ram|rd_data [7]),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~24 .lut_mask = 16'hADA8;
defparam \core|ram_rd_data_0[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \core|ram_rd_data_0[7]~25 (
// Equation(s):
// \core|ram_rd_data_0[7]~25_combout  = (\core|ram_rd_data_0[7]~2_combout  & ((\core|ram_rd_data_0[7]~24_combout  & ((\core|dp [7]))) # (!\core|ram_rd_data_0[7]~24_combout  & (\core|sp [7])))) # (!\core|ram_rd_data_0[7]~2_combout  & 
// (((\core|ram_rd_data_0[7]~24_combout ))))

	.dataa(\core|sp [7]),
	.datab(\core|ram_rd_data_0[7]~2_combout ),
	.datac(\core|dp [7]),
	.datad(\core|ram_rd_data_0[7]~24_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~25 .lut_mask = 16'hF388;
defparam \core|ram_rd_data_0[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \core|ram_rd_data_0[7]~26 (
// Equation(s):
// \core|ram_rd_data_0[7]~26_combout  = (\core|ram_rd_data_0[7]~0_combout  & (\core|ram_rd_data_0[7]~1_combout )) # (!\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[7]~1_combout  & (\core|dp [15])) # (!\core|ram_rd_data_0[7]~1_combout  & 
// ((\core|ram_rd_data_0[7]~25_combout )))))

	.dataa(\core|ram_rd_data_0[7]~0_combout ),
	.datab(\core|ram_rd_data_0[7]~1_combout ),
	.datac(\core|dp [15]),
	.datad(\core|ram_rd_data_0[7]~25_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~26 .lut_mask = 16'hD9C8;
defparam \core|ram_rd_data_0[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \core|ram_rd_data_0[7]~27 (
// Equation(s):
// \core|ram_rd_data_0[7]~27_combout  = (\core|ram_rd_data_0[7]~0_combout  & ((\core|ram_rd_data_0[7]~26_combout  & ((\core|acc [7]))) # (!\core|ram_rd_data_0[7]~26_combout  & (\core|psw_cy~q )))) # (!\core|ram_rd_data_0[7]~0_combout  & 
// (((\core|ram_rd_data_0[7]~26_combout ))))

	.dataa(\core|psw_cy~q ),
	.datab(\core|ram_rd_data_0[7]~0_combout ),
	.datac(\core|acc [7]),
	.datad(\core|ram_rd_data_0[7]~26_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~27 .lut_mask = 16'hF388;
defparam \core|ram_rd_data_0[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \core|ram_rd_data_0[7]~28 (
// Equation(s):
// \core|ram_rd_data_0[7]~28_combout  = (\core|same_flag~q  & (\core|same_byte [7])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[7]~27_combout )))

	.dataa(gnd),
	.datab(\core|same_flag~q ),
	.datac(\core|same_byte [7]),
	.datad(\core|ram_rd_data_0[7]~27_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[7]~28 .lut_mask = 16'hF3C0;
defparam \core|ram_rd_data_0[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \core|rom_addr[3]~2 (
// Equation(s):
// \core|rom_addr[3]~2_combout  = (\core|Equal99~12_combout ) # ((!\core|rom_addr[13]~0_combout ) # (!\core|sp[1]~10_combout ))

	.dataa(\core|Equal99~12_combout ),
	.datab(gnd),
	.datac(\core|sp[1]~10_combout ),
	.datad(\core|rom_addr[13]~0_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[3]~2 .lut_mask = 16'hAFFF;
defparam \core|rom_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \core|rom_addr[3]~1 (
// Equation(s):
// \core|rom_addr[3]~1_combout  = ((\core|sp[1]~10_combout  & ((\core|Equal99~12_combout ) # (\core|always5~22_combout )))) # (!\core|rom_addr[13]~0_combout )

	.dataa(\core|rom_addr[13]~0_combout ),
	.datab(\core|sp[1]~10_combout ),
	.datac(\core|Equal99~12_combout ),
	.datad(\core|always5~22_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[3]~1 .lut_mask = 16'hDDD5;
defparam \core|rom_addr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \core|rom_addr[7]~17 (
// Equation(s):
// \core|rom_addr[7]~17_combout  = (\core|rom_addr[3]~2_combout  & (((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & ((\core|rom_addr[3]~1_combout  & (\core|rom_code_addr[7]~14_combout )) # (!\core|rom_addr[3]~1_combout  & ((\core|pc 
// [7])))))

	.dataa(\core|rom_code_addr[7]~14_combout ),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|pc [7]),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[7]~17 .lut_mask = 16'hEE30;
defparam \core|rom_addr[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \core|rom_addr[7]~18 (
// Equation(s):
// \core|rom_addr[7]~18_combout  = (\core|rom_addr[3]~2_combout  & ((\core|rom_addr[7]~17_combout  & ((\rom|altsyncram_component|auto_generated|q_a [7]))) # (!\core|rom_addr[7]~17_combout  & (\core|ram_rd_data_0[7]~28_combout )))) # 
// (!\core|rom_addr[3]~2_combout  & (((\core|rom_addr[7]~17_combout ))))

	.dataa(\core|ram_rd_data_0[7]~28_combout ),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|rom_addr[7]~17_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|rom_addr[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[7]~18 .lut_mask = 16'hF838;
defparam \core|rom_addr[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\core|rom_addr[11]~35_combout ,\core|rom_addr[10]~30_combout ,\core|rom_addr[9]~27_combout ,\core|rom_addr[8]~24_combout ,\core|rom_addr[7]~18_combout ,\core|rom_addr[6]~16_combout ,\core|rom_addr[5]~14_combout ,\core|rom_addr[4]~12_combout ,
\core|rom_addr[3]~10_combout ,\core|rom_addr[2]~8_combout ,\core|rom_addr[1]~6_combout ,\core|rom_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../software/rom.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C800C8004800480048004800480008;
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \core|dp[1]~5 (
// Equation(s):
// \core|dp[1]~5_combout  = (\core|Equal277~79_combout  & (\core|Add24~2_combout )) # (!\core|Equal277~79_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\core|Add24~2_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[1]~5 .lut_mask = 16'hAACC;
defparam \core|dp[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \core|dp[1] (
	.clk(\clk~input_o ),
	.d(\core|dp[1]~5_combout ),
	.asdata(\core|ram_wr_data_buf[1]~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[1] .is_wysiwyg = "true";
defparam \core|dp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \core|Add24~4 (
// Equation(s):
// \core|Add24~4_combout  = (\core|dp [2] & (\core|Add24~3  $ (GND))) # (!\core|dp [2] & (!\core|Add24~3  & VCC))
// \core|Add24~5  = CARRY((\core|dp [2] & !\core|Add24~3 ))

	.dataa(\core|dp [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~3 ),
	.combout(\core|Add24~4_combout ),
	.cout(\core|Add24~5 ));
// synopsys translate_off
defparam \core|Add24~4 .lut_mask = 16'hA50A;
defparam \core|Add24~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \core|Add24~6 (
// Equation(s):
// \core|Add24~6_combout  = (\core|dp [3] & (!\core|Add24~5 )) # (!\core|dp [3] & ((\core|Add24~5 ) # (GND)))
// \core|Add24~7  = CARRY((!\core|Add24~5 ) # (!\core|dp [3]))

	.dataa(\core|dp [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~5 ),
	.combout(\core|Add24~6_combout ),
	.cout(\core|Add24~7 ));
// synopsys translate_off
defparam \core|Add24~6 .lut_mask = 16'h5A5F;
defparam \core|Add24~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \core|dp[3]~7 (
// Equation(s):
// \core|dp[3]~7_combout  = (\core|Equal277~79_combout  & (\core|Add24~6_combout )) # (!\core|Equal277~79_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\core|Add24~6_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[3]~7 .lut_mask = 16'hAACC;
defparam \core|dp[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \core|dp[3] (
	.clk(\clk~input_o ),
	.d(\core|dp[3]~7_combout ),
	.asdata(\core|same_byte[3]~4_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[3] .is_wysiwyg = "true";
defparam \core|dp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \core|Add24~8 (
// Equation(s):
// \core|Add24~8_combout  = (\core|dp [4] & (\core|Add24~7  $ (GND))) # (!\core|dp [4] & (!\core|Add24~7  & VCC))
// \core|Add24~9  = CARRY((\core|dp [4] & !\core|Add24~7 ))

	.dataa(gnd),
	.datab(\core|dp [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~7 ),
	.combout(\core|Add24~8_combout ),
	.cout(\core|Add24~9 ));
// synopsys translate_off
defparam \core|Add24~8 .lut_mask = 16'hC30C;
defparam \core|Add24~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \core|dp[4]~13 (
// Equation(s):
// \core|dp[4]~13_combout  = (\core|Equal277~79_combout  & (\core|Add24~8_combout )) # (!\core|Equal277~79_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\core|Add24~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[4]~13 .lut_mask = 16'hAACC;
defparam \core|dp[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \core|dp[4] (
	.clk(\clk~input_o ),
	.d(\core|dp[4]~13_combout ),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[4] .is_wysiwyg = "true";
defparam \core|dp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \core|Add24~10 (
// Equation(s):
// \core|Add24~10_combout  = (\core|dp [5] & (!\core|Add24~9 )) # (!\core|dp [5] & ((\core|Add24~9 ) # (GND)))
// \core|Add24~11  = CARRY((!\core|Add24~9 ) # (!\core|dp [5]))

	.dataa(\core|dp [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\core|Add24~9 ),
	.combout(\core|Add24~10_combout ),
	.cout(\core|Add24~11 ));
// synopsys translate_off
defparam \core|Add24~10 .lut_mask = 16'h5A5F;
defparam \core|Add24~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \core|dp[5]~9 (
// Equation(s):
// \core|dp[5]~9_combout  = (\core|Equal277~79_combout  & ((\core|Add24~10_combout ))) # (!\core|Equal277~79_combout  & (\rom|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|Add24~10_combout ),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[5]~9 .lut_mask = 16'hCCAA;
defparam \core|dp[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \core|dp[5] (
	.clk(\clk~input_o ),
	.d(\core|dp[5]~9_combout ),
	.asdata(\core|same_byte[5]~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[5] .is_wysiwyg = "true";
defparam \core|dp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \core|dp[6]~11 (
// Equation(s):
// \core|dp[6]~11_combout  = (\core|Equal277~79_combout  & ((\core|Add24~12_combout ))) # (!\core|Equal277~79_combout  & (\rom|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\core|Equal277~79_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(\core|Add24~12_combout ),
	.cin(gnd),
	.combout(\core|dp[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[6]~11 .lut_mask = 16'hEE44;
defparam \core|dp[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \core|dp[6] (
	.clk(\clk~input_o ),
	.d(\core|dp[6]~11_combout ),
	.asdata(\core|same_byte[6]~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[6] .is_wysiwyg = "true";
defparam \core|dp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \core|rom_code_base[6]~22 (
// Equation(s):
// \core|rom_code_base[6]~22_combout  = (\core|rom_code_base~32_combout  & (\core|pc [6])) # (!\core|rom_code_base~32_combout  & ((\core|dp [6])))

	.dataa(\core|pc [6]),
	.datab(gnd),
	.datac(\core|dp [6]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[6]~22 .lut_mask = 16'hAAF0;
defparam \core|rom_code_base[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \core|rom_addr[6]~15 (
// Equation(s):
// \core|rom_addr[6]~15_combout  = (\core|rom_addr[3]~2_combout  & ((\core|ram_rd_data_0[6]~18_combout ) # ((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & (((\core|pc [6] & !\core|rom_addr[3]~1_combout ))))

	.dataa(\core|ram_rd_data_0[6]~18_combout ),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|pc [6]),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[6]~15 .lut_mask = 16'hCCB8;
defparam \core|rom_addr[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \core|rom_addr[6]~16 (
// Equation(s):
// \core|rom_addr[6]~16_combout  = (\core|rom_addr[6]~15_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]) # ((!\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[6]~15_combout  & (((\core|rom_code_addr[6]~12_combout  & 
// \core|rom_addr[3]~1_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|rom_code_addr[6]~12_combout ),
	.datac(\core|rom_addr[6]~15_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[6]~16 .lut_mask = 16'hACF0;
defparam \core|rom_addr[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\core|rom_addr[11]~35_combout ,\core|rom_addr[10]~30_combout ,\core|rom_addr[9]~27_combout ,\core|rom_addr[8]~24_combout ,\core|rom_addr[7]~18_combout ,\core|rom_addr[6]~16_combout ,\core|rom_addr[5]~14_combout ,\core|rom_addr[4]~12_combout ,
\core|rom_addr[3]~10_combout ,\core|rom_addr[2]~8_combout ,\core|rom_addr[1]~6_combout ,\core|rom_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../software/rom.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC00CC00CC004C000C000C000C000C;
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \core|rom_addr[5]~13 (
// Equation(s):
// \core|rom_addr[5]~13_combout  = (\core|rom_addr[3]~2_combout  & (((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & ((\core|rom_addr[3]~1_combout  & ((\core|rom_code_addr[5]~10_combout ))) # (!\core|rom_addr[3]~1_combout  & (\core|pc 
// [5]))))

	.dataa(\core|pc [5]),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|rom_code_addr[5]~10_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[5]~13 .lut_mask = 16'hFC22;
defparam \core|rom_addr[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \core|rom_addr[5]~14 (
// Equation(s):
// \core|rom_addr[5]~14_combout  = (\core|rom_addr[3]~2_combout  & ((\core|rom_addr[5]~13_combout  & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\core|rom_addr[5]~13_combout  & ((\core|ram_rd_data_0[5]~13_combout ))))) # 
// (!\core|rom_addr[3]~2_combout  & (((\core|rom_addr[5]~13_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|ram_rd_data_0[5]~13_combout ),
	.datad(\core|rom_addr[5]~13_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[5]~14 .lut_mask = 16'hBBC0;
defparam \core|rom_addr[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\core|rom_addr[11]~35_combout ,\core|rom_addr[10]~30_combout ,\core|rom_addr[9]~27_combout ,\core|rom_addr[8]~24_combout ,\core|rom_addr[7]~18_combout ,\core|rom_addr[6]~16_combout ,\core|rom_addr[5]~14_combout ,\core|rom_addr[4]~12_combout ,
\core|rom_addr[3]~10_combout ,\core|rom_addr[2]~8_combout ,\core|rom_addr[1]~6_combout ,\core|rom_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../software/rom.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E40064006400640064006400640064;
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \core|length3~1 (
// Equation(s):
// \core|length3~1_combout  = (!\rom|altsyncram_component|auto_generated|q_a [3] & (\rom|altsyncram_component|auto_generated|q_a [1] $ (\rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|length3~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~1 .lut_mask = 16'h0330;
defparam \core|length3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \core|length3~3 (
// Equation(s):
// \core|length3~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (\core|length3~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [0])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\rom|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|length3~1_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|length3~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~3 .lut_mask = 16'hD850;
defparam \core|length3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \core|length3~4 (
// Equation(s):
// \core|length3~4_combout  = (\core|length3~1_combout  & ((\rom|altsyncram_component|auto_generated|q_a [5] & ((\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\rom|altsyncram_component|auto_generated|q_a [5] & 
// (!\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|length3~1_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|length3~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~4 .lut_mask = 16'hC404;
defparam \core|length3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \core|length3~2 (
// Equation(s):
// \core|length3~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\core|length3~1_combout  & \rom|altsyncram_component|auto_generated|q_a [5])) # (!\rom|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [0] & (\core|length3~1_combout  $ (\rom|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\core|length3~1_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|length3~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~2 .lut_mask = 16'h94AA;
defparam \core|length3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \core|length3~6 (
// Equation(s):
// \core|length3~6_combout  = (\core|length3~4_combout  & (\core|length3~2_combout  $ (((!\core|length3~3_combout  & !\core|length3~0_combout ))))) # (!\core|length3~4_combout  & (\core|length3~3_combout  & (!\core|length3~0_combout  & 
// !\core|length3~2_combout )))

	.dataa(\core|length3~3_combout ),
	.datab(\core|length3~4_combout ),
	.datac(\core|length3~0_combout ),
	.datad(\core|length3~2_combout ),
	.cin(gnd),
	.combout(\core|length3~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~6 .lut_mask = 16'hC806;
defparam \core|length3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \core|length3~7 (
// Equation(s):
// \core|length3~7_combout  = (\core|length3~6_combout  & (\rom|altsyncram_component|auto_generated|q_a [7] $ (((!\rom|altsyncram_component|auto_generated|q_a [4] & \core|length3~0_combout ))))) # (!\core|length3~6_combout  & 
// (((!\rom|altsyncram_component|auto_generated|q_a [7] & \core|length3~0_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|length3~0_combout ),
	.datad(\core|length3~6_combout ),
	.cin(gnd),
	.combout(\core|length3~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~7 .lut_mask = 16'h9A73;
defparam \core|length3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \core|length3~5 (
// Equation(s):
// \core|length3~5_combout  = (\core|length3~3_combout  & ((\core|length3~4_combout ) # ((\core|length3~0_combout )))) # (!\core|length3~3_combout  & (((!\core|length3~0_combout  & \core|length3~2_combout ))))

	.dataa(\core|length3~3_combout ),
	.datab(\core|length3~4_combout ),
	.datac(\core|length3~0_combout ),
	.datad(\core|length3~2_combout ),
	.cin(gnd),
	.combout(\core|length3~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~5 .lut_mask = 16'hADA8;
defparam \core|length3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \core|length3~8 (
// Equation(s):
// \core|length3~8_combout  = (\core|length3~7_combout ) # ((\core|length3~0_combout  & (\rom|altsyncram_component|auto_generated|q_a [4] $ (\core|length3~5_combout ))) # (!\core|length3~0_combout  & (\rom|altsyncram_component|auto_generated|q_a [4] & 
// \core|length3~5_combout )))

	.dataa(\core|length3~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|length3~7_combout ),
	.datad(\core|length3~5_combout ),
	.cin(gnd),
	.combout(\core|length3~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|length3~8 .lut_mask = 16'hF6F8;
defparam \core|length3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \core|length2f~0 (
// Equation(s):
// \core|length2f~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [0] & (!\rom|altsyncram_component|auto_generated|q_a [6] & (!\rom|altsyncram_component|auto_generated|q_a [5] & !\rom|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\core|length2f~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|length2f~0 .lut_mask = 16'h0002;
defparam \core|length2f~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \core|length2f~1 (
// Equation(s):
// \core|length2f~1_combout  = (\core|length2f~0_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [5] & (\rom|altsyncram_component|auto_generated|q_a [6] & !\rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\core|length2f~0_combout ),
	.cin(gnd),
	.combout(\core|length2f~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|length2f~1 .lut_mask = 16'hFF08;
defparam \core|length2f~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \core|length2f~2 (
// Equation(s):
// \core|length2f~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((!\rom|altsyncram_component|auto_generated|q_a [5]) # (!\rom|altsyncram_component|auto_generated|q_a [4])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\rom|altsyncram_component|auto_generated|q_a [4] & !\rom|altsyncram_component|auto_generated|q_a [5])) # (!\rom|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|length2f~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|length2f~2 .lut_mask = 16'h1DFD;
defparam \core|length2f~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \core|length2f~3 (
// Equation(s):
// \core|length2f~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\core|length2f~1_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [2] & \core|length2f~2_combout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((\rom|altsyncram_component|auto_generated|q_a [2] & \core|length2f~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|length2f~1_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\core|length2f~2_combout ),
	.cin(gnd),
	.combout(\core|length2f~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|length2f~3 .lut_mask = 16'hF888;
defparam \core|length2f~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \core|length2f~4 (
// Equation(s):
// \core|length2f~4_combout  = (!\rom|altsyncram_component|auto_generated|q_a [3] & (\rom|altsyncram_component|auto_generated|q_a [1] & \core|length2f~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|length2f~3_combout ),
	.cin(gnd),
	.combout(\core|length2f~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|length2f~4 .lut_mask = 16'h5000;
defparam \core|length2f~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \core|always2~7 (
// Equation(s):
// \core|always2~7_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [0] & ((\rom|altsyncram_component|auto_generated|q_a [5])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\rom|altsyncram_component|auto_generated|q_a [4] & !\rom|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|always2~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~7 .lut_mask = 16'h8830;
defparam \core|always2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \core|always2~6 (
// Equation(s):
// \core|always2~6_combout  = (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [5] & ((!\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\rom|altsyncram_component|auto_generated|q_a [5] & 
// (\rom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\core|always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~6 .lut_mask = 16'h040E;
defparam \core|always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \core|always2~8 (
// Equation(s):
// \core|always2~8_combout  = (\rom|altsyncram_component|auto_generated|q_a [2] & ((\core|always2~6_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [7] & \core|always2~7_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\core|always2~7_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\core|always2~6_combout ),
	.cin(gnd),
	.combout(\core|always2~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~8 .lut_mask = 16'hF080;
defparam \core|always2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \core|always2~9 (
// Equation(s):
// \core|always2~9_combout  = (\rom|altsyncram_component|auto_generated|q_a [0] & (!\rom|altsyncram_component|auto_generated|q_a [4] & ((\rom|altsyncram_component|auto_generated|q_a [6]) # (!\rom|altsyncram_component|auto_generated|q_a [7])))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [0] & (((\rom|altsyncram_component|auto_generated|q_a [6] & !\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\core|always2~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~9 .lut_mask = 16'h450C;
defparam \core|always2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \core|always2~10 (
// Equation(s):
// \core|always2~10_combout  = (!\rom|altsyncram_component|auto_generated|q_a [3] & (!\rom|altsyncram_component|auto_generated|q_a [1] & ((\core|always2~8_combout ) # (\core|always2~9_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|always2~8_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|always2~9_combout ),
	.cin(gnd),
	.combout(\core|always2~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~10 .lut_mask = 16'h0504;
defparam \core|always2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \core|always2~11 (
// Equation(s):
// \core|always2~11_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (!\rom|altsyncram_component|auto_generated|q_a [5] & ((\rom|altsyncram_component|auto_generated|q_a [3])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\rom|altsyncram_component|auto_generated|q_a [5] & (!\rom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|always2~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~11 .lut_mask = 16'h2604;
defparam \core|always2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \core|always2~12 (
// Equation(s):
// \core|always2~12_combout  = (\core|always2~10_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [4] & (\rom|altsyncram_component|auto_generated|q_a [6] & \core|always2~11_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\core|always2~10_combout ),
	.datad(\core|always2~11_combout ),
	.cin(gnd),
	.combout(\core|always2~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~12 .lut_mask = 16'hF8F0;
defparam \core|always2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \core|always2~2 (
// Equation(s):
// \core|always2~2_combout  = (!\rom|altsyncram_component|auto_generated|q_a [0] & !\rom|altsyncram_component|auto_generated|q_a [3])

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\core|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~2 .lut_mask = 16'h0055;
defparam \core|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \core|always2~0 (
// Equation(s):
// \core|always2~0_combout  = (!\rom|altsyncram_component|auto_generated|q_a [4] & (!\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [7] & !\rom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~0 .lut_mask = 16'h0010;
defparam \core|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \core|always2~1 (
// Equation(s):
// \core|always2~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & ((!\rom|altsyncram_component|auto_generated|q_a [5]))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\rom|altsyncram_component|auto_generated|q_a [1]) # (\rom|altsyncram_component|auto_generated|q_a [5]))))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (\rom|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\core|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~1 .lut_mask = 16'h66EC;
defparam \core|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \core|always2~3 (
// Equation(s):
// \core|always2~3_combout  = (!\rom|altsyncram_component|auto_generated|q_a [2] & ((\core|always2~0_combout ) # ((\core|always2~2_combout  & \core|always2~1_combout ))))

	.dataa(\core|always2~2_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|always2~0_combout ),
	.datad(\core|always2~1_combout ),
	.cin(gnd),
	.combout(\core|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~3 .lut_mask = 16'h3230;
defparam \core|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \core|always2~4 (
// Equation(s):
// \core|always2~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (\rom|altsyncram_component|auto_generated|q_a [5] & (\rom|altsyncram_component|auto_generated|q_a [4] & !\rom|altsyncram_component|auto_generated|q_a [7]))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [6] & (((!\rom|altsyncram_component|auto_generated|q_a [4] & \rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\core|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~4 .lut_mask = 16'h0580;
defparam \core|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \core|always2~5 (
// Equation(s):
// \core|always2~5_combout  = (\core|always2~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]) # ((\rom|altsyncram_component|auto_generated|q_a [2] & \rom|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|always2~4_combout ),
	.cin(gnd),
	.combout(\core|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~5 .lut_mask = 16'hEA00;
defparam \core|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \core|always2~13 (
// Equation(s):
// \core|always2~13_combout  = (\core|length2f~4_combout ) # ((\core|always2~12_combout ) # ((\core|always2~3_combout ) # (\core|always2~5_combout )))

	.dataa(\core|length2f~4_combout ),
	.datab(\core|always2~12_combout ),
	.datac(\core|always2~3_combout ),
	.datad(\core|always2~5_combout ),
	.cin(gnd),
	.combout(\core|always2~13_combout ),
	.cout());
// synopsys translate_off
defparam \core|always2~13 .lut_mask = 16'hFFFE;
defparam \core|always2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \core|command_flag~3 (
// Equation(s):
// \core|command_flag~3_combout  = (!\core|length3~8_combout  & (\core|command_flag [1] & !\core|always2~13_combout ))

	.dataa(gnd),
	.datab(\core|length3~8_combout ),
	.datac(\core|command_flag [1]),
	.datad(\core|always2~13_combout ),
	.cin(gnd),
	.combout(\core|command_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|command_flag~3 .lut_mask = 16'h0030;
defparam \core|command_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \core|command_flag[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|command_flag~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|data_rd_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|command_flag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|command_flag[0] .is_wysiwyg = "true";
defparam \core|command_flag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \core|command_flag~2 (
// Equation(s):
// \core|command_flag~2_combout  = (!\core|command_flag [0] & (((!\core|always2~13_combout  & \core|length3~8_combout )) # (!\core|command_flag [1])))

	.dataa(\core|command_flag [0]),
	.datab(\core|always2~13_combout ),
	.datac(\core|command_flag [1]),
	.datad(\core|length3~8_combout ),
	.cin(gnd),
	.combout(\core|command_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|command_flag~2 .lut_mask = 16'h1505;
defparam \core|command_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \core|command_flag[1] (
	.clk(\clk~input_o ),
	.d(\core|command_flag~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|data_rd_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|command_flag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|command_flag[1] .is_wysiwyg = "true";
defparam \core|command_flag[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cycloneive_lcell_comb \core|command_flag~1 (
// Equation(s):
// \core|command_flag~1_combout  = (!\core|wait_en~1_combout  & \core|command_flag [1])

	.dataa(gnd),
	.datab(\core|wait_en~1_combout ),
	.datac(gnd),
	.datad(\core|command_flag [1]),
	.cin(gnd),
	.combout(\core|command_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|command_flag~1 .lut_mask = 16'h3300;
defparam \core|command_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \core|command_flag[2] (
	.clk(\clk~input_o ),
	.d(\core|command_flag~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|command_flag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|command_flag[2] .is_wysiwyg = "true";
defparam \core|command_flag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \core|acc~20 (
// Equation(s):
// \core|acc~20_combout  = (\core|command_flag [2] & (\core|pipeline1 [1] & (!\core|pipeline1 [2] & !\core|pipeline1 [3])))

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [1]),
	.datac(\core|pipeline1 [2]),
	.datad(\core|pipeline1 [3]),
	.cin(gnd),
	.combout(\core|acc~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~20 .lut_mask = 16'h0008;
defparam \core|acc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \core|Equal233~0 (
// Equation(s):
// \core|Equal233~0_combout  = (\core|acc~20_combout  & (\core|pipeline1_cmd[5]~1_combout  & (\core|Equal92~0_combout  & \core|pipeline1_cmd[4]~0_combout )))

	.dataa(\core|acc~20_combout ),
	.datab(\core|pipeline1_cmd[5]~1_combout ),
	.datac(\core|Equal92~0_combout ),
	.datad(\core|pipeline1_cmd[4]~0_combout ),
	.cin(gnd),
	.combout(\core|Equal233~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal233~0 .lut_mask = 16'h8000;
defparam \core|Equal233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \ram|always2~0 (
// Equation(s):
// \ram|always2~0_combout  = (\core|xdata_rd_en~1_combout  & (((!\core|Equal233~0_combout  & !\core|Equal277~54_combout )) # (!\core|work_en~0_combout )))

	.dataa(\core|Equal233~0_combout ),
	.datab(\core|work_en~0_combout ),
	.datac(\core|xdata_rd_en~1_combout ),
	.datad(\core|Equal277~54_combout ),
	.cin(gnd),
	.combout(\ram|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|always2~0 .lut_mask = 16'h3070;
defparam \ram|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N3
dffeas \ram|xdata_rd_vld (
	.clk(\clk~input_o ),
	.d(\ram|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|xdata_rd_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|xdata_rd_vld .is_wysiwyg = "true";
defparam \ram|xdata_rd_vld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \core|ram_wait~2 (
// Equation(s):
// \core|ram_wait~2_combout  = ((!\ram|data_rd_vld~q  & (\core|ram_wait~q  & !\ram|xdata_rd_vld~q ))) # (!\ram|address[0]~4_combout )

	.dataa(\ram|data_rd_vld~q ),
	.datab(\ram|address[0]~4_combout ),
	.datac(\core|ram_wait~q ),
	.datad(\ram|xdata_rd_vld~q ),
	.cin(gnd),
	.combout(\core|ram_wait~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wait~2 .lut_mask = 16'h3373;
defparam \core|ram_wait~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N5
dffeas \core|ram_wait (
	.clk(\clk~input_o ),
	.d(\core|ram_wait~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|ram_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \core|ram_wait .is_wysiwyg = "true";
defparam \core|ram_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N6
cycloneive_lcell_comb \core|data_rd_en~2 (
// Equation(s):
// \core|data_rd_en~2_combout  = (!\core|wait_en~1_combout  & ((\ram|data_rd_vld~q ) # ((\ram|xdata_rd_vld~q ) # (!\core|ram_wait~q ))))

	.dataa(\ram|data_rd_vld~q ),
	.datab(\ram|xdata_rd_vld~q ),
	.datac(\core|ram_wait~q ),
	.datad(\core|wait_en~1_combout ),
	.cin(gnd),
	.combout(\core|data_rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_rd_en~2 .lut_mask = 16'h00EF;
defparam \core|data_rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \ram|always1~0 (
// Equation(s):
// \ram|always1~0_combout  = (\core|data_rd_en~2_combout  & (!\core|data_same~combout  & (\core|data_rd_en_buf~14_combout  & !\core|data_wr_en~2_combout )))

	.dataa(\core|data_rd_en~2_combout ),
	.datab(\core|data_same~combout ),
	.datac(\core|data_rd_en_buf~14_combout ),
	.datad(\core|data_wr_en~2_combout ),
	.cin(gnd),
	.combout(\ram|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|always1~0 .lut_mask = 16'h0020;
defparam \ram|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y10_N31
dffeas \ram|data_rd_vld (
	.clk(\clk~input_o ),
	.d(\ram|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|data_rd_vld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|data_rd_vld .is_wysiwyg = "true";
defparam \ram|data_rd_vld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \core|work_en~0 (
// Equation(s):
// \core|work_en~0_combout  = (\ram|data_rd_vld~q ) # ((\ram|xdata_rd_vld~q ) # (!\core|ram_wait~q ))

	.dataa(\ram|data_rd_vld~q ),
	.datab(gnd),
	.datac(\core|ram_wait~q ),
	.datad(\ram|xdata_rd_vld~q ),
	.cin(gnd),
	.combout(\core|work_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|work_en~0 .lut_mask = 16'hFFAF;
defparam \core|work_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \core|pc_en~0 (
// Equation(s):
// \core|pc_en~0_combout  = (\core|work_en~0_combout  & (!\core|wait_en~1_combout  & ((!\core|length2f~4_combout ) # (!\core|command_flag [1]))))

	.dataa(\core|work_en~0_combout ),
	.datab(\core|command_flag [1]),
	.datac(\core|wait_en~1_combout ),
	.datad(\core|length2f~4_combout ),
	.cin(gnd),
	.combout(\core|pc_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|pc_en~0 .lut_mask = 16'h020A;
defparam \core|pc_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N9
dffeas \core|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\core|pc_add1[4]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|pc_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pc[4] .is_wysiwyg = "true";
defparam \core|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \core|rom_code_base[4]~20 (
// Equation(s):
// \core|rom_code_base[4]~20_combout  = (\core|rom_code_base~32_combout  & (\core|pc [4])) # (!\core|rom_code_base~32_combout  & ((\core|dp [4])))

	.dataa(\core|pc [4]),
	.datab(gnd),
	.datac(\core|dp [4]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[4]~20 .lut_mask = 16'hAAF0;
defparam \core|rom_code_base[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \core|rom_addr[4]~11 (
// Equation(s):
// \core|rom_addr[4]~11_combout  = (\core|rom_addr[3]~2_combout  & ((\core|ram_rd_data_0[4]~23_combout ) # ((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & (((\core|pc [4] & !\core|rom_addr[3]~1_combout ))))

	.dataa(\core|ram_rd_data_0[4]~23_combout ),
	.datab(\core|pc [4]),
	.datac(\core|rom_addr[3]~2_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[4]~11 .lut_mask = 16'hF0AC;
defparam \core|rom_addr[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \core|rom_addr[4]~12 (
// Equation(s):
// \core|rom_addr[4]~12_combout  = (\core|rom_addr[3]~1_combout  & ((\core|rom_addr[4]~11_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]))) # (!\core|rom_addr[4]~11_combout  & (\core|rom_code_addr[4]~8_combout )))) # 
// (!\core|rom_addr[3]~1_combout  & (((\core|rom_addr[4]~11_combout ))))

	.dataa(\core|rom_code_addr[4]~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\core|rom_addr[3]~1_combout ),
	.datad(\core|rom_addr[4]~11_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[4]~12 .lut_mask = 16'hCFA0;
defparam \core|rom_addr[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\core|rom_addr[11]~35_combout ,\core|rom_addr[10]~30_combout ,\core|rom_addr[9]~27_combout ,\core|rom_addr[8]~24_combout ,\core|rom_addr[7]~18_combout ,\core|rom_addr[6]~16_combout ,\core|rom_addr[5]~14_combout ,\core|rom_addr[4]~12_combout ,
\core|rom_addr[3]~10_combout ,\core|rom_addr[2]~8_combout ,\core|rom_addr[1]~6_combout ,\core|rom_addr[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../software/rom.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_6lc1:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C400C400C400C400C4004400040004;
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \core|rom_addr[3]~9 (
// Equation(s):
// \core|rom_addr[3]~9_combout  = (\core|rom_addr[3]~2_combout  & (((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & ((\core|rom_addr[3]~1_combout  & ((\core|rom_code_addr[3]~6_combout ))) # (!\core|rom_addr[3]~1_combout  & (\core|pc 
// [3]))))

	.dataa(\core|pc [3]),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\core|rom_code_addr[3]~6_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[3]~9 .lut_mask = 16'hFC22;
defparam \core|rom_addr[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \core|rom_addr[3]~10 (
// Equation(s):
// \core|rom_addr[3]~10_combout  = (\core|rom_addr[3]~2_combout  & ((\core|rom_addr[3]~9_combout  & (\rom|altsyncram_component|auto_generated|q_a [3])) # (!\core|rom_addr[3]~9_combout  & ((\core|ram_rd_data_0[3]~38_combout ))))) # 
// (!\core|rom_addr[3]~2_combout  & (((\core|rom_addr[3]~9_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\core|ram_rd_data_0[3]~38_combout ),
	.datac(\core|rom_addr[3]~2_combout ),
	.datad(\core|rom_addr[3]~9_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[3]~10 .lut_mask = 16'hAFC0;
defparam \core|rom_addr[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \core|dp[2]~3 (
// Equation(s):
// \core|dp[2]~3_combout  = (\core|Equal277~79_combout  & ((\core|Add24~4_combout ))) # (!\core|Equal277~79_combout  & (\rom|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\core|Add24~4_combout ),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[2]~3 .lut_mask = 16'hCCAA;
defparam \core|dp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \core|dp[2] (
	.clk(\clk~input_o ),
	.d(\core|dp[2]~3_combout ),
	.asdata(\core|same_byte[2]~5_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[2] .is_wysiwyg = "true";
defparam \core|dp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \core|rom_code_base[2]~18 (
// Equation(s):
// \core|rom_code_base[2]~18_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [2]))) # (!\core|rom_code_base~32_combout  & (\core|dp [2]))

	.dataa(gnd),
	.datab(\core|dp [2]),
	.datac(\core|pc [2]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[2]~18 .lut_mask = 16'hF0CC;
defparam \core|rom_code_base[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \core|rom_addr[2]~7 (
// Equation(s):
// \core|rom_addr[2]~7_combout  = (\core|rom_addr[3]~2_combout  & ((\core|ram_rd_data_0[2]~33_combout ) # ((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & (((\core|pc [2] & !\core|rom_addr[3]~1_combout ))))

	.dataa(\core|ram_rd_data_0[2]~33_combout ),
	.datab(\core|pc [2]),
	.datac(\core|rom_addr[3]~2_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[2]~7 .lut_mask = 16'hF0AC;
defparam \core|rom_addr[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \core|rom_addr[2]~8 (
// Equation(s):
// \core|rom_addr[2]~8_combout  = (\core|rom_addr[3]~1_combout  & ((\core|rom_addr[2]~7_combout  & ((\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\core|rom_addr[2]~7_combout  & (\core|rom_code_addr[2]~4_combout )))) # (!\core|rom_addr[3]~1_combout 
//  & (((\core|rom_addr[2]~7_combout ))))

	.dataa(\core|rom_code_addr[2]~4_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\core|rom_addr[3]~1_combout ),
	.datad(\core|rom_addr[2]~7_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[2]~8 .lut_mask = 16'hCFA0;
defparam \core|rom_addr[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \core|pipeline1[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[4] .is_wysiwyg = "true";
defparam \core|pipeline1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cycloneive_lcell_comb \core|Equal207~0 (
// Equation(s):
// \core|Equal207~0_combout  = (\core|pipeline1 [4] & (\core|command_flag [2] & \core|pipeline1 [5]))

	.dataa(gnd),
	.datab(\core|pipeline1 [4]),
	.datac(\core|command_flag [2]),
	.datad(\core|pipeline1 [5]),
	.cin(gnd),
	.combout(\core|Equal207~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal207~0 .lut_mask = 16'hC000;
defparam \core|Equal207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \core|always12~5 (
// Equation(s):
// \core|always12~5_combout  = (!\core|Equal232~0_combout  & (((!\core|pipeline1_cmd[6]~3_combout ) # (!\core|Equal205~0_combout )) # (!\core|Equal207~0_combout )))

	.dataa(\core|Equal207~0_combout ),
	.datab(\core|Equal205~0_combout ),
	.datac(\core|pipeline1_cmd[6]~3_combout ),
	.datad(\core|Equal232~0_combout ),
	.cin(gnd),
	.combout(\core|always12~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|always12~5 .lut_mask = 16'h007F;
defparam \core|always12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneive_lcell_comb \core|data_wr_en_buf~9 (
// Equation(s):
// \core|data_wr_en_buf~9_combout  = ((!\core|ram_wr_data_bit_operate~1_combout ) # (!\core|always11~5_combout )) # (!\core|always12~5_combout )

	.dataa(\core|always12~5_combout ),
	.datab(gnd),
	.datac(\core|always11~5_combout ),
	.datad(\core|ram_wr_data_bit_operate~1_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~9_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~9 .lut_mask = 16'h5FFF;
defparam \core|data_wr_en_buf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \core|data_wr_en_buf~6 (
// Equation(s):
// \core|data_wr_en_buf~6_combout  = (\core|data_wr_en_buf~2_combout  & (\core|always18~0_combout  & (\core|data_wr_en_buf~5_combout  & \core|always24~0_combout )))

	.dataa(\core|data_wr_en_buf~2_combout ),
	.datab(\core|always18~0_combout ),
	.datac(\core|data_wr_en_buf~5_combout ),
	.datad(\core|always24~0_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~6 .lut_mask = 16'h8000;
defparam \core|data_wr_en_buf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneive_lcell_comb \core|data_wr_en_buf~7 (
// Equation(s):
// \core|data_wr_en_buf~7_combout  = (\core|Equal218~0_combout ) # (((!\core|data_wr_en_buf~6_combout ) # (!\core|data_wr_en_buf~0_combout )) # (!\core|data_wr_en_buf~4_combout ))

	.dataa(\core|Equal218~0_combout ),
	.datab(\core|data_wr_en_buf~4_combout ),
	.datac(\core|data_wr_en_buf~0_combout ),
	.datad(\core|data_wr_en_buf~6_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~7 .lut_mask = 16'hBFFF;
defparam \core|data_wr_en_buf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \core|data_wr_en_buf~8 (
// Equation(s):
// \core|data_wr_en_buf~8_combout  = (\core|Equal84~2_combout  & ((\core|pipeline1 [2] & ((\core|Mux0~1_combout ))) # (!\core|pipeline1 [2] & (\core|Mux0~3_combout ))))

	.dataa(\core|Mux0~3_combout ),
	.datab(\core|pipeline1 [2]),
	.datac(\core|Equal84~2_combout ),
	.datad(\core|Mux0~1_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~8_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~8 .lut_mask = 16'hE020;
defparam \core|data_wr_en_buf~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \core|data_wr_en_buf~11 (
// Equation(s):
// \core|data_wr_en_buf~11_combout  = (\core|data_wr_en_buf~9_combout ) # ((\core|data_wr_en_buf~7_combout ) # ((\core|data_wr_en_buf~8_combout ) # (!\core|data_wr_en_buf~10_combout )))

	.dataa(\core|data_wr_en_buf~9_combout ),
	.datab(\core|data_wr_en_buf~7_combout ),
	.datac(\core|data_wr_en_buf~10_combout ),
	.datad(\core|data_wr_en_buf~8_combout ),
	.cin(gnd),
	.combout(\core|data_wr_en_buf~11_combout ),
	.cout());
// synopsys translate_off
defparam \core|data_wr_en_buf~11 .lut_mask = 16'hFFEF;
defparam \core|data_wr_en_buf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N30
cycloneive_lcell_comb \core|always14~15 (
// Equation(s):
// \core|always14~15_combout  = (\core|data_wr_en_buf~11_combout  & (\core|Equal200~3_combout  & !\core|ram_wr_addr_buf[4]~79_combout ))

	.dataa(gnd),
	.datab(\core|data_wr_en_buf~11_combout ),
	.datac(\core|Equal200~3_combout ),
	.datad(\core|ram_wr_addr_buf[4]~79_combout ),
	.cin(gnd),
	.combout(\core|always14~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|always14~15 .lut_mask = 16'h00C0;
defparam \core|always14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \core|acc~74 (
// Equation(s):
// \core|acc~74_combout  = (\core|always14~13_combout  & (\core|Equal225~0_combout  & (\core|acc [1]))) # (!\core|always14~13_combout  & (((\rom|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\core|Equal225~0_combout ),
	.datab(\core|acc [1]),
	.datac(\core|always14~13_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\core|acc~74_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~74 .lut_mask = 16'h8F80;
defparam \core|acc~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneive_lcell_comb \core|acc~75 (
// Equation(s):
// \core|acc~75_combout  = (\core|ram_rd_data_0[1]~43_combout  & ((\core|acc~30_combout ) # ((\core|always14~7_combout  & \core|acc~74_combout )))) # (!\core|ram_rd_data_0[1]~43_combout  & (\core|always14~7_combout  & ((\core|acc~74_combout ))))

	.dataa(\core|ram_rd_data_0[1]~43_combout ),
	.datab(\core|always14~7_combout ),
	.datac(\core|acc~30_combout ),
	.datad(\core|acc~74_combout ),
	.cin(gnd),
	.combout(\core|acc~75_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~75 .lut_mask = 16'hECA0;
defparam \core|acc~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneive_lcell_comb \core|acc~73 (
// Equation(s):
// \core|acc~73_combout  = (\core|acc [1] & (\core|acc [0] & (\core|acc~42_combout ))) # (!\core|acc [1] & ((\core|Equal277~75_combout ) # ((\core|acc [0] & \core|acc~42_combout ))))

	.dataa(\core|acc [1]),
	.datab(\core|acc [0]),
	.datac(\core|acc~42_combout ),
	.datad(\core|Equal277~75_combout ),
	.cin(gnd),
	.combout(\core|acc~73_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~73 .lut_mask = 16'hD5C0;
defparam \core|acc~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneive_lcell_comb \core|acc~72 (
// Equation(s):
// \core|acc~72_combout  = (\core|acc [5] & ((\core|Equal277~69_combout ) # ((\core|acc [2] & \core|acc~111_combout )))) # (!\core|acc [5] & (\core|acc [2] & ((\core|acc~111_combout ))))

	.dataa(\core|acc [5]),
	.datab(\core|acc [2]),
	.datac(\core|Equal277~69_combout ),
	.datad(\core|acc~111_combout ),
	.cin(gnd),
	.combout(\core|acc~72_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~72 .lut_mask = 16'hECA0;
defparam \core|acc~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneive_lcell_comb \core|acc~76 (
// Equation(s):
// \core|acc~76_combout  = (\core|acc~73_combout ) # ((\core|acc~72_combout ) # ((\core|acc~75_combout  & \core|acc~44_combout )))

	.dataa(\core|acc~75_combout ),
	.datab(\core|acc~44_combout ),
	.datac(\core|acc~73_combout ),
	.datad(\core|acc~72_combout ),
	.cin(gnd),
	.combout(\core|acc~76_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~76 .lut_mask = 16'hFFF8;
defparam \core|acc~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneive_lcell_comb \core|acc~77 (
// Equation(s):
// \core|acc~77_combout  = (\core|always14~9_combout  & ((\core|always14~14_combout  & (\core|acc_xor [1])) # (!\core|always14~14_combout  & ((\core|acc~76_combout )))))

	.dataa(\core|acc_xor [1]),
	.datab(\core|always14~14_combout ),
	.datac(\core|acc~76_combout ),
	.datad(\core|always14~9_combout ),
	.cin(gnd),
	.combout(\core|acc~77_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~77 .lut_mask = 16'hB800;
defparam \core|acc~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneive_lcell_comb \core|acc~78 (
// Equation(s):
// \core|acc~78_combout  = (!\core|always14~10_combout  & ((\core|acc~77_combout ) # ((!\core|always14~9_combout  & \core|acc_or[1]~25_combout ))))

	.dataa(\core|always14~9_combout ),
	.datab(\core|acc_or[1]~25_combout ),
	.datac(\core|always14~10_combout ),
	.datad(\core|acc~77_combout ),
	.cin(gnd),
	.combout(\core|acc~78_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~78 .lut_mask = 16'h0F04;
defparam \core|acc~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneive_lcell_comb \core|acc~79 (
// Equation(s):
// \core|acc~79_combout  = (\core|acc~24_combout  & ((\core|acc~78_combout ) # ((\core|acc_and[1]~3_combout  & \core|always14~10_combout ))))

	.dataa(\core|acc_and[1]~3_combout ),
	.datab(\core|always14~10_combout ),
	.datac(\core|acc~78_combout ),
	.datad(\core|acc~24_combout ),
	.cin(gnd),
	.combout(\core|acc~79_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~79 .lut_mask = 16'hF800;
defparam \core|acc~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N16
cycloneive_lcell_comb \core|acc~80 (
// Equation(s):
// \core|acc~80_combout  = (\core|Equal277~72_combout  & (\core|acc [1] $ (((\core|psw_ac~q ) # (\core|LessThan8~0_combout )))))

	.dataa(\core|acc [1]),
	.datab(\core|Equal277~72_combout ),
	.datac(\core|psw_ac~q ),
	.datad(\core|LessThan8~0_combout ),
	.cin(gnd),
	.combout(\core|acc~80_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~80 .lut_mask = 16'h4448;
defparam \core|acc~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneive_lcell_comb \core|acc~81 (
// Equation(s):
// \core|acc~81_combout  = (\core|acc~80_combout ) # ((!\core|LessThan5~12_combout  & (\core|Equal277~74_combout  & !\core|b [7])))

	.dataa(\core|LessThan5~12_combout ),
	.datab(\core|acc~80_combout ),
	.datac(\core|Equal277~74_combout ),
	.datad(\core|b [7]),
	.cin(gnd),
	.combout(\core|acc~81_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~81 .lut_mask = 16'hCCDC;
defparam \core|acc~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneive_lcell_comb \core|acc~82 (
// Equation(s):
// \core|acc~82_combout  = (\core|acc~79_combout ) # ((\core|acc~81_combout ) # ((\core|Mult0|auto_generated|mac_out2~DATAOUT1  & \core|Equal277~73_combout )))

	.dataa(\core|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datab(\core|Equal277~73_combout ),
	.datac(\core|acc~79_combout ),
	.datad(\core|acc~81_combout ),
	.cin(gnd),
	.combout(\core|acc~82_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc~82 .lut_mask = 16'hFFF8;
defparam \core|acc~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \core|acc[1]~7 (
// Equation(s):
// \core|acc[1]~7_combout  = (\core|always14~15_combout  & (\core|ram_wr_data_buf~48_combout )) # (!\core|always14~15_combout  & ((\core|acc~82_combout )))

	.dataa(\core|always14~15_combout ),
	.datab(\core|ram_wr_data_buf~48_combout ),
	.datac(gnd),
	.datad(\core|acc~82_combout ),
	.cin(gnd),
	.combout(\core|acc[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|acc[1]~7 .lut_mask = 16'hDD88;
defparam \core|acc[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \core|acc[1] (
	.clk(\clk~input_o ),
	.d(\core|acc[1]~7_combout ),
	.asdata(\core|Add4~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|acc~38_combout ),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|acc[1] .is_wysiwyg = "true";
defparam \core|acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneive_lcell_comb \core|add_a[1]~1 (
// Equation(s):
// \core|add_a[1]~1_combout  = (\core|always15~2_combout  & (((\core|ram_rd_data_0[1]~43_combout  & !\core|always15~3_combout )))) # (!\core|always15~2_combout  & (\core|acc [1]))

	.dataa(\core|acc [1]),
	.datab(\core|ram_rd_data_0[1]~43_combout ),
	.datac(\core|always15~3_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|add_a[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|add_a[1]~1 .lut_mask = 16'h0CAA;
defparam \core|add_a[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \core|same_byte~7 (
// Equation(s):
// \core|same_byte~7_combout  = (\core|always9~0_combout  & ((\core|always15~3_combout  & ((\core|ram_wr_data_buf~48_combout ))) # (!\core|always15~3_combout  & (\core|Add4~11_combout ))))

	.dataa(\core|Add4~11_combout ),
	.datab(\core|ram_wr_data_buf~48_combout ),
	.datac(\core|always15~3_combout ),
	.datad(\core|always9~0_combout ),
	.cin(gnd),
	.combout(\core|same_byte~7_combout ),
	.cout());
// synopsys translate_off
defparam \core|same_byte~7 .lut_mask = 16'hCA00;
defparam \core|same_byte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \core|same_byte[1] (
	.clk(\clk~input_o ),
	.d(\core|same_byte~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|same_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \core|same_byte[1] .is_wysiwyg = "true";
defparam \core|same_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \core|ram_rd_data_0[1]~43 (
// Equation(s):
// \core|ram_rd_data_0[1]~43_combout  = (\core|same_flag~q  & (\core|same_byte [1])) # (!\core|same_flag~q  & ((\core|ram_rd_data_0[1]~42_combout )))

	.dataa(gnd),
	.datab(\core|same_byte [1]),
	.datac(\core|same_flag~q ),
	.datad(\core|ram_rd_data_0[1]~42_combout ),
	.cin(gnd),
	.combout(\core|ram_rd_data_0[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_rd_data_0[1]~43 .lut_mask = 16'hCFC0;
defparam \core|ram_rd_data_0[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \core|rom_addr[1]~5 (
// Equation(s):
// \core|rom_addr[1]~5_combout  = (\core|rom_addr[3]~2_combout  & (((\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & ((\core|rom_addr[3]~1_combout  & (\core|rom_code_addr[1]~2_combout )) # (!\core|rom_addr[3]~1_combout  & ((\core|pc 
// [1])))))

	.dataa(\core|rom_code_addr[1]~2_combout ),
	.datab(\core|pc [1]),
	.datac(\core|rom_addr[3]~2_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[1]~5 .lut_mask = 16'hFA0C;
defparam \core|rom_addr[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \core|rom_addr[1]~6 (
// Equation(s):
// \core|rom_addr[1]~6_combout  = (\core|rom_addr[3]~2_combout  & ((\core|rom_addr[1]~5_combout  & ((\rom|altsyncram_component|auto_generated|q_a [1]))) # (!\core|rom_addr[1]~5_combout  & (\core|ram_rd_data_0[1]~43_combout )))) # 
// (!\core|rom_addr[3]~2_combout  & (((\core|rom_addr[1]~5_combout ))))

	.dataa(\core|ram_rd_data_0[1]~43_combout ),
	.datab(\core|rom_addr[3]~2_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\core|rom_addr[1]~5_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[1]~6 .lut_mask = 16'hF388;
defparam \core|rom_addr[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \core|dp[0]~1 (
// Equation(s):
// \core|dp[0]~1_combout  = (\core|Equal277~79_combout  & ((\core|Add24~0_combout ))) # (!\core|Equal277~79_combout  & (\rom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\core|Add24~0_combout ),
	.datac(gnd),
	.datad(\core|Equal277~79_combout ),
	.cin(gnd),
	.combout(\core|dp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|dp[0]~1 .lut_mask = 16'hCCAA;
defparam \core|dp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \core|dp[0] (
	.clk(\clk~input_o ),
	.d(\core|dp[0]~1_combout ),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\core|always23~1_combout ),
	.ena(\core|dp[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|dp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \core|dp[0] .is_wysiwyg = "true";
defparam \core|dp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \core|rom_code_base[0]~16 (
// Equation(s):
// \core|rom_code_base[0]~16_combout  = (\core|rom_code_base~32_combout  & ((\core|pc [0]))) # (!\core|rom_code_base~32_combout  & (\core|dp [0]))

	.dataa(gnd),
	.datab(\core|dp [0]),
	.datac(\core|pc [0]),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|rom_code_base[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_code_base[0]~16 .lut_mask = 16'hF0CC;
defparam \core|rom_code_base[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \core|rom_addr[0]~3 (
// Equation(s):
// \core|rom_addr[0]~3_combout  = (\core|rom_addr[3]~2_combout  & (((\core|ram_rd_data_0[0]~8_combout ) # (\core|rom_addr[3]~1_combout )))) # (!\core|rom_addr[3]~2_combout  & (\core|pc [0] & ((!\core|rom_addr[3]~1_combout ))))

	.dataa(\core|pc [0]),
	.datab(\core|ram_rd_data_0[0]~8_combout ),
	.datac(\core|rom_addr[3]~2_combout ),
	.datad(\core|rom_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[0]~3 .lut_mask = 16'hF0CA;
defparam \core|rom_addr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \core|rom_addr[0]~4 (
// Equation(s):
// \core|rom_addr[0]~4_combout  = (\core|rom_addr[3]~1_combout  & ((\core|rom_addr[0]~3_combout  & ((\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\core|rom_addr[0]~3_combout  & (\core|rom_code_addr[0]~0_combout )))) # (!\core|rom_addr[3]~1_combout 
//  & (((\core|rom_addr[0]~3_combout ))))

	.dataa(\core|rom_code_addr[0]~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\core|rom_addr[3]~1_combout ),
	.datad(\core|rom_addr[0]~3_combout ),
	.cin(gnd),
	.combout(\core|rom_addr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \core|rom_addr[0]~4 .lut_mask = 16'hCFA0;
defparam \core|rom_addr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \core|pipeline1[6] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\rom|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|pipeline1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \core|pipeline1[6] .is_wysiwyg = "true";
defparam \core|pipeline1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N30
cycloneive_lcell_comb \core|Equal137~0 (
// Equation(s):
// \core|Equal137~0_combout  = (!\core|pipeline1 [6] & (\core|pipeline1 [5] & \core|command_flag [2]))

	.dataa(\core|pipeline1 [6]),
	.datab(gnd),
	.datac(\core|pipeline1 [5]),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|Equal137~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal137~0 .lut_mask = 16'h5000;
defparam \core|Equal137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N16
cycloneive_lcell_comb \core|Equal277~79 (
// Equation(s):
// \core|Equal277~79_combout  = (\core|Equal137~0_combout  & (\core|Equal277~83_combout  & ((!\core|pipeline1 [4]) # (!\core|command_flag [2]))))

	.dataa(\core|Equal137~0_combout ),
	.datab(\core|command_flag [2]),
	.datac(\core|Equal277~83_combout ),
	.datad(\core|pipeline1 [4]),
	.cin(gnd),
	.combout(\core|Equal277~79_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal277~79 .lut_mask = 16'h20A0;
defparam \core|Equal277~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
cycloneive_lcell_comb \core|wr_acc~19 (
// Equation(s):
// \core|wr_acc~19_combout  = (\core|acc~24_combout  & (\core|always14~9_combout  & \core|always14~7_combout ))

	.dataa(\core|acc~24_combout ),
	.datab(gnd),
	.datac(\core|always14~9_combout ),
	.datad(\core|always14~7_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~19_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~19 .lut_mask = 16'hA000;
defparam \core|wr_acc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cycloneive_lcell_comb \core|wr_acc~17 (
// Equation(s):
// \core|wr_acc~17_combout  = (!\core|pipeline2_cmd[7]~6_combout  & (\core|pipeline2_cmd[2]~3_combout  & (\core|pipeline2_cmd[5]~7_combout  $ (\core|pipeline2_cmd[4]~0_combout ))))

	.dataa(\core|pipeline2_cmd[5]~7_combout ),
	.datab(\core|pipeline2_cmd[7]~6_combout ),
	.datac(\core|pipeline2_cmd[4]~0_combout ),
	.datad(\core|pipeline2_cmd[2]~3_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~17_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~17 .lut_mask = 16'h1200;
defparam \core|wr_acc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cycloneive_lcell_comb \core|wr_acc~16 (
// Equation(s):
// \core|wr_acc~16_combout  = (\core|pipeline1_cmd[4]~0_combout  & ((\core|pipeline1_cmd[5]~1_combout  & (\core|Equal277~85_combout )) # (!\core|pipeline1_cmd[5]~1_combout  & ((\core|pipeline1_cmd[3]~4_combout ))))) # (!\core|pipeline1_cmd[4]~0_combout  & 
// (((\core|pipeline1_cmd[5]~1_combout  & \core|pipeline1_cmd[3]~4_combout ))))

	.dataa(\core|Equal277~85_combout ),
	.datab(\core|pipeline1_cmd[4]~0_combout ),
	.datac(\core|pipeline1_cmd[5]~1_combout ),
	.datad(\core|pipeline1_cmd[3]~4_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~16_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~16 .lut_mask = 16'hBC80;
defparam \core|wr_acc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cycloneive_lcell_comb \core|wr_acc~23 (
// Equation(s):
// \core|wr_acc~23_combout  = (\core|command_flag [2] & (\core|pipeline1 [6] & (\core|wr_acc~16_combout  & !\core|pipeline1 [7])))

	.dataa(\core|command_flag [2]),
	.datab(\core|pipeline1 [6]),
	.datac(\core|wr_acc~16_combout ),
	.datad(\core|pipeline1 [7]),
	.cin(gnd),
	.combout(\core|wr_acc~23_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~23 .lut_mask = 16'h0080;
defparam \core|wr_acc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
cycloneive_lcell_comb \core|wr_acc~20 (
// Equation(s):
// \core|wr_acc~20_combout  = ((\core|wr_acc~23_combout ) # ((\core|Equal217~0_combout  & \core|wr_acc~17_combout ))) # (!\core|wr_acc~19_combout )

	.dataa(\core|Equal217~0_combout ),
	.datab(\core|wr_acc~19_combout ),
	.datac(\core|wr_acc~17_combout ),
	.datad(\core|wr_acc~23_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~20_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~20 .lut_mask = 16'hFFB3;
defparam \core|wr_acc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N30
cycloneive_lcell_comb \core|wr_acc~14 (
// Equation(s):
// \core|wr_acc~14_combout  = (\core|Equal277~68_combout ) # (((\core|acc~113_combout  & \core|Equal206~0_combout )) # (!\core|always14~3_combout ))

	.dataa(\core|acc~113_combout ),
	.datab(\core|Equal277~68_combout ),
	.datac(\core|Equal206~0_combout ),
	.datad(\core|always14~3_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~14_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~14 .lut_mask = 16'hECFF;
defparam \core|wr_acc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N8
cycloneive_lcell_comb \core|wr_acc~15 (
// Equation(s):
// \core|wr_acc~15_combout  = (\core|wr_acc~14_combout ) # (((!\core|always14~4_combout ) # (!\core|acc~23_combout )) # (!\core|Equal225~0_combout ))

	.dataa(\core|wr_acc~14_combout ),
	.datab(\core|Equal225~0_combout ),
	.datac(\core|acc~23_combout ),
	.datad(\core|always14~4_combout ),
	.cin(gnd),
	.combout(\core|wr_acc~15_combout ),
	.cout());
// synopsys translate_off
defparam \core|wr_acc~15 .lut_mask = 16'hBFFF;
defparam \core|wr_acc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \core|wait_en~0 (
// Equation(s):
// \core|wait_en~0_combout  = (!\core|always5~26_combout  & ((\core|wr_acc~20_combout ) # ((\core|wr_acc~15_combout ) # (!\core|always15~2_combout ))))

	.dataa(\core|always5~26_combout ),
	.datab(\core|wr_acc~20_combout ),
	.datac(\core|wr_acc~15_combout ),
	.datad(\core|always15~2_combout ),
	.cin(gnd),
	.combout(\core|wait_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|wait_en~0 .lut_mask = 16'h5455;
defparam \core|wait_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \core|wait_en~1 (
// Equation(s):
// \core|wait_en~1_combout  = (\core|wait_en~0_combout ) # ((\core|Equal277~79_combout  & ((\core|Equal176~8_combout ) # (!\core|rom_code_base~32_combout ))))

	.dataa(\core|Equal277~79_combout ),
	.datab(\core|Equal176~8_combout ),
	.datac(\core|wait_en~0_combout ),
	.datad(\core|rom_code_base~32_combout ),
	.cin(gnd),
	.combout(\core|wait_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \core|wait_en~1 .lut_mask = 16'hF8FA;
defparam \core|wait_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \core|command_flag~0 (
// Equation(s):
// \core|command_flag~0_combout  = (!\core|wait_en~1_combout  & \core|command_flag [2])

	.dataa(\core|wait_en~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|command_flag [2]),
	.cin(gnd),
	.combout(\core|command_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|command_flag~0 .lut_mask = 16'h5500;
defparam \core|command_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \core|command_flag[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\core|command_flag~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\core|work_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core|command_flag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \core|command_flag[3] .is_wysiwyg = "true";
defparam \core|command_flag[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \core|Equal93~0 (
// Equation(s):
// \core|Equal93~0_combout  = (\core|command_flag [3] & (\core|Equal88~0_combout  & (!\core|pipeline2 [5] & \core|pipeline2 [0])))

	.dataa(\core|command_flag [3]),
	.datab(\core|Equal88~0_combout ),
	.datac(\core|pipeline2 [5]),
	.datad(\core|pipeline2 [0]),
	.cin(gnd),
	.combout(\core|Equal93~0_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal93~0 .lut_mask = 16'h0800;
defparam \core|Equal93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \core|Equal211~3 (
// Equation(s):
// \core|Equal211~3_combout  = (\core|Equal93~0_combout  & (\core|Equal211~2_combout  & ((!\core|command_flag [3]) # (!\core|pipeline2 [7]))))

	.dataa(\core|Equal93~0_combout ),
	.datab(\core|Equal211~2_combout ),
	.datac(\core|pipeline2 [7]),
	.datad(\core|command_flag [3]),
	.cin(gnd),
	.combout(\core|Equal211~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|Equal211~3 .lut_mask = 16'h0888;
defparam \core|Equal211~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N22
cycloneive_lcell_comb \core|always15~3 (
// Equation(s):
// \core|always15~3_combout  = (!\core|Equal211~3_combout  & (\core|data_wr_en_buf~4_combout  & \core|always18~0_combout ))

	.dataa(gnd),
	.datab(\core|Equal211~3_combout ),
	.datac(\core|data_wr_en_buf~4_combout ),
	.datad(\core|always18~0_combout ),
	.cin(gnd),
	.combout(\core|always15~3_combout ),
	.cout());
// synopsys translate_off
defparam \core|always15~3 .lut_mask = 16'h3000;
defparam \core|always15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \core|ram_wr_data_buf[0]~35 (
// Equation(s):
// \core|ram_wr_data_buf[0]~35_combout  = (\core|always15~3_combout  & (\core|ram_wr_data_buf~34_combout )) # (!\core|always15~3_combout  & ((\core|Add4~6_combout )))

	.dataa(gnd),
	.datab(\core|always15~3_combout ),
	.datac(\core|ram_wr_data_buf~34_combout ),
	.datad(\core|Add4~6_combout ),
	.cin(gnd),
	.combout(\core|ram_wr_data_buf[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \core|ram_wr_data_buf[0]~35 .lut_mask = 16'hF3C0;
defparam \core|ram_wr_data_buf[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \ram|sfr|p0_reg[0]~1 (
// Equation(s):
// \ram|sfr|p0_reg[0]~1_combout  = (\ram|sfr|p0_reg[0]~0_combout  & (!\ram|address [4] & !\ram|address [5]))

	.dataa(\ram|sfr|p0_reg[0]~0_combout ),
	.datab(\ram|address [4]),
	.datac(gnd),
	.datad(\ram|address [5]),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[0]~1 .lut_mask = 16'h0022;
defparam \ram|sfr|p0_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N9
dffeas \ram|sfr|p0_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|ram_wr_data_buf[0]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[0] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \ram|sfr|p0_out_en~2 (
// Equation(s):
// \ram|sfr|p0_out_en~2_combout  = (!\ram|address [5] & !\ram|address [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|address [5]),
	.datad(\ram|address [4]),
	.cin(gnd),
	.combout(\ram|sfr|p0_out_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_out_en~2 .lut_mask = 16'h000F;
defparam \ram|sfr|p0_out_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \ram|sfr|p0_out_en~3 (
// Equation(s):
// \ram|sfr|p0_out_en~3_combout  = (\ram|sfr|p0_out_en~2_combout  & ((\ram|sfr_rd_en~0_combout  & ((\ram|sfr|p0_out_en~1_combout ))) # (!\ram|sfr_rd_en~0_combout  & (\ram|sfr|p0_reg[0]~0_combout ))))

	.dataa(\ram|sfr|p0_reg[0]~0_combout ),
	.datab(\ram|sfr_rd_en~0_combout ),
	.datac(\ram|sfr|p0_out_en~2_combout ),
	.datad(\ram|sfr|p0_out_en~1_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_out_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_out_en~3 .lut_mask = 16'hE020;
defparam \ram|sfr|p0_out_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \ram|sfr|p0_out_en (
// Equation(s):
// \ram|sfr|p0_out_en~combout  = (\ram|sfr|p0_out_en~3_combout  & ((!\ram|sfr_rd_en~0_combout ))) # (!\ram|sfr|p0_out_en~3_combout  & (\ram|sfr|p0_out_en~combout ))

	.dataa(\ram|sfr|p0_out_en~combout ),
	.datab(gnd),
	.datac(\ram|sfr|p0_out_en~3_combout ),
	.datad(\ram|sfr_rd_en~0_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_out_en~combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_out_en .lut_mask = 16'h0AFA;
defparam \ram|sfr|p0_out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \ram|sfr|p0_reg[1]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[1]~feeder_combout  = \core|ram_wr_data_buf[1]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|ram_wr_data_buf[1]~49_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \ram|sfr|p0_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \ram|sfr|p0_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[1] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \ram|sfr|p0_reg[2]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[2]~feeder_combout  = \core|same_byte[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[2]~5_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \ram|sfr|p0_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \ram|sfr|p0_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[2] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \ram|sfr|p0_reg[3]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[3]~feeder_combout  = \core|same_byte[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[3]~4_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \ram|sfr|p0_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \ram|sfr|p0_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[3] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \ram|sfr|p0_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\core|same_byte[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[4] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \ram|sfr|p0_reg[5]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[5]~feeder_combout  = \core|same_byte[5]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\core|same_byte[5]~2_combout ),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \ram|sfr|p0_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \ram|sfr|p0_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[5] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \ram|sfr|p0_reg[6]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[6]~feeder_combout  = \core|same_byte[6]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|same_byte[6]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \ram|sfr|p0_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \ram|sfr|p0_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[6] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \ram|sfr|p0_reg[7]~feeder (
// Equation(s):
// \ram|sfr|p0_reg[7]~feeder_combout  = \core|same_byte[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\core|same_byte[7]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|sfr|p0_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|sfr|p0_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \ram|sfr|p0_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \ram|sfr|p0_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ram|sfr|p0_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|sfr|p0_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|sfr|p0_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|sfr|p0_reg[7] .is_wysiwyg = "true";
defparam \ram|sfr|p0_reg[7] .power_up = "low";
// synopsys translate_on

assign p0[0] = \p0[0]~output_o ;

assign p0[1] = \p0[1]~output_o ;

assign p0[2] = \p0[2]~output_o ;

assign p0[3] = \p0[3]~output_o ;

assign p0[4] = \p0[4]~output_o ;

assign p0[5] = \p0[5]~output_o ;

assign p0[6] = \p0[6]~output_o ;

assign p0[7] = \p0[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
