# 1 "arch/arm/boot/dts/keystone-k2g-evm.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/keystone-k2g-evm.dts"
# 15 "arch/arm/boot/dts/keystone-k2g-evm.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/keystone-k2g.dtsi" 1
# 16 "arch/arm/boot/dts/keystone-k2g.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm/boot/dts/keystone-k2g.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/keystone.h" 1
# 18 "arch/arm/boot/dts/keystone-k2g.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 19 "arch/arm/boot/dts/keystone-k2g.dtsi" 2

/ {
 compatible = "ti,k2g","ti,keystone";
 model = "Texas Instruments K2G SoC";
 #address-cells = <2>;
 #size-cells = <2>;
 interrupt-parent = <&gic>;

 chosen { };

 aliases {
  serial0 = &uart0;
  rproc0 = &dsp0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a15";
   device_type = "cpu";
   reg = <0>;
  };
 };

 gic: interrupt-controller@02561000 {
  compatible = "arm,gic-400", "arm,cortex-a15-gic";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x02561000 0x0 0x1000>,
        <0x0 0x02562000 0x0 0x2000>,
        <0x0 0x02564000 0x0 0x2000>,
        <0x0 0x02566000 0x0 0x2000>;
  interrupts = <1 9 ((((1 << (4)) - 1) << 8) |
    4)>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts =
   <1 13
    ((((1 << (4)) - 1) << 8) | 8)>,
   <1 14
    ((((1 << (4)) - 1) << 8) | 8)>,
   <1 11
    ((((1 << (4)) - 1) << 8) | 8)>,
   <1 10
    ((((1 << (4)) - 1) << 8) | 8)>;
 };

 pmu {
  compatible = "arm,cortex-a15-pmu";
  interrupts = <0 4 1>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  #pinctrl-cells = <1>;
  compatible = "ti,keystone","simple-bus";
  ranges = <0x0 0x0 0x0 0xc0000000>;
  dma-ranges = <0x80000000 0x8 0x00000000 0x80000000>;

  msm_ram: msmram@0c000000 {
   compatible = "mmio-sram";
   reg = <0x0c000000 0x100000>;
   ranges = <0x0 0x0c000000 0x100000>;
   #address-cells = <1>;
   #size-cells = <1>;

   sram-bm@f7000 {
    reg = <0x000f7000 0x8000>;
   };
  };

  k2g_pinctrl: pinmux@02621000 {
   compatible = "pinctrl-single";
   reg = <0x02621000 0x410>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <0x001b0007>;
  };

  devctrl: device-state-control@02620000 {
   compatible = "ti,keystone-devctrl", "syscon";
   reg = <0x02620000 0x1000>;
  };

  uart0: serial@02530c00 {
   compatible = "ti,da830-uart", "ns16550a";
   current-speed = <115200>;
   reg-shift = <2>;
   reg-io-width = <4>;
   reg = <0x02530c00 0x100>;
   interrupts = <0 164 1>;
   clock-frequency = <200000000>;
   status = "disabled";
  };

  dcan0: can@0260B200 {
   compatible = "ti,am4372-d_can", "ti,am3352-d_can";
   reg = <0x0260B200 0x200>;
   interrupts = <0 190 1>;
   status = "disabled";
   power-domains = <&k2g_pds 0x0008>;
   clocks = <&k2g_clks 0x0008 1>;
  };

  dcan1: can@0260B400 {
   compatible = "ti,am4372-d_can", "ti,am3352-d_can";
   reg = <0x0260B400 0x200>;
   interrupts = <0 193 1>;
   status = "disabled";
   power-domains = <&k2g_pds 0x0009>;
   clocks = <&k2g_clks 0x0009 1>;
  };

  kirq0: keystone_irq@026202a0 {
   compatible = "ti,keystone-irq";
   interrupts = <0 1 1>;
   interrupt-controller;
   #interrupt-cells = <1>;
   ti,syscon-dev = <&devctrl 0x2a0>;
  };

  dspgpio0: keystone_dsp_gpio@02620240 {
   compatible = "ti,keystone-dsp-gpio";
   gpio-controller;
   #gpio-cells = <2>;
   gpio,syscon-dev = <&devctrl 0x240>;
  };

  dsp0: dsp@10800000 {
   compatible = "ti,k2g-dsp";
   reg = <0x10800000 0x00100000>,
         <0x10e00000 0x00008000>,
         <0x10f00000 0x00008000>;
   reg-names = "l2sram", "l1pram", "l1dram";
   power-domains = <&k2g_pds 0x0046>;
   ti,syscon-dev = <&devctrl 0x844>;
   resets = <&k2g_reset 0x0046 0x1>;
   interrupt-parent = <&kirq0>;
   interrupts = <0 8>;
   interrupt-names = "vring", "exception";
   kick-gpios = <&dspgpio0 27 0>;
   status = "disabled";
  };

  msgmgr: msgmgr@02a00000 {
   compatible = "ti,k2g-message-manager";
   #mbox-cells = <2>;
   reg-names = "queue_proxy_region",
        "queue_state_debug_region";
   reg = <0x02a00000 0x400000>, <0x028c3400 0x400>;
   interrupt-names = "rx_005",
       "rx_057";
   interrupts = <0 324 4>,
         <0 327 4>;
  };

  pmmc: pmmc@02921c00 {
   compatible = "ti,k2g-sci";




   ti,system-reboot-controller;
   mbox-names = "rx", "tx";
   mboxes= <&msgmgr 5 2>,
    <&msgmgr 0 0>;
   reg-names = "debug_messages";
   reg = <0x02921c00 0x400>;

   k2g_pds: power-controller {
    compatible = "ti,sci-pm-domain";
    #power-domain-cells = <1>;
   };

   k2g_clks: clocks {
    compatible = "ti,k2g-sci-clk";
    #clock-cells = <2>;
   };

   k2g_reset: reset-controller {
    compatible = "ti,sci-reset";
    #reset-cells = <2>;
   };
  };

  gpio0: gpio@2603000 {
   compatible = "ti,k2g-gpio", "ti,keystone-gpio";
   reg = <0x02603000 0x100>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupts = <0 432 1>,
     <0 433 1>,
     <0 434 1>,
     <0 435 1>,
     <0 436 1>,
     <0 437 1>,
     <0 438 1>,
     <0 439 1>,
     <0 440 1>;
   interrupt-controller;
   #interrupt-cells = <2>;
   ti,ngpio = <144>;
   ti,davinci-gpio-unbanked = <0>;
   clocks = <&k2g_clks 0x001b 0x0>;
   clock-names = "gpio";
  };

  gpio1: gpio@260a000 {
   compatible = "ti,k2g-gpio", "ti,keystone-gpio";
   reg = <0x0260a000 0x100>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 442 1>,
     <0 443 1>,
     <0 444 1>,
     <0 445 1>,
     <0 446 1>;
   interrupt-controller;
   #interrupt-cells = <2>;
   ti,ngpio = <68>;
   ti,davinci-gpio-unbanked = <0>;
   clocks = <&k2g_clks 0x001c 0x0>;
   clock-names = "gpio";
  };

  edma0: edma@02700000 {
   compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
   reg = <0x02700000 0x8000>;
   reg-names = "edma3_cc";
   interrupts = <0 200 1>,
     <0 216 1>,
     <0 217 1>;
   interrupt-names = "edma3_ccint", "emda3_mperr",
       "edma3_ccerrint";
   dma-requests = <64>;
   #dma-cells = <2>;

   ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;

   ti,edma-memcpy-channels = <32 33 34 35>;

   power-domains = <&k2g_pds 0x3f>;
  };

  edma0_tptc0: tptc@02760000 {
   compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
   reg = <0x02760000 0x400>;
   power-domains = <&k2g_pds 0x3f>;
  };

  edma0_tptc1: tptc@02768000 {
   compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
   reg = <0x02768000 0x400>;
   power-domains = <&k2g_pds 0x3f>;
  };

  edma1: edma@02728000 {
   compatible = "ti,k2g-edma3-tpcc", "ti,edma3-tpcc";
   reg = <0x02728000 0x8000>;
   reg-names = "edma3_cc";
   interrupts = <0 208 1>,
     <0 219 1>,
     <0 220 1>;
   interrupt-names = "edma3_ccint", "emda3_mperr",
       "edma3_ccerrint";
   dma-requests = <64>;
   #dma-cells = <2>;

   ti,tptcs = <&edma1_tptc0 7>, <&edma1_tptc1 0>;







   power-domains = <&k2g_pds 0x4f>;
  };

  edma1_tptc0: tptc@027b0000 {
   compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
   reg = <0x027b0000 0x400>;
   power-domains = <&k2g_pds 0x4f>;
  };

  edma1_tptc1: tptc@027b8000 {
   compatible = "ti,k2g-edma3-tptc", "ti,edma3-tptc";
   reg = <0x027b8000 0x400>;
   power-domains = <&k2g_pds 0x4f>;
  };

  mmc0: mmc@23000000 {
   compatible = "ti,k2g-hsmmc", "ti,omap4-hsmmc";
   reg = <0x23000000 0x400>;
   interrupts = <0 96 1>;
   dmas = <&edma1 24 0>, <&edma1 25 0>;
   dma-names = "tx", "rx";
   bus-width = <4>;
   ti,needs-special-reset;
   no-1-8-v;
   max-frequency = <96000000>;
   power-domains = <&k2g_pds 0xb>;
   clocks = <&k2g_clks 0xb 1>, <&k2g_clks 0xb 2>;
   clock-names = "fck", "mmchsdb_fck";
   status = "disabled";
  };

  mmc1: mmc@23100000 {
   compatible = "ti,k2g-hsmmc", "ti,omap4-hsmmc";
   reg = <0x23100000 0x400>;
   interrupts = <0 97 1>;
   dmas = <&edma1 26 0>, <&edma1 27 0>;
   dma-names = "tx", "rx";
   bus-width = <8>;
   ti,needs-special-reset;
   ti,non-removable;
   max-frequency = <96000000>;
   power-domains = <&k2g_pds 0xc>;
   clocks = <&k2g_clks 0xc 1>, <&k2g_clks 0xc 2>;
   clock-names = "fck", "mmchsdb_fck";
   status = "disabled";
  };
 };
};
# 18 "arch/arm/boot/dts/keystone-k2g-evm.dts" 2

/ {
 compatible = "ti,k2g-evm", "ti,k2g", "ti,keystone";
 model = "Texas Instruments K2G General Purpose EVM";

 memory@800000000 {
  device_type = "memory";
  reg = <0x00000008 0x00000000 0x00000000 0x80000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dsp_common_memory: dsp-common-memory@81f800000 {
   compatible = "shared-dma-pool";
   reg = <0x00000008 0x1f800000 0x00000000 0x800000>;
   reusable;
   status = "okay";
  };
 };

 vcc3v3_dcin_reg: fixedregulator-vcc3v3-dcin {
  compatible = "regulator-fixed";
  regulator-name = "mmc0_fixed";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };
};

&k2g_pinctrl {
 uart0_pins: pinmux_uart0_pins {
  pinctrl-single,pins = <
   ((((0x11cc)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 16) | 0)
   ((((0x11d0)) & 0xffff) - (0x1000)) ((0 << 19) | (0 << 17) | 0)
  >;
 };

 mmc0_pins: pinmux_mmc0_pins {
  pinctrl-single,pins = <
   ((((0x1300)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x1304)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x1308)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x130c)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x1310)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x1314)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 2)
   ((((0x12ec)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 3)
  >;
 };

 mmc1_pins: pinmux_mmc1_pins {
  pinctrl-single,pins = <
   ((((0x10ec)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x10f0)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x10f4)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x10f8)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x10fc)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x1100)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x1104)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x1108)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x110c)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
   ((((0x1110)) & 0xffff) - (0x1000)) ((0 << 19) | (1 << 17) | 0)
  >;
 };
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins>;
 status = "okay";
};

&gpio1 {
 status = "okay";
};

&mmc0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins>;
 vmmc-supply = <&vcc3v3_dcin_reg>;
 cd-gpios = <&gpio1 12 1>;
 status = "okay";
};

&mmc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 vmmc-supply = <&vcc3v3_dcin_reg>;
 status = "okay";
};

&dsp0 {
 memory-region = <&dsp_common_memory>;
 status = "okay";
};
