Fitter Status : Successful - Sun Oct 04 15:48:54 2020
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : shiftreg
Top-level Entity Name : shiftreg
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 0 / 12,480 ( 0 % )
    Dedicated logic registers : 4 / 12,480 ( < 1 % )
Total registers : 4
Total pins : 3 / 343 ( < 1 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
