Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date              : Wed Oct 05 15:45:28 2016
| Host              : WQ-20160321PJBR running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design            : main
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.17 08-03-2015
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Clock Root Assignments
3. Details of Global Clocks
4. Details of Local Clocks
5. Clock Regions : Routing Resource Utilization
6. Clock Regions : Key Resource Utilization
7. Net wise resources used in clock region X1Y0
8. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+------+------+-----------+-----------+
| Type | Used | Available | Num Fixed |
+------+------+-----------+-----------+
| BUFG |    2 |       480 |         0 |
| MMCM |    0 |        10 |         0 |
| PLL  |    0 |        20 |         0 |
+------+------+-----------+-----------+


2. Clock Root Assignments
-------------------------

+-------+----------------+-------------------+------------------------------------------------------+
| Index | Clock Net      | Root Clock Region | Clock Root Node                                      |
+-------+----------------+-------------------+------------------------------------------------------+
|     1 | clk_in_BUFG    | X1Y2              | RCLK_RCLK_BRAM_L_BRAMCLMP_FT_X18Y209/CLK_VDISTR_BOT0 |
|     2 | counter_reg[9] | X1Y0              | RCLK_CLEL_R_L_X16Y89/CLK_VDISTR_BOT                  |
+-------+----------------+-------------------+------------------------------------------------------+


3. Details of Global Clocks
---------------------------

+-------+-------------------+----------------+--------------+-------+
|       |                   |                |   Num Loads  |       |
+-------+-------------------+----------------+------+-------+-------+
| Index | BUFG Cell         | Net Name       | BELs | Sites | Fixed |
+-------+-------------------+----------------+------+-------+-------+
|     1 | clk_in_BUFG_inst  | clk_in_BUFG    |   21 |     3 |    no |
|     2 | SM_reg_rep[6]_i_3 | counter_reg[9] |   51 |    20 |    no |
+-------+-------------------+----------------+------+-------+-------+


4. Details of Local Clocks
--------------------------

+-------+-----------------------+------------------+--------------+-------+
|       |                       |                  |   Num Loads  |       |
+-------+-----------------------+------------------+------+-------+-------+
| Index | Local Clk Src         | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------------+------+-------+-------+
|     1 | spi/clk_OBUF_inst_i_1 | spi/spi_clk_OBUF |    9 |     3 |    no |
+-------+-----------------------+------------------+------+-------+-------+


5. Clock Regions : Routing Resource Utilization
-----------------------------------------------

+--------------+--------------+--------------+----------------------+----------------------+
|              |    HROUTES   |    HDISTRS   |        VROUTES       |        VDISTRS       |
+--------------+------+-------+------+-------+------+-------+-------+------+-------+-------+
| Clock Region | Used | Avail | Used | Avail | Used | Avail | Util% | Used | Avail | Util% |
+--------------+------+-------+------+-------+------+-------+-------+------+-------+-------+
| X0Y0         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0         |    0 |    24 |    1 |    24 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X2Y0         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1         |    1 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1         |    1 |    24 |    0 |    24 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y1         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2         |    0 |    24 |    1 |    24 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X2Y2         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3         |    0 |    24 |    0 |    24 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y3         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4         |    1 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4         |    1 |    24 |    0 |    24 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y4         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4         |    0 |    24 |    0 |    24 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+--------------+------+-------+------+-------+------+-------+-------+------+-------+-------+


6. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |     MMCM     |      PLL     |      GT      |    BUFG_GT   |      PCI     |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 23040 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |    96 |
| X1Y0              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |   50 | 24000 |    0 |  6240 |    1 |    72 |    0 |    36 |    0 |    96 |
| X2Y0              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 25920 |    0 |  7200 |    0 |    48 |    0 |    24 |    0 |   144 |
| X3Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |    0 | 24000 |    0 |  3360 |    0 |    48 |    0 |    24 |    0 |    48 |
| X0Y1              |    0 |    24 |    1 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 23040 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |    96 |
| X1Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 24000 |    0 |  6240 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y1              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    1 | 25920 |    0 |  7200 |    0 |    48 |    0 |    24 |    0 |   144 |
| X3Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |    0 | 24000 |    0 |  3360 |    0 |    48 |    0 |    24 |    0 |    48 |
| X0Y2              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 23040 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |    96 |
| X1Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |   21 | 24000 |    0 |  6240 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y2              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 25920 |    0 |  7200 |    0 |    48 |    0 |    24 |    0 |   144 |
| X3Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |    0 | 24000 |    0 |  3360 |    0 |    48 |    0 |    24 |    0 |    48 |
| X0Y3              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 23040 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |    96 |
| X1Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 24000 |    0 |  6240 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y3              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    7 | 25920 |    0 |  7200 |    0 |    48 |    0 |    24 |    0 |   144 |
| X3Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |    0 | 24000 |    0 |  3360 |    0 |    48 |    0 |    24 |    0 |    48 |
| X0Y4              |    0 |    24 |    1 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 23040 |    0 |  5760 |    0 |    72 |    0 |    36 |    0 |    96 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 24000 |    0 |  6240 |    0 |    72 |    0 |    36 |    0 |    96 |
| X2Y4              |    0 |    24 |    0 |    40 |    0 |     4 |    0 |     1 |    0 |     2 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 25920 |    0 |  7200 |    0 |    48 |    0 |    24 |    0 |   144 |
| X3Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |    24 |    0 |     0 |    0 | 24000 |    0 |  3360 |    0 |    48 |    0 |    24 |    0 |    48 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Each BUFGCTRL is counted as two BUFGCE sites.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


7. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | FFs | LUTMs | DSP48E2s | Clock Net Name |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         1 |  50 |     0 |        0 | counter_reg[9] |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+


8. Net wise resources used in clock region X1Y2
-----------------------------------------------

+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+
| Source Type | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | FFs | LUTMs | DSP48E2s | Clock Net Name |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+
| BUFGCE      |   no  |         0 |        0 |       0 |         0 |  21 |     0 |        0 | clk_in_BUFG    |
+-------------+-------+-----------+----------+---------+-----------+-----+-------+----------+----------------+


