Analysis & Synthesis report for lab1
Sun Nov 15 16:52:12 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 12. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 41. lpm_mult Parameter Settings by Entity Instance
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 15 16:52:12 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; lab1                                        ;
; Top-level Entity Name              ; lab1                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,756                                       ;
;     Total combinational functions  ; 3,756                                       ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 74                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 1                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab1               ; lab1               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; lab1.v                           ; yes             ; User Verilog HDL File        ; C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; db/lpm_divide_vam.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vam.tdf      ;         ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_klh.tdf ;         ;
; db/alt_u_div_s6f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_8pc.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/quartus/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_aat.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/mult_aat.tdf            ;         ;
; db/lpm_divide_5bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5bm.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf       ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_2jm.tdf      ;         ;
; db/lpm_divide_sim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_sim.tdf      ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vim.tdf      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_nlh.tdf ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_27f.tdf       ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5jm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_e7f.tdf       ;         ;
; db/lpm_divide_fkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_fkm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_2af.tdf       ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_jkm.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_aaf.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimated Total logic elements              ; 3,756                                           ;
;                                             ;                                                 ;
; Total combinational functions               ; 3756                                            ;
; Logic element usage by number of LUT inputs ;                                                 ;
;     -- 4 input functions                    ; 797                                             ;
;     -- 3 input functions                    ; 1050                                            ;
;     -- <=2 input functions                  ; 1909                                            ;
;                                             ;                                                 ;
; Logic elements by mode                      ;                                                 ;
;     -- normal mode                          ; 2647                                            ;
;     -- arithmetic mode                      ; 1109                                            ;
;                                             ;                                                 ;
; Total registers                             ; 0                                               ;
;     -- Dedicated logic registers            ; 0                                               ;
;     -- I/O registers                        ; 0                                               ;
;                                             ;                                                 ;
; I/O pins                                    ; 74                                              ;
;                                             ;                                                 ;
; Embedded Multiplier 9-bit elements          ; 1                                               ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; lpm_mult:Mult0|mult_aat:auto_generated|mac_out2 ;
; Maximum fan-out                             ; 207                                             ;
; Total fan-out                               ; 9738                                            ;
; Average fan-out                             ; 2.49                                            ;
+---------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |lab1                                  ; 3756 (329)          ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 74   ; 0            ; |lab1                                                                                                  ; lab1                ; work         ;
;    |lpm_divide:Div0|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_2jm:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                    ; lpm_divide_2jm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Div10|                  ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|  ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div10|lpm_divide_5jm:auto_generated                                                   ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div10|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|    ; 154 (154)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div10|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div11|                  ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_2jm:auto_generated|  ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div11|lpm_divide_2jm:auto_generated                                                   ; lpm_divide_2jm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div11|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div11|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Div12|                  ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|  ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div12|lpm_divide_5jm:auto_generated                                                   ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 154 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div12|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|    ; 154 (154)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div12|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div1|                   ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                    ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|    ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider  ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div2|                   ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_fkm:auto_generated|  ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                    ; lpm_divide_fkm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                        ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider  ; alt_u_div_2af       ; work         ;
;    |lpm_divide:Div3|                   ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_jkm:auto_generated|  ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div3|lpm_divide_jkm:auto_generated                                                    ; lpm_divide_jkm      ; work         ;
;          |sign_div_unsign_bnh:divider| ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div3|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                        ; sign_div_unsign_bnh ; work         ;
;             |alt_u_div_aaf:divider|    ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div3|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider  ; alt_u_div_aaf       ; work         ;
;    |lpm_divide:Div4|                   ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_sim:auto_generated|  ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div4|lpm_divide_sim:auto_generated                                                    ; lpm_divide_sim      ; work         ;
;          |sign_div_unsign_klh:divider| ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div4|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div4|lpm_divide_sim:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Div5|                   ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vim:auto_generated|  ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div5|lpm_divide_vim:auto_generated                                                    ; lpm_divide_vim      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div5|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                        ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_27f:divider|    ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div5|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider  ; alt_u_div_27f       ; work         ;
;    |lpm_divide:Div6|                   ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_2jm:auto_generated|  ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div6|lpm_divide_2jm:auto_generated                                                    ; lpm_divide_2jm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div6|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div6|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Div7|                   ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5jm:auto_generated|  ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div7|lpm_divide_5jm:auto_generated                                                    ; lpm_divide_5jm      ; work         ;
;          |sign_div_unsign_tlh:divider| ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div7|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                        ; sign_div_unsign_tlh ; work         ;
;             |alt_u_div_e7f:divider|    ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div7|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider  ; alt_u_div_e7f       ; work         ;
;    |lpm_divide:Div8|                   ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_fkm:auto_generated|  ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div8|lpm_divide_fkm:auto_generated                                                    ; lpm_divide_fkm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div8|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                        ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div8|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider  ; alt_u_div_2af       ; work         ;
;    |lpm_divide:Div9|                   ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_2jm:auto_generated|  ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div9|lpm_divide_2jm:auto_generated                                                    ; lpm_divide_2jm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Div9|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod0|                   ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod10|                  ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod10|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod10|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod11|                  ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod11|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 105 (105)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod12|                  ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod12|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod13|                  ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod13|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 109 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 109 (109)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod13|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod14|                  ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod14                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod14|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 105 (105)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod15|                  ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod15                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod15|lpm_divide_5bm:auto_generated                                                   ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod1|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod2|                   ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod3|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod4|                   ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vam:auto_generated|  ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod4|lpm_divide_vam:auto_generated                                                    ; lpm_divide_vam      ; work         ;
;          |sign_div_unsign_klh:divider| ; 73 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod4|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod4|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Mod5|                   ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_vam:auto_generated|  ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod5|lpm_divide_vam:auto_generated                                                    ; lpm_divide_vam      ; work         ;
;          |sign_div_unsign_klh:divider| ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider                        ; sign_div_unsign_klh ; work         ;
;             |alt_u_div_s6f:divider|    ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider  ; alt_u_div_s6f       ; work         ;
;    |lpm_divide:Mod6|                   ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod6|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod7|                   ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod8|                   ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod8|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_divide:Mod9|                   ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_5bm:auto_generated|  ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod9|lpm_divide_5bm:auto_generated                                                    ; lpm_divide_5bm      ; work         ;
;          |sign_div_unsign_qlh:divider| ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                        ; sign_div_unsign_qlh ; work         ;
;             |alt_u_div_87f:divider|    ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1|lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider  ; alt_u_div_87f       ; work         ;
;    |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |lab1|lpm_mult:Mult0                                                                                   ; lpm_mult            ; work         ;
;       |mult_aat:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |lab1|lpm_mult:Mult0|mult_aat:auto_generated                                                           ; mult_aat            ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; hex5[0]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[1]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[2]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[3]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[4]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[5]$latch                                       ; hex0[6]             ; yes                    ;
; hex5[6]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[0]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[1]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[2]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[3]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[4]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[5]$latch                                       ; hex0[6]             ; yes                    ;
; hex6[6]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[0]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[1]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[2]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[3]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[4]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[5]$latch                                       ; hex0[6]             ; yes                    ;
; hex7[6]$latch                                       ; hex0[6]             ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_aat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vam ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 7              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                 ;
; LPM_WIDTHD             ; 4              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_lcell_comb ; 3757                        ;
;     arith             ; 1109                        ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 975                         ;
;     normal            ; 2648                        ;
;         0 data inputs ; 234                         ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 1466                        ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 797                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 35.10                       ;
; Average LUT depth     ; 27.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Nov 15 16:51:36 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file output_files/lab1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab1.v
    Info (12023): Found entity 1: lab1 File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 1
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at lab1.v(32): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 32
Warning (10230): Verilog HDL assignment warning at lab1.v(33): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 33
Warning (10230): Verilog HDL assignment warning at lab1.v(34): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 34
Warning (10230): Verilog HDL assignment warning at lab1.v(35): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 35
Warning (10230): Verilog HDL assignment warning at lab1.v(36): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 36
Warning (10230): Verilog HDL assignment warning at lab1.v(45): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 45
Warning (10230): Verilog HDL assignment warning at lab1.v(46): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 46
Warning (10230): Verilog HDL assignment warning at lab1.v(51): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 51
Warning (10230): Verilog HDL assignment warning at lab1.v(52): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
Warning (10230): Verilog HDL assignment warning at lab1.v(53): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 53
Warning (10230): Verilog HDL assignment warning at lab1.v(67): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 67
Warning (10230): Verilog HDL assignment warning at lab1.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 68
Warning (10230): Verilog HDL assignment warning at lab1.v(73): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 73
Warning (10230): Verilog HDL assignment warning at lab1.v(74): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 74
Warning (10230): Verilog HDL assignment warning at lab1.v(75): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 75
Warning (10230): Verilog HDL assignment warning at lab1.v(76): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 76
Warning (10230): Verilog HDL assignment warning at lab1.v(89): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 89
Warning (10230): Verilog HDL assignment warning at lab1.v(90): truncated value with size 32 to match size of target (16) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 90
Warning (10230): Verilog HDL assignment warning at lab1.v(97): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 97
Warning (10230): Verilog HDL assignment warning at lab1.v(98): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 98
Warning (10230): Verilog HDL assignment warning at lab1.v(99): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 99
Warning (10230): Verilog HDL assignment warning at lab1.v(117): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 117
Warning (10230): Verilog HDL assignment warning at lab1.v(118): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 118
Warning (10230): Verilog HDL assignment warning at lab1.v(119): truncated value with size 32 to match size of target (5) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 119
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h7", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h6", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h5", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h0", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h1", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h2", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h3", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "h4", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex0", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex1", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex2", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex3", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex4", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "o1", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "o2", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "s", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex5", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex6", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at lab1.v(14): inferring latch(es) for variable "hex7", which holds its previous value in one or more paths through the always construct File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 14
Info (10041): Inferred latch for "hex7[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex7[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex6[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex5[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex4[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex3[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex2[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex1[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[0]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[1]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[2]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[3]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[4]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[5]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (10041): Inferred latch for "hex0[6]" at lab1.v(43) File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[4]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[3]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[2]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[1]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[0]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[6]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[5]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[4]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[3]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[2]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[1]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex1[0]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[6]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[5]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[4]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[3]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[2]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[1]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex2[0]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[6]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[5]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[4]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[3]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[2]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[1]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex3[0]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[6]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[5]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[4]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[3]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[2]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[1]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex4[0]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[6]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Warning (14026): LATCH primitive "hex0[5]$latch" is permanently enabled File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 43
Info (278001): Inferred 30 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 51
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 32
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 74
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 98
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 98
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 75
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 75
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 119
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod15" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 119
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 36
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 51
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 51
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf
    Info (12023): Found entity 1: lpm_divide_vam File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vam.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf
    Info (12023): Found entity 1: alt_u_div_s6f File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/lance/Desktop/wsp (1)/lab1/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 69
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 69
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aat.tdf
    Info (12023): Found entity 1: mult_aat File: C:/Users/lance/Desktop/wsp (1)/lab1/db/mult_aat.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod6" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 73
Info (12133): Instantiated megafunction "lpm_divide:Mod6" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 73
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_qlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div6" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 74
Info (12133): Instantiated megafunction "lpm_divide:Div6" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_2jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf
    Info (12023): Found entity 1: lpm_divide_sim File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_sim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 53
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_vim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 75
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 75
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_5jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_e7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 35
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_fkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_2af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 36
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Users/lance/Desktop/wsp (1)/lab1/lab1.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm File: C:/Users/lance/Desktop/wsp (1)/lab1/db/lpm_divide_jkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/lance/Desktop/wsp (1)/lab1/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_aaf.tdf Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 86
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_7_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_8_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf Line: 66
    Info (17048): Logic cell "lpm_divide:Mod5|lpm_divide_vam:auto_generated|sign_div_unsign_klh:divider|alt_u_div_s6f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_s6f.tdf Line: 71
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 86
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 91
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 96
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~8"
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod14|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~8"
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod11|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod8|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod15|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 101
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 36
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 41
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod12|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod9|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 46
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 51
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 56
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~10" File: C:/Users/lance/Desktop/wsp (1)/lab1/db/alt_u_div_87f.tdf Line: 61
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3831 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 3756 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Sun Nov 15 16:52:12 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:00


