{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543206712628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543206712637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:31:52 2018 " "Processing started: Sun Nov 25 23:31:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543206712637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206712637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206712637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543206713860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543206713860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_80x40 " "Found entity 1: memory_address_translator_80x40" {  } { { "memory_address_translator_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_80x40.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(40) " "Verilog HDL Declaration information at control_game_flow.v(40): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(46) " "Verilog HDL Declaration information at control_game_flow.v(46): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(52) " "Verilog HDL Declaration information at control_game_flow.v(52): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(54) " "Verilog HDL Declaration information at control_game_flow.v(54): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727797 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543206727976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727999 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206727999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206727999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middle_states.v 2 2 " "Found 2 design units, including 2 entities, in source file middle_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 middle_states " "Found entity 1: middle_states" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728013 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_2seconds " "Found entity 2: counter_2seconds" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_LOSE " "Found entity 1: rom19200x9_LOSE" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_win.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_WIN " "Found entity 1: rom19200x9_WIN" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_SAVE_GPA " "Found entity 1: rom19200x9_SAVE_GPA" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_start " "Found entity 1: rom3200x9_stage_1_start" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_clear " "Found entity 1: rom3200x9_stage_1_clear" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_start " "Found entity 1: rom3200x9_stage_2_start" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_clear " "Found entity 1: rom3200x9_stage_2_clear" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_start " "Found entity 1: rom3200x9_stage_3_start" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_clear " "Found entity 1: rom3200x9_stage_3_clear" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_WIN " "Found entity 1: draw_WIN" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_LOSE " "Found entity 1: draw_LOSE" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_SAVE_GPA " "Found entity 1: draw_SAVE_GPA" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_start " "Found entity 1: draw_stage_1_start" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_clear " "Found entity 1: draw_stage_1_clear" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_start " "Found entity 1: draw_stage_2_start" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_map.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_map " "Found entity 1: draw_map" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_80x40 " "Found entity 1: erase_80x40" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206728166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206728166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543206729165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_game_flow data_game_flow:DGF " "Elaborating entity \"data_game_flow\" for hierarchy \"data_game_flow:DGF\"" {  } { { "ECE241Project.v" "DGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background data_game_flow:DGF\|ram19200x9_map_background:Current_State " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\"" {  } { { "data_game_flow.v" "Current_State" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206729554 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206729554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206729673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206729673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206729797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206729797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_t3q1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206729930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206729930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_t3q1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206729934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206730028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206730028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_t3q1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOWERS data_game_flow:DGF\|TOWERS:T1 " "Elaborating entity \"TOWERS\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\"" {  } { { "data_game_flow.v" "T1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1 " "Elaborating entity \"tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\"" {  } { { "TOWERS.v" "TOWER1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\"" {  } { { "tower.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_towerplacer.v(42) " "Verilog HDL or VHDL warning at data_towerplacer.v(42): object \"game_grid\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543206730282 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(147) " "Verilog HDL assignment warning at data_towerplacer.v(147): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730282 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(148) " "Verilog HDL assignment warning at data_towerplacer.v(148): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730282 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(164) " "Verilog HDL assignment warning at data_towerplacer.v(164): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730283 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(165) " "Verilog HDL assignment warning at data_towerplacer.v(165): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730283 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(61) " "Verilog HDL assignment warning at draw_tower.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730299 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(63) " "Verilog HDL assignment warning at draw_tower.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730299 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 draw_tower.v(76) " "Verilog HDL assignment warning at draw_tower.v(76): truncated value with size 32 to match size of target (1)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730299 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730387 ""}  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206730387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206730467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206730467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square_grid data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1 " "Elaborating entity \"draw_square_grid\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\"" {  } { { "data_towerplacer.v" "s1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(59) " "Verilog HDL assignment warning at draw_square.v(59): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730542 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(61) " "Verilog HDL assignment warning at draw_square.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730542 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_square.v(74) " "Verilog HDL assignment warning at draw_square.v(74): truncated value with size 32 to match size of target (2)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730543 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\"" {  } { { "draw_square.v" "select_grid" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206730650 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206730650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206730726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206730726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_square data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1 " "Elaborating entity \"erase_square\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\"" {  } { { "data_towerplacer.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(68) " "Verilog HDL assignment warning at erase_square.v(68): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730801 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(70) " "Verilog HDL assignment warning at erase_square.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206730801 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_160x120 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1 " "Elaborating entity \"memory_address_translator_160x120\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1\"" {  } { { "erase_square.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_towerplacer data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0 " "Elaborating entity \"control_towerplacer\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0\"" {  } { { "tower.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206730888 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement warning at control_towerplacer.v(134): incomplete case statement has no default case item" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543206730903 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement information at control_towerplacer.v(134): all case item expressions in this case statement are onehot" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543206730903 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARS data_game_flow:DGF\|CARS:C1 " "Elaborating entity \"CARS\" for hierarchy \"data_game_flow:DGF\|CARS:C1\"" {  } { { "data_game_flow.v" "C1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter_30 data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1 " "Elaborating entity \"FrameCounter_30\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1\"" {  } { { "CARS.v" "FC1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 CARS.v(180) " "Verilog HDL assignment warning at CARS.v(180): truncated value with size 32 to match size of target (21)" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731245 "|ECE241Project|data_game_flow:DGF|CARS:C1|FrameCounter_30:FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car data_game_flow:DGF\|CARS:C1\|car:CAR0 " "Elaborating entity \"car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\"" {  } { { "CARS.v" "CAR0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0 " "Elaborating entity \"datapath_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\"" {  } { { "car/car.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_car.v(29) " "Verilog HDL or VHDL warning at data_car.v(29): object \"game_grid\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543206731275 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(125) " "Verilog HDL assignment warning at data_car.v(125): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731275 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(126) " "Verilog HDL assignment warning at data_car.v(126): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731275 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(129) " "Verilog HDL assignment warning at data_car.v(129): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731275 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(130) " "Verilog HDL assignment warning at data_car.v(130): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731275 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(133) " "Verilog HDL assignment warning at data_car.v(133): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(134) " "Verilog HDL assignment warning at data_car.v(134): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(137) " "Verilog HDL assignment warning at data_car.v(137): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(138) " "Verilog HDL assignment warning at data_car.v(138): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(141) " "Verilog HDL assignment warning at data_car.v(141): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(142) " "Verilog HDL assignment warning at data_car.v(142): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731276 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1 " "Elaborating entity \"DelayCounter\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1\"" {  } { { "car/data_car.v" "d1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(186) " "Verilog HDL assignment warning at data_car.v(186): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731295 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_car.v(191) " "Verilog HDL assignment warning at data_car.v(191): truncated value with size 32 to match size of target (21)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731295 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1 " "Elaborating entity \"draw_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\"" {  } { { "car/data_car.v" "c1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 draw_car.v(22) " "Verilog HDL assignment warning at draw_car.v(22): truncated value with size 8 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731311 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 draw_car.v(23) " "Verilog HDL assignment warning at draw_car.v(23): truncated value with size 7 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731311 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(60) " "Verilog HDL assignment warning at draw_car.v(60): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731311 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(62) " "Verilog HDL assignment warning at draw_car.v(62): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731311 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit " "Elaborating entity \"ram400x9_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\"" {  } { { "car/draw_car.v" "car_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4.0.mif " "Parameter \"init_file\" = \"4.0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206731367 ""}  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206731367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0un1 " "Found entity 1: altsyncram_0un1" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206731451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206731451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0un1 data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated " "Elaborating entity \"altsyncram_0un1\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_car_background data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1 " "Elaborating entity \"erase_car_background\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\"" {  } { { "car/data_car.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(68) " "Verilog HDL assignment warning at erase_car.v(68): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731510 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(70) " "Verilog HDL assignment warning at erase_car.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731511 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 erase_car.v(83) " "Verilog HDL assignment warning at erase_car.v(83): truncated value with size 32 to match size of target (2)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731511 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0 " "Elaborating entity \"control_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0\"" {  } { { "car/car.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731612 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543206731626 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543206731626 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_states data_game_flow:DGF\|middle_states:m1 " "Elaborating entity \"middle_states\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\"" {  } { { "data_game_flow.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1 " "Elaborating entity \"draw_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\"" {  } { { "middle_states.v" "SG1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206731984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_SAVE_GPA.v(54) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731991 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_SAVE_GPA.v(56) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206731992 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_SAVE_GPA:SG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3 " "Elaborating entity \"rom19200x9_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\"" {  } { { "draw_SAVE_GPA.v" "U3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAVE_GPA.mif " "Parameter \"init_file\" = \"SAVE_GPA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732052 ""}  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206732052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfg1 " "Found entity 1: altsyncram_pfg1" {  } { { "db/altsyncram_pfg1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_pfg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206732140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206732140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfg1 data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated " "Elaborating entity \"altsyncram_pfg1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1 " "Elaborating entity \"draw_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\"" {  } { { "middle_states.v" "W1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_WIN.v(54) " "Verilog HDL assignment warning at draw_WIN.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732274 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_WIN.v(56) " "Verilog HDL assignment warning at draw_WIN.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732274 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1 " "Elaborating entity \"rom19200x9_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\"" {  } { { "draw_WIN.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../WIN.mif " "Parameter \"init_file\" = \"../WIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732329 ""}  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206732329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4g1 " "Found entity 1: altsyncram_c4g1" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206732419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206732419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4g1 data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated " "Elaborating entity \"altsyncram_c4g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1 " "Elaborating entity \"draw_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\"" {  } { { "middle_states.v" "L1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_LOSE.v(54) " "Verilog HDL assignment warning at draw_LOSE.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732585 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_LOSE.v(56) " "Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732585 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1 " "Elaborating entity \"rom19200x9_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\"" {  } { { "draw_LOSE.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LOSE.mif " "Parameter \"init_file\" = \"../LOSE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732649 ""}  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206732649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7g1 " "Found entity 1: altsyncram_h7g1" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206732736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206732736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7g1 data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated " "Elaborating entity \"altsyncram_h7g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start " "Elaborating entity \"draw_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\"" {  } { { "middle_states.v" "s1_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_start.v(55) " "Verilog HDL assignment warning at draw_stage_1_start.v(55): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732877 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_start.v(57) " "Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206732877 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_80x40 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1 " "Elaborating entity \"memory_address_translator_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1\"" {  } { { "draw_stage_1_start.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1 " "Elaborating entity \"rom3200x9_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\"" {  } { { "draw_stage_1_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206732949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_start.mif " "Parameter \"init_file\" = \"../stage_1_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206732949 ""}  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206732949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1h1 " "Found entity 1: altsyncram_l1h1" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206733026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated " "Elaborating entity \"altsyncram_l1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear " "Elaborating entity \"draw_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\"" {  } { { "middle_states.v" "s1_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_clear.v(58) " "Verilog HDL assignment warning at draw_stage_1_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733119 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_clear.v(60) " "Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733119 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1 " "Elaborating entity \"rom3200x9_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\"" {  } { { "draw_stage_1_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_clear.mif " "Parameter \"init_file\" = \"../stage_1_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733214 ""}  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206733214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206733297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated " "Elaborating entity \"altsyncram_e0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start " "Elaborating entity \"draw_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\"" {  } { { "middle_states.v" "s2_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_start.v(58) " "Verilog HDL assignment warning at draw_stage_2_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733375 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_start.v(60) " "Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733375 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1 " "Elaborating entity \"rom3200x9_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\"" {  } { { "draw_stage_2_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_start.mif " "Parameter \"init_file\" = \"../stage_2_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733437 ""}  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206733437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1h1 " "Found entity 1: altsyncram_m1h1" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206733524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated " "Elaborating entity \"altsyncram_m1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_2_clear.v 1 1 " "Using design file draw_stage_2_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_clear " "Found entity 1: draw_stage_2_clear" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543206733622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear " "Elaborating entity \"draw_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\"" {  } { { "middle_states.v" "s2_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_clear.v(58) " "Verilog HDL assignment warning at draw_stage_2_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733648 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_clear.v(60) " "Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733648 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1 " "Elaborating entity \"rom3200x9_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\"" {  } { { "draw_stage_2_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_clear.mif " "Parameter \"init_file\" = \"../stage_2_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206733740 ""}  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206733740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0h1 " "Found entity 1: altsyncram_f0h1" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206733820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated " "Elaborating entity \"altsyncram_f0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733825 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_3_start.v 1 1 " "Using design file draw_stage_3_start.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_start " "Found entity 1: draw_stage_3_start" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206733916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543206733916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start " "Elaborating entity \"draw_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\"" {  } { { "middle_states.v" "s3_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_start.v(58) " "Verilog HDL assignment warning at draw_stage_3_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733951 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_start.v(60) " "Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206733951 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1 " "Elaborating entity \"rom3200x9_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\"" {  } { { "draw_stage_3_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206733996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_start.mif " "Parameter \"init_file\" = \"../stage_3_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734010 ""}  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206734010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1h1 " "Found entity 1: altsyncram_n1h1" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206734088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206734088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated " "Elaborating entity \"altsyncram_n1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_3_clear.v 1 1 " "Using design file draw_stage_3_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_clear " "Found entity 1: draw_stage_3_clear" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206734193 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543206734193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear " "Elaborating entity \"draw_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\"" {  } { { "middle_states.v" "s3_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_clear.v(58) " "Verilog HDL assignment warning at draw_stage_3_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_clear.v(60) " "Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1 " "Elaborating entity \"rom3200x9_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\"" {  } { { "draw_stage_3_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_clear.mif " "Parameter \"init_file\" = \"../stage_3_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734271 ""}  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206734271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0h1 " "Found entity 1: altsyncram_g0h1" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206734351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206734351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated " "Elaborating entity \"altsyncram_g0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_map data_game_flow:DGF\|middle_states:m1\|draw_map:map " "Elaborating entity \"draw_map\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_map:map\"" {  } { { "middle_states.v" "map" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_map.v(61) " "Verilog HDL assignment warning at draw_map.v(61): truncated value with size 32 to match size of target (8)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734434 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_map.v(63) " "Verilog HDL assignment warning at draw_map.v(63): truncated value with size 32 to match size of target (7)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734434 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_80x40 data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages " "Elaborating entity \"erase_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages\"" {  } { { "middle_states.v" "erase_stages" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(62) " "Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734520 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(64) " "Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734520 "|ECE241Project|data_game_flow:DGF|middle_states:m1|erase_80x40:erase_stages"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2seconds data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter " "Elaborating entity \"counter_2seconds\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter\"" {  } { { "middle_states.v" "counter" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 middle_states.v(444) " "Verilog HDL assignment warning at middle_states.v(444): truncated value with size 32 to match size of target (27)" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543206734540 "|ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game_flow control_game_flow:CGF " "Elaborating entity \"control_game_flow\" for hierarchy \"control_game_flow:CGF\"" {  } { { "ECE241Project.v" "CGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE defense_map_with_turn.mif " "Parameter \"INIT_FILE\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206734625 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206734625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206734713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206734713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206734835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206735033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206735047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543206735047 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543206735047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543206735138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206735138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206735143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206735178 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206738126 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543206738126 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543206738126 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543206738823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543206741513 "|ECE241Project|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543206741513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543206741797 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543206745485 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206745593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206746134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543206747059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543206747059 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543206747611 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543206747611 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747657 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747660 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747663 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747666 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747669 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747672 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747675 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747679 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206747682 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543206747991 "|ECE241Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543206747991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3464 " "Implemented 3464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543206748006 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543206748006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2936 " "Implemented 2936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543206748006 ""} { "Info" "ICUT_CUT_TM_RAMS" "477 " "Implemented 477 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543206748006 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543206748006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543206748006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543206748114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:32:28 2018 " "Processing ended: Sun Nov 25 23:32:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543206748114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543206748114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543206748114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543206748114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543206750774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543206750781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:32:29 2018 " "Processing started: Sun Nov 25 23:32:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543206750781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543206750781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543206750781 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543206752191 ""}
{ "Info" "0" "" "Project  = ECE241Project" {  } {  } 0 0 "Project  = ECE241Project" 0 0 "Fitter" 0 0 1543206752194 ""}
{ "Info" "0" "" "Revision = ECE241Project" {  } {  } 0 0 "Revision = ECE241Project" 0 0 "Fitter" 0 0 1543206752195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543206752498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543206752499 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE241Project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ECE241Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543206752566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543206752646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543206752646 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543206752819 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1543206752819 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1543206752850 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Atom \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1543206752907 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1543206752907 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753429 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753436 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753439 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753442 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753445 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753448 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753451 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753454 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 122 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1543206753456 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a0"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543206753522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543206753675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543206754487 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543206754670 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 50 " "No exact pin location assignment(s) for 6 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543206755028 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543206767917 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1543206768082 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1543206768082 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 58 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 58 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543206768202 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543206768202 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 693 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 693 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543206768202 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543206768202 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206768203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ECE241Project.sdc " "Synopsys Design Constraints File file not found: 'ECE241Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543206770398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543206770403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543206770442 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543206770447 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206770485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206770485 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206770485 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543206770485 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543206770530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543206770531 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543206770532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543206770777 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543206770785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543206770796 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543206770806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543206770809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543206770813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543206771410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543206771417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543206771417 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543206771778 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543206771778 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206771789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543206782784 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1543206783991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206803775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543206832448 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543206835920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206835921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543206839252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.3% " "2e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543206854099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X45_Y23 X55_Y34 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/ECE241Project/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X45_Y23 to location X55_Y34"} { { 12 { 0 ""} 45 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543206855588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543206855588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543206857856 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1543206857856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543206857856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206857862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.66 " "Total time spent on timing analysis during the Fitter is 13.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543206867005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543206867126 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543206872849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543206872853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543206878213 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543206888186 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543206888778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543206889345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 234 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6345 " "Peak virtual memory: 6345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543206891891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:34:51 2018 " "Processing ended: Sun Nov 25 23:34:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543206891891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543206891891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:13 " "Total CPU time (on all processors): 00:04:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543206891891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543206891891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543206894897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543206894904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:34:54 2018 " "Processing started: Sun Nov 25 23:34:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543206894904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543206894904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543206894904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543206897622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543206912218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543206913033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:35:13 2018 " "Processing ended: Sun Nov 25 23:35:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543206913033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543206913033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543206913033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543206913033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543206913967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543206915258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543206915266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:35:14 2018 " "Processing started: Sun Nov 25 23:35:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543206915266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543206915266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE241Project -c ECE241Project " "Command: quartus_sta ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543206915266 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543206916198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543206918227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543206918227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206918288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206918288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ECE241Project.sdc " "Synopsys Design Constraints File file not found: 'ECE241Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543206919500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206919501 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543206919558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543206919558 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543206919558 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543206919558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206919558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1543206919563 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206919611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206919611 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206919611 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543206919611 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543206919641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543206921446 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543206921452 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543206921489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.626 " "Worst-case setup slack is 6.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.626               0.000 CLOCK_50  " "    6.626               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.722               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.722               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206921891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK_50  " "    0.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.388               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206921974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206921974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206921985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206921996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206922009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206922009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206922009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.054               0.000 CLOCK_50  " "    8.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206922009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206922009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206922009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543206922177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543206922238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543206930150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206930578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206930578 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206930578 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543206930578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543206932360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.994 " "Worst-case setup slack is 6.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.994               0.000 CLOCK_50  " "    6.994               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.862               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.862               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206932610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.279               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 CLOCK_50  " "    0.381               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206932691 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206932701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206932712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.065               0.000 CLOCK_50  " "    8.065               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.746               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.746               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206932725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206932725 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543206932876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543206933129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543206939877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206940317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206940317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206940317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543206940317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543206942082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.619 " "Worst-case setup slack is 11.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.619               0.000 CLOCK_50  " "   11.619               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.578               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.578               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206942163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 CLOCK_50  " "    0.178               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.253               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206942255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206942264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206942312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.896               0.000 CLOCK_50  " "    7.896               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206942326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206942326 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543206942485 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206942923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206942923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543206942923 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543206942923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543206944727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.450 " "Worst-case setup slack is 12.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.450               0.000 CLOCK_50  " "   12.450               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.968               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.968               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206944822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206944895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206944908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543206944920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.986               0.000 CLOCK_50  " "    7.986               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543206944945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543206944945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543206947161 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543206947166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5249 " "Peak virtual memory: 5249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543206947340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:35:47 2018 " "Processing ended: Sun Nov 25 23:35:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543206947340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543206947340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543206947340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543206947340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 349 s " "Quartus Prime Full Compilation was successful. 0 errors, 349 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543206948401 ""}
