<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv</a>
time_elapsed: 0.088s
ram usage: 11840 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class IntfBase1;
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:2</a>: syntax error, unexpected pure
  pure virtual function bit funcBase();
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:2</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function bit funcBase();
       ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:3</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:5</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
interface class IntfBase2;
          ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:6</a>: syntax error, unexpected pure
  pure virtual function bit funcBase();
  ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function bit funcBase();
       ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
virtual class ClassBase;
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
virtual class ClassBase;
        ^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  pure virtual function bit funcBase();
       ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class ClassExt extends ClassBase implements IntfBase1, IntfBase2;
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;extends&#39;
class ClassExt extends ClassBase implements IntfBase1, IntfBase2;
               ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:13</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: &#39;implements&#39;
class ClassExt extends ClassBase implements IntfBase1, IntfBase2;
                                 ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:13</a>: syntax error, unexpected IDENTIFIER, expecting &#39;,&#39; or &#39;;&#39;
class ClassExt extends ClassBase implements IntfBase1, IntfBase2;
                                            ^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;virtual&#39;
  virtual function bit funcBase();
  ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p199.sv:19</a>: syntax error, unexpected $end
%Error: Cannot continue
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>