// Seed: 2317891019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  initial cover (id_9++);
  assign id_3 = id_13;
  for (id_20 = !1'b0; {id_18}; id_6 = id_4) begin : LABEL_0
    wire id_21 = id_18;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_8,
      id_1,
      id_11,
      id_5,
      id_7,
      id_11,
      id_5,
      id_5,
      id_8
  );
  assign id_9[1] = id_10;
  assign id_8 = id_4;
endmodule
