TimeQuest Timing Analyzer report for dev_board
Fri May 10 10:21:05 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'sys_clk'
 36. Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'sys_clk'
 39. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Slow 1200mV 0C Model Metastability Summary
 51. Fast 1200mV 0C Model Setup Summary
 52. Fast 1200mV 0C Model Hold Summary
 53. Fast 1200mV 0C Model Recovery Summary
 54. Fast 1200mV 0C Model Removal Summary
 55. Fast 1200mV 0C Model Minimum Pulse Width Summary
 56. Fast 1200mV 0C Model Setup: 'sys_clk'
 57. Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Hold: 'sys_clk'
 60. Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Fast 1200mV 0C Model Metastability Summary
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Board Trace Model Assignments
 78. Input Transition Times
 79. Signal Integrity Metrics (Slow 1200mv 0c Model)
 80. Signal Integrity Metrics (Slow 1200mv 85c Model)
 81. Signal Integrity Metrics (Fast 1200mv 0c Model)
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; dev_board                                           ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 4.67        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;  33.3%      ;
;     Processors 13-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; dev_board.sdc ; OK     ; Fri May 10 10:21:03 2024 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { altera_reserved_tck }                                 ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384  ; 65.0 MHz  ; 0.192 ; 8.653  ; 55.00      ; 10        ; 13          ; 4.5   ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 15.384  ; 65.0 MHz  ; 0.192 ; 8.653  ; 55.00      ; 10        ; 13          ; 4.5   ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; PLL_CLK|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_CLK|altpll_component|auto_generated|pll1|clk[2] } ;
; sys_clk                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                       ; { sys_clk }                                             ;
+-----------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 12.1 MHz   ; 12.1 MHz        ; sys_clk                                             ;      ;
; 47.98 MHz  ; 47.98 MHz       ; altera_reserved_tck                                 ;      ;
; 197.28 MHz ; 197.28 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sys_clk                                             ; -62.659 ; -5234.894     ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 5.997   ; 0.000         ;
; altera_reserved_tck                                 ; 39.579  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sys_clk                                             ; 0.397 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.449 ; 0.000         ;
; altera_reserved_tck                                 ; 0.452 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.887 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.342 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.649  ; 0.000         ;
; sys_clk                                             ; 9.658  ; 0.000         ;
; altera_reserved_tck                                 ; 49.589 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                               ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -62.659 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 83.088     ;
; -62.582 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 83.011     ;
; -62.541 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.970     ;
; -62.525 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.954     ;
; -62.513 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.942     ;
; -62.462 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.891     ;
; -62.448 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.877     ;
; -62.436 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.865     ;
; -62.407 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.836     ;
; -62.395 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.824     ;
; -62.379 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.808     ;
; -62.367 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.796     ;
; -62.328 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.757     ;
; -62.316 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.745     ;
; -62.302 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.731     ;
; -62.290 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.719     ;
; -62.261 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.690     ;
; -62.249 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.678     ;
; -62.233 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.662     ;
; -62.221 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.650     ;
; -62.206 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.634     ;
; -62.182 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.611     ;
; -62.170 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.599     ;
; -62.156 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.585     ;
; -62.144 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.573     ;
; -62.134 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.563     ;
; -62.121 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.549     ;
; -62.115 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.544     ;
; -62.108 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.536     ;
; -62.103 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.532     ;
; -62.097 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.526     ;
; -62.087 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.516     ;
; -62.075 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.504     ;
; -62.072 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.500     ;
; -62.060 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.488     ;
; -62.036 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.465     ;
; -62.024 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.453     ;
; -62.010 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.439     ;
; -62.000 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.429     ;
; -61.998 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.427     ;
; -61.988 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.417     ;
; -61.987 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.415     ;
; -61.975 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.403     ;
; -61.974 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.402     ;
; -61.969 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.398     ;
; -61.968 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.396     ;
; -61.963 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.392     ;
; -61.962 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.390     ;
; -61.957 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.386     ;
; -61.951 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.380     ;
; -61.941 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.370     ;
; -61.929 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.358     ;
; -61.926 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.354     ;
; -61.914 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.342     ;
; -61.890 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.319     ;
; -61.878 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.307     ;
; -61.875 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.304     ;
; -61.864 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.293     ;
; -61.857 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 81.789     ;
; -61.854 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.283     ;
; -61.852 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.281     ;
; -61.842 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.271     ;
; -61.841 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.269     ;
; -61.834 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.262     ;
; -61.829 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.257     ;
; -61.828 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.256     ;
; -61.823 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.252     ;
; -61.822 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.250     ;
; -61.817 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.246     ;
; -61.816 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.244     ;
; -61.811 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.240     ;
; -61.805 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.234     ;
; -61.795 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.224     ;
; -61.783 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.212     ;
; -61.780 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.208     ;
; -61.768 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.196     ;
; -61.744 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.173     ;
; -61.741 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.170     ;
; -61.732 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.161     ;
; -61.729 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.158     ;
; -61.723 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 81.655     ;
; -61.718 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.147     ;
; -61.711 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 81.643     ;
; -61.708 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.137     ;
; -61.706 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.135     ;
; -61.696 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.125     ;
; -61.695 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.123     ;
; -61.688 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.116     ;
; -61.683 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.111     ;
; -61.682 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.110     ;
; -61.677 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.106     ;
; -61.676 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.104     ;
; -61.671 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.100     ;
; -61.670 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.098     ;
; -61.665 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.094     ;
; -61.663 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; sys_clk      ; sys_clk     ; 20.000       ; 0.394      ; 82.078     ;
; -61.659 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.408      ; 82.088     ;
; -61.634 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.062     ;
; -61.631 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17] ; sys_clk      ; sys_clk     ; 20.000       ; 0.394      ; 82.046     ;
; -61.622 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.407      ; 82.050     ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.997  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.065     ; 0.882      ;
; 5.998  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.065     ; 0.881      ;
; 5.998  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.065     ; 0.881      ;
; 5.999  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.882      ;
; 5.999  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.882      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.881      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.881      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.881      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.061     ; 0.883      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.062     ; 0.882      ;
; 6.000  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.061     ; 0.883      ;
; 6.001  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.063     ; 0.880      ;
; 6.001  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.062     ; 0.881      ;
; 6.001  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.061     ; 0.882      ;
; 10.315 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 5.014      ;
; 10.698 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.625      ;
; 10.781 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.543      ;
; 10.782 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.542      ;
; 10.876 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.456      ;
; 10.878 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.454      ;
; 10.892 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.440      ;
; 10.894 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.438      ;
; 10.993 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.331      ;
; 10.994 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.330      ;
; 11.019 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.305      ;
; 11.043 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.281      ;
; 11.044 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.280      ;
; 11.046 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.286      ;
; 11.048 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.284      ;
; 11.052 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.272      ;
; 11.081 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.243      ;
; 11.092 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.232      ;
; 11.093 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.231      ;
; 11.102 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.222      ;
; 11.107 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 4.222      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.115 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.209      ;
; 11.136 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.187      ;
; 11.136 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 4.187      ;
; 11.151 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.173      ;
; 11.164 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 4.154      ;
; 11.165 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.087     ; 4.153      ;
; 11.196 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.128      ;
; 11.196 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.128      ;
; 11.196 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.128      ;
; 11.203 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.121      ;
; 11.206 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.118      ;
; 11.212 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.112      ;
; 11.212 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.112      ;
; 11.212 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.112      ;
; 11.213 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.111      ;
; 11.214 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.110      ;
; 11.224 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.100      ;
; 11.229 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.096      ;
; 11.240 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.234      ; 4.446      ;
; 11.256 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.234      ; 4.430      ;
; 11.265 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.080     ; 4.060      ;
; 11.272 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 4.052      ;
; 11.292 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 4.037      ;
; 11.300 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.032      ;
; 11.301 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.031      ;
; 11.308 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.313      ; 4.457      ;
; 11.308 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.313      ; 4.457      ;
; 11.309 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.320      ; 4.463      ;
; 11.316 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.016      ;
; 11.317 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.015      ;
; 11.317 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.015      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.991      ;
; 11.333 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.999      ;
; 11.352 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.977      ;
; 11.356 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 3.967      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.357 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 3.965      ;
; 11.366 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.958      ;
; 11.366 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.958      ;
; 11.366 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.958      ;
; 11.373 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.373 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.373 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.373 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.373 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 39.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 10.515     ;
; 39.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 10.432     ;
; 40.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 9.942      ;
; 40.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 9.772      ;
; 40.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 9.431      ;
; 41.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 8.867      ;
; 42.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 8.062      ;
; 42.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 7.878      ;
; 42.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 7.258      ;
; 42.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 7.105      ;
; 43.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 7.052      ;
; 43.268 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 6.810      ;
; 43.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 6.653      ;
; 43.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 6.245      ;
; 43.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 6.184      ;
; 44.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 5.979      ;
; 44.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 5.934      ;
; 44.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 5.913      ;
; 44.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 5.331      ;
; 45.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 4.888      ;
; 45.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 4.097      ;
; 46.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 3.594      ;
; 46.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.053      ; 3.583      ;
; 46.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 3.408      ;
; 46.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 3.404      ;
; 46.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 3.242      ;
; 47.567 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.527      ;
; 48.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 1.807      ;
; 91.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.825      ;
; 91.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.742      ;
; 91.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.464      ;
; 91.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.463      ;
; 91.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.381      ;
; 91.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 8.380      ;
; 91.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 8.252      ;
; 91.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 8.082      ;
; 92.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.919      ;
; 92.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.915      ;
; 92.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.913      ;
; 92.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.891      ;
; 92.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.890      ;
; 92.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.898      ;
; 92.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.879      ;
; 92.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.879      ;
; 92.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.878      ;
; 92.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.877      ;
; 92.169 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.767      ;
; 92.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.764      ;
; 92.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.741      ;
; 92.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.760      ;
; 92.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.721      ;
; 92.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.720      ;
; 92.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.727      ;
; 92.209 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.727      ;
; 92.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.725      ;
; 92.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.725      ;
; 92.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.723      ;
; 92.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.712      ;
; 92.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.712      ;
; 92.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.712      ;
; 92.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.712      ;
; 92.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.711      ;
; 92.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.711      ;
; 92.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.710      ;
; 92.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.710      ;
; 92.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.596      ;
; 92.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.595      ;
; 92.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.594      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.590      ;
; 92.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.590      ;
; 92.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.590      ;
; 92.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.587      ;
; 92.361 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.585      ;
; 92.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.584      ;
; 92.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.584      ;
; 92.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.571      ;
; 92.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.512      ;
; 92.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.512      ;
; 92.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.512      ;
; 92.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.509      ;
; 92.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.502      ;
; 92.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.501      ;
; 92.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.485      ;
; 92.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.485      ;
; 92.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.483      ;
; 92.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.483      ;
; 92.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.497      ;
; 92.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.494      ;
; 92.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.488      ;
; 92.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.487      ;
; 92.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.472      ;
; 92.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.463      ;
; 92.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.459      ;
; 92.495 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.458      ;
; 92.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.380      ;
; 92.536 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.379      ;
; 92.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.390      ;
; 92.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.389      ;
; 92.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.388      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.137      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.145      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.141      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.142      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.147      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.141      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.150      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.151      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.153      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.151      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.152      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.153      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.158      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.153      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.156      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.156      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.154      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.155      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.156      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.153      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.154      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.162      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.157      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.154      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.161      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.158      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.163      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.162      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.169      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.163      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.165      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.174      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.174      ;
; 0.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.173      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.175      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.179      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.186      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.188      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.480      ; 1.183      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.187      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[2]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.196      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.192      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.470      ; 1.188      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.197      ;
; 0.464 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.449 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.176      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.484 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.486 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.779      ;
; 0.493 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.220      ;
; 0.499 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.509 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.512 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.239      ;
; 0.518 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.522 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.815      ;
; 0.524 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.529 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.251      ;
; 0.534 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.828      ;
; 0.536 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.190      ;
; 0.552 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.206      ;
; 0.558 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.212      ;
; 0.560 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.214      ;
; 0.624 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.624 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.918      ;
; 0.643 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.653 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.387      ;
; 0.657 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.659 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.659 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
; 0.661 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[1]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.381      ;
; 0.665 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.665 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.667 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.681 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.415      ;
; 0.697 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.991      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.433      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.430      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.993      ;
; 0.700 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.701 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.995      ;
; 0.705 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.439      ;
; 0.706 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.709 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.710 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.710 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.714 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.008      ;
; 0.717 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.721 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.728 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.022      ;
; 0.729 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.023      ;
; 0.729 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.729 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.022      ;
; 0.732 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.734 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.027      ;
; 0.738 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.777      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_349|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_349|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_88|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.887 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 2.207      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.593      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.340      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.288      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_522|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_519|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.281      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_534|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_516|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.278      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.715 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.201      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.193      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_395|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_392|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.182      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_389|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_386|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.155      ;
; 95.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.061      ;
; 95.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.061      ;
; 95.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.061      ;
; 95.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.061      ;
; 95.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_486|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.061      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 1.659      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.672      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.062      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_480|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.081      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_501|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_498|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.103      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_495|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_492|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 1.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.104      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.027 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.322      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.352      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.352      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.352      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.352      ;
; 2.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.352      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.337      ;
; 2.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.457      ;
; 2.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.495      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.531      ;
; 2.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.636      ;
; 2.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.946      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_273|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_270|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.953      ;
; 2.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_297|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.968      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 6.649 ; 6.884        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.649 ; 6.884        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.651 ; 6.886        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.655 ; 6.890        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.655 ; 6.890        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.657 ; 6.892        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.666 ; 6.901        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.667 ; 6.902        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.672 ; 6.907        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.673 ; 6.908        ; 0.235          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                         ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                         ;
; 6.732 ; 6.952        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                         ;
; 6.734 ; 6.954        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                         ;
; 6.735 ; 6.955        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                        ;
; 6.735 ; 6.955        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                        ;
; 6.735 ; 6.955        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                        ;
; 6.735 ; 6.955        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                        ;
; 6.735 ; 6.955        ; 0.220          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                         ;
; 6.788 ; 6.976        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[2]                                          ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[1]                                          ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[3]                                          ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]                                                  ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ;
; 6.789 ; 6.977        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ;
; 6.790 ; 6.978        ; 0.188          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_address_reg0 ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_we_reg       ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_address_reg0  ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_we_reg        ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_datain_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_address_reg0  ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_we_reg        ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_datain_reg0   ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.728 ; 9.916        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                    ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[1]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[2]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[3]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[4]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[5]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[6]                                                                                                                                                                                       ;
; 9.744 ; 9.932        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[7]                                                                                                                                                                                       ;
; 9.758 ; 9.978        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_12[0]                                                                                                                                                                                      ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[13]                                                                                                                                                                                         ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[1]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[2]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[3]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[4]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[5]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[7]                                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[9]                                                                                                                                                                                          ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                                                                    ;
; 9.764 ; 9.952        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                    ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                          ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[162]                                                                                                                                                                       ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                     ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                     ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                     ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                     ;
; 9.765 ; 9.985        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[0]                                                                                                                                                                                         ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]                                                                                                                                                                                      ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]                                                                                                                                                                                       ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_max[0]                                                                                                                                                                                          ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_max[1]                                                                                                                                                                                          ;
; 9.766 ; 9.986        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_max[2]                                                                                                                                                                                          ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[0]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[1]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[4]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[5]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[6]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[7]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[0]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[1]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[2]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[3]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[5]                                                                                                                                                                                       ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[6]                                                                                                                                                                                       ;
; 9.770 ; 9.990        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[30]                                                                                                                                                                                             ;
; 9.770 ; 9.990        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[31]                                                                                                                                                                                             ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum[31]                                                                                                                                                                                             ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum[5]                                                                                                                                                                                              ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum[9]                                                                                                                                                                                              ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[17]                                                                                                                                                                                        ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[27]                                                                                                                                                                                        ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[28]                                                                                                                                                                                        ;
; 9.771 ; 9.991        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[29]                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                            ;
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                            ;
; 49.591 ; 49.826       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                             ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                            ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                            ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.597 ; 49.832       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.659 ; 49.879       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[1] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[1] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[2] ;
; 49.712 ; 49.900       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_244|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_294|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[1] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[2] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_297|dffs[0] ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[2]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[0]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[1]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[2]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[3]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[4]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[5]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[6]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[7]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated|counter_reg_bit[8]                                                                                ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                  ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 2.003 ; 1.981 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.000 ; 1.978 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.963 ; 1.939 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.995 ; 1.977 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.940 ; 1.930 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.990 ; 1.956 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.003 ; 1.981 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.995 ; 1.973 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.969 ; 1.949 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.999 ; 1.976 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.720 ; 1.711 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.706 ; 1.697 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.709 ; 1.701 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.709 ; 1.701 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.711 ; 1.704 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 2.020 ; 1.998 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.019 ; 1.997 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.983 ; 1.959 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 2.010 ; 1.992 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.956 ; 1.946 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 2.008 ; 1.974 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.020 ; 1.998 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 2.015 ; 1.993 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.984 ; 1.964 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 2.012 ; 1.989 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.738 ; 1.730 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.725 ; 1.717 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.727 ; 1.719 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.727 ; 1.719 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.730 ; 1.722 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.045 ; 4.181 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.411 ; 7.669 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.744 ; 1.790 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.524 ; 1.680 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.744 ; 1.790 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.677 ; 1.705 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.542 ; 1.685 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 6.152 ; 6.109 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.718 ; 2.985 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -1.019 ; -1.002 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.297 ; -1.267 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.261 ; -1.229 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.292 ; -1.265 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.238 ; -1.221 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.287 ; -1.246 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.299 ; -1.269 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.291 ; -1.262 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.265 ; -1.238 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.296 ; -1.265 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -1.032 ; -1.015 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -1.019 ; -1.002 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -1.022 ; -1.006 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -1.022 ; -1.005 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -1.024 ; -1.008 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -1.039 ; -1.022 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.316 ; -1.287 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.281 ; -1.249 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.308 ; -1.282 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.255 ; -1.237 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.306 ; -1.265 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.317 ; -1.287 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.312 ; -1.283 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.282 ; -1.254 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.310 ; -1.279 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -1.052 ; -1.036 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -1.039 ; -1.022 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -1.040 ; -1.024 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -1.042 ; -1.025 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -1.045 ; -1.028 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.767  ; 0.603  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -1.560 ; -1.731 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.510  ; 0.421  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.122  ; -0.029 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.282  ; 0.105  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.436  ; 0.342  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.510  ; 0.421  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.044 ; -0.125 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -2.241 ; -2.498 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.439  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.478  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.395  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.368  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.285  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.175  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.638 ; 14.157 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 9.622  ; 9.544  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 9.622  ; 9.544  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.152  ; 7.040  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.902  ; 7.768  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.861  ; 7.711  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.902  ; 7.768  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.363  ; 9.934  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.964  ; 7.934  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.363  ; 9.934  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.911  ; 7.857  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.790  ; 7.701  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.662  ; 8.844  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.941  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.980  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.899  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.874  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.788  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.681  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.259 ; 11.788 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 6.901  ; 6.792  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 9.330  ; 9.257  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.901  ; 6.792  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.587  ; 7.441  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.587  ; 7.441  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.626  ; 7.496  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 7.518  ; 7.434  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.684  ; 7.657  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.082  ; 9.655  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.634  ; 7.583  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.518  ; 7.434  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.356  ; 8.530  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 25.865 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 13.25 MHz  ; 13.25 MHz       ; sys_clk                                             ;      ;
; 50.85 MHz  ; 50.85 MHz       ; altera_reserved_tck                                 ;      ;
; 208.46 MHz ; 208.46 MHz      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sys_clk                                             ; -55.479 ; -4600.939     ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.106   ; 0.000         ;
; altera_reserved_tck                                 ; 40.168  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sys_clk                                             ; 0.382 ; 0.000         ;
; altera_reserved_tck                                 ; 0.400 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.159 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.234 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.646  ; 0.000         ;
; sys_clk                                             ; 9.657  ; 0.000         ;
; altera_reserved_tck                                 ; 49.484 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -55.479 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.891     ;
; -55.389 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.801     ;
; -55.382 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.794     ;
; -55.353 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.765     ;
; -55.327 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.739     ;
; -55.314 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.726     ;
; -55.263 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.675     ;
; -55.256 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.668     ;
; -55.227 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.639     ;
; -55.224 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.636     ;
; -55.217 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.629     ;
; -55.201 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.613     ;
; -55.188 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.600     ;
; -55.162 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.574     ;
; -55.137 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.549     ;
; -55.130 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.542     ;
; -55.101 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.513     ;
; -55.098 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.510     ;
; -55.091 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.503     ;
; -55.075 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.487     ;
; -55.062 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.474     ;
; -55.060 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.471     ;
; -55.036 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.448     ;
; -55.029 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.441     ;
; -55.024 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.435     ;
; -55.011 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.423     ;
; -55.007 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.418     ;
; -55.004 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.416     ;
; -54.997 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.409     ;
; -54.975 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.387     ;
; -54.972 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.384     ;
; -54.965 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.377     ;
; -54.949 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.361     ;
; -54.936 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.348     ;
; -54.934 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.345     ;
; -54.910 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.322     ;
; -54.903 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.315     ;
; -54.898 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.309     ;
; -54.895 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.306     ;
; -54.885 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.297     ;
; -54.881 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.292     ;
; -54.878 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.290     ;
; -54.871 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.283     ;
; -54.864 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.276     ;
; -54.863 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.274     ;
; -54.859 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.270     ;
; -54.849 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.261     ;
; -54.846 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.258     ;
; -54.842 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.253     ;
; -54.839 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.251     ;
; -54.833 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 74.774     ;
; -54.832 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.244     ;
; -54.823 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.235     ;
; -54.813 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.225     ;
; -54.810 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.222     ;
; -54.808 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.219     ;
; -54.784 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.196     ;
; -54.777 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.189     ;
; -54.772 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.183     ;
; -54.769 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.180     ;
; -54.759 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.171     ;
; -54.755 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.166     ;
; -54.752 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.164     ;
; -54.745 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.157     ;
; -54.738 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.150     ;
; -54.737 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.148     ;
; -54.733 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.144     ;
; -54.723 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.135     ;
; -54.720 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.132     ;
; -54.716 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.127     ;
; -54.713 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.125     ;
; -54.707 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 74.648     ;
; -54.706 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.118     ;
; -54.698 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.109     ;
; -54.697 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.109     ;
; -54.687 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.099     ;
; -54.684 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.096     ;
; -54.682 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.093     ;
; -54.668 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 74.609     ;
; -54.658 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.070     ;
; -54.651 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.063     ;
; -54.648 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.060     ;
; -54.646 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.057     ;
; -54.643 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.054     ;
; -54.633 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.045     ;
; -54.629 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.040     ;
; -54.626 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.038     ;
; -54.619 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.031     ;
; -54.612 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.024     ;
; -54.611 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.022     ;
; -54.607 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.018     ;
; -54.596 ; adc_filter:adc_filter_u1|filtered_data[10] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.008     ;
; -54.594 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 75.006     ;
; -54.590 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 75.001     ;
; -54.587 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 74.999     ;
; -54.581 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 74.522     ;
; -54.580 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 74.992     ;
; -54.574 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; sys_clk      ; sys_clk     ; 20.000       ; 0.374      ; 74.970     ;
; -54.572 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.389      ; 74.983     ;
; -54.571 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.390      ; 74.983     ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 6.106  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.043     ; 0.796      ;
; 6.107  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.043     ; 0.795      ;
; 6.108  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.796      ;
; 6.108  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.796      ;
; 6.109  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.042     ; 0.794      ;
; 6.109  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.795      ;
; 6.109  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.795      ;
; 6.110  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.794      ;
; 6.110  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.041     ; 0.794      ;
; 6.110  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.038     ; 0.797      ;
; 6.111  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.037     ; 0.797      ;
; 6.111  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.038     ; 0.796      ;
; 6.111  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.038     ; 0.796      ;
; 6.112  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.038     ; 0.795      ;
; 10.587 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 4.753      ;
; 10.933 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.074     ; 4.399      ;
; 11.031 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.302      ;
; 11.031 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.302      ;
; 11.103 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.238      ;
; 11.105 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.236      ;
; 11.116 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.225      ;
; 11.118 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.223      ;
; 11.202 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.131      ;
; 11.203 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.130      ;
; 11.270 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.063      ;
; 11.273 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.061      ;
; 11.284 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.049      ;
; 11.285 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.048      ;
; 11.290 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.051      ;
; 11.292 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 4.049      ;
; 11.316 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.017      ;
; 11.317 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 4.016      ;
; 11.326 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 4.008      ;
; 11.352 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.981      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.358 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.975      ;
; 11.371 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.969      ;
; 11.374 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.374 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.959      ;
; 11.377 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.948      ;
; 11.377 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.948      ;
; 11.384 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.949      ;
; 11.418 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 4.228      ;
; 11.425 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.908      ;
; 11.425 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.908      ;
; 11.425 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.908      ;
; 11.425 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.908      ;
; 11.426 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.907      ;
; 11.431 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.902      ;
; 11.431 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.203      ; 4.215      ;
; 11.434 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.899      ;
; 11.438 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.895      ;
; 11.438 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.895      ;
; 11.438 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.895      ;
; 11.447 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.886      ;
; 11.493 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.840      ;
; 11.504 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.837      ;
; 11.505 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.836      ;
; 11.508 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.827      ;
; 11.512 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.823      ;
; 11.517 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.824      ;
; 11.518 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.823      ;
; 11.518 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.823      ;
; 11.531 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.810      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.539 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.794      ;
; 11.562 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.281      ; 4.162      ;
; 11.563 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.276      ; 4.156      ;
; 11.563 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.276      ; 4.156      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.777      ;
; 11.564 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.769      ;
; 11.566 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.767      ;
; 11.566 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.774      ;
; 11.574 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.066     ; 3.766      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.065     ; 3.764      ;
; 11.587 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.746      ;
; 11.588 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.073     ; 3.745      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.168 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 10.021     ;
; 40.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 9.954      ;
; 40.757 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 9.422      ;
; 40.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 9.348      ;
; 41.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 8.968      ;
; 41.687 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 8.474      ;
; 42.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 7.701      ;
; 42.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 7.518      ;
; 43.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.896      ;
; 43.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 6.794      ;
; 43.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 6.711      ;
; 43.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 6.478      ;
; 43.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 6.346      ;
; 44.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.946      ;
; 44.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.898      ;
; 44.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 5.707      ;
; 44.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.664      ;
; 44.629 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.532      ;
; 45.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.079      ;
; 45.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 4.666      ;
; 46.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.832      ;
; 46.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.351      ;
; 46.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.323      ;
; 46.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.223      ;
; 47.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.161      ;
; 47.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 3.017      ;
; 47.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.350      ;
; 48.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.702      ;
; 91.540 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.408      ;
; 91.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.341      ;
; 91.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.072      ;
; 91.877 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.071      ;
; 91.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.005      ;
; 91.944 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 8.004      ;
; 92.129 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.809      ;
; 92.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.735      ;
; 92.465 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.473      ;
; 92.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.472      ;
; 92.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.399      ;
; 92.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.398      ;
; 92.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.355      ;
; 92.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.269      ;
; 92.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.269      ;
; 92.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.267      ;
; 92.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.254      ;
; 92.719 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.236      ;
; 92.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.235      ;
; 92.720 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.235      ;
; 92.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.234      ;
; 92.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.160      ;
; 92.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.121      ;
; 92.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.118      ;
; 92.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.118      ;
; 92.829 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.117      ;
; 92.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.116      ;
; 92.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.114      ;
; 92.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.108      ;
; 92.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.090      ;
; 92.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.089      ;
; 92.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.089      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.088      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.088      ;
; 92.868 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.087      ;
; 92.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.086      ;
; 92.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.086      ;
; 92.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.019      ;
; 92.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.018      ;
; 92.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.983      ;
; 92.971 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.983      ;
; 92.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.982      ;
; 92.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.981      ;
; 92.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.978      ;
; 92.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.977      ;
; 92.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.975      ;
; 92.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.973      ;
; 92.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.971      ;
; 92.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.969      ;
; 92.987 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.967      ;
; 92.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.960      ;
; 93.023 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.913      ;
; 93.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.912      ;
; 93.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.912      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.910      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.902      ;
; 93.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.901      ;
; 93.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.886      ;
; 93.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.886      ;
; 93.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.885      ;
; 93.051 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.885      ;
; 93.059 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.861      ;
; 93.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.883      ;
; 93.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.880      ;
; 93.087 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.874      ;
; 93.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.873      ;
; 93.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.858      ;
; 93.111 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.850      ;
; 93.116 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.845      ;
; 93.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 6.844      ;
; 93.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.799      ;
; 93.148 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.798      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.042      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.045      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.046      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.050      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.045      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.044      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.051      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.052      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.055      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.057      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.057      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.055      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.057      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.057      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.058      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.056      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.059      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.059      ;
; 0.400 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[1]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[1]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                 ; key_led_association:key_led_association_u|led_control[0]                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.058      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.054      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[2]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[3]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[2]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.060      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.056      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.063      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.064      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.061      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.068      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.063      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.071      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.066      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.066      ;
; 0.415 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[0]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.075      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.074      ;
; 0.416 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                          ; uart_send:u_uart_send|tx_cnt[0]                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.072      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.073      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.077      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.085      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.087      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.085      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.084      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.088      ;
; 0.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.094      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.715      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_349|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_349|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_76|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_541|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_541|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_470|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_470|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_426|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_426|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.425 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.073      ;
; 0.448 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.450 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.464 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.112      ;
; 0.469 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.481 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.129      ;
; 0.488 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.758      ;
; 0.492 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.498 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.139      ;
; 0.501 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.504 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.085      ;
; 0.519 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.100      ;
; 0.525 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.106      ;
; 0.525 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.106      ;
; 0.578 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.579 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.598 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.606 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.261      ;
; 0.610 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.878      ;
; 0.611 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.613 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.614 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.616 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[1]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.254      ;
; 0.616 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.884      ;
; 0.616 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.884      ;
; 0.627 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.630 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.899      ;
; 0.630 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.632 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.287      ;
; 0.635 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.903      ;
; 0.641 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.293      ;
; 0.644 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.299      ;
; 0.644 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.301      ;
; 0.646 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.916      ;
; 0.647 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.650 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.918      ;
; 0.655 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.656 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.924      ;
; 0.656 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.925      ;
; 0.657 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.657 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.925      ;
; 0.661 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.927      ;
; 0.662 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.663 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.664 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
; 0.664 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.931      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.030      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.348      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.104      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.871 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 4.043      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_522|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_519|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.036      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_534|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_516|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.042      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 3.960      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 3.956      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_395|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_392|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 95.978 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.971      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_389|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_386|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.892      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.738      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.738      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.738      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.738      ;
; 96.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_486|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.738      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.525      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.501      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.853      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_480|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.597 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.868      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_501|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_498|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.891      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_495|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_492|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.893      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.080      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.093      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.176      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.176      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.176      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.176      ;
; 1.888 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.176      ;
; 1.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.246      ;
; 2.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.290      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.019 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.314      ;
; 2.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.358      ;
; 2.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.694      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_273|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_270|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.696      ;
; 2.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_297|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.717      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 6.646 ; 6.876        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.646 ; 6.876        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.648 ; 6.878        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.650 ; 6.880        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.664 ; 6.894        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.666 ; 6.896        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                         ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                         ;
; 6.752 ; 6.968        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                         ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                         ;
; 6.753 ; 6.969        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                         ;
; 6.754 ; 6.970        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                         ;
; 6.756 ; 6.972        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                        ;
; 6.756 ; 6.972        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                        ;
; 6.756 ; 6.972        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                        ;
; 6.756 ; 6.972        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                        ;
; 6.757 ; 6.973        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                         ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ;
; 6.796 ; 6.980        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ;
; 6.797 ; 6.981        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[1]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[2]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[3]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[4]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[5]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[6]                                                                                                                                                                                       ;
; 9.657 ; 9.841        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_3[7]                                                                                                                                                                                       ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_address_reg0 ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_we_reg       ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_address_reg0  ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_we_reg        ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_datain_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_address_reg0  ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_we_reg        ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_datain_reg0   ;
; 9.695 ; 9.879        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                    ;
; 9.727 ; 9.943        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[0]                                                                                                                                                                                         ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_12[0]                                                                                                                                                                                      ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[0]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[1]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[2]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[3]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[5]                                                                                                                                                                                       ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_9[6]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[10]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[11]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[12]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[13]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[14]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[15]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[17]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[18]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[20]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[21]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[22]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[23]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[25]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[26]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[27]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[28]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[29]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[30]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[31]                                                                                                                                                                                      ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[4]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[5]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[6]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[7]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[8]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[9]                                                                                                                                                                                       ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[0]                                                                                                                                                                                         ;
; 9.730 ; 9.946        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[1]                                                                                                                                                                                         ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[1]                                                                                                                                                                                         ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[2]                                                                                                                                                                                         ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[7]                                                                                                                                                                                       ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_6[5]                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                            ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                            ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                            ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.579 ; 49.795       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_220|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_223|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_270|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[2] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_273|dffs[0] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                            ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                             ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                             ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                             ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_225|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_226|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_228|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_229|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_237|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_238|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_241|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_244|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_281|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_282|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_284|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_285|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_294|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[1] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296|dffs[2] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_297|dffs[0] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[0]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[1]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_40|dffs[2]  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 1.770 ; 1.652 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 1.768 ; 1.651 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.731 ; 1.615 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.768 ; 1.650 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.709 ; 1.610 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.764 ; 1.633 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.769 ; 1.652 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.763 ; 1.646 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.741 ; 1.622 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.770 ; 1.650 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.514 ; 1.416 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.500 ; 1.401 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.503 ; 1.406 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.504 ; 1.405 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.506 ; 1.408 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 1.799 ; 1.682 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 1.799 ; 1.682 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.762 ; 1.647 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.795 ; 1.677 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.735 ; 1.637 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.793 ; 1.662 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 1.798 ; 1.681 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.795 ; 1.679 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.769 ; 1.649 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.796 ; 1.675 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.546 ; 1.448 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.533 ; 1.434 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.534 ; 1.436 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.534 ; 1.436 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.537 ; 1.440 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.989 ; 4.069 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.277 ; 7.643 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.641 ; 1.772 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.430 ; 1.698 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.641 ; 1.772 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.585 ; 1.683 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.465 ; 1.673 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 5.774 ; 5.706 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.433 ; 2.529 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.884 ; -0.782 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.139 ; -1.021 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.102 ; -0.986 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.138 ; -1.020 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.080 ; -0.980 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.133 ; -1.003 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.138 ; -1.021 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.132 ; -1.016 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.111 ; -0.992 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.140 ; -1.019 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.898 ; -0.797 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.884 ; -0.782 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.887 ; -0.786 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.888 ; -0.786 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.890 ; -0.789 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.920 ; -0.818 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -1.172 ; -1.055 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -1.136 ; -1.020 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -1.168 ; -1.049 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -1.111 ; -1.011 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -1.166 ; -1.036 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -1.170 ; -1.053 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -1.167 ; -1.051 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -1.141 ; -1.022 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -1.168 ; -1.047 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.934 ; -0.832 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.920 ; -0.818 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.922 ; -0.821 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.922 ; -0.820 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.925 ; -0.824 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.607  ; 0.364  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -1.654 ; -1.929 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.458  ; 0.304  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.127  ; -0.131 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.262  ; 0.005  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.398  ; 0.238  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.458  ; 0.304  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.059 ; -0.197 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -2.005 ; -2.098 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.210  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.250  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.131  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.120  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.059  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.928  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.779 ; 13.009 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 8.784  ; 8.530  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.784  ; 8.530  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.547  ; 6.360  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.249  ; 7.004  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.220  ; 6.955  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.249  ; 7.004  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 8.521  ; 8.840  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.308  ; 7.145  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.521  ; 8.840  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.251  ; 7.073  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.149  ; 6.925  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.782  ; 8.174  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 2.752  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 2.789  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 2.676  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 2.663  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 2.598  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 2.471  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.450 ; 10.694 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 6.299  ; 6.119  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 8.497  ; 8.255  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 6.299  ; 6.119  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 6.948  ; 6.691  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 6.948  ; 6.691  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 6.977  ; 6.740  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 6.880  ; 6.666  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.032  ; 6.875  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 8.243  ; 8.569  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 6.977  ; 6.807  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 6.880  ; 6.666  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 7.488  ; 7.865  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 26.218 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sys_clk                                             ; -15.788 ; -1069.201     ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.480   ; 0.000         ;
; altera_reserved_tck                                 ; 45.514  ; 0.000         ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sys_clk                                             ; 0.132 ; 0.000         ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.163 ; 0.000         ;
; altera_reserved_tck                                 ; 0.186 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.252 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.571 ; 0.000         ;
+---------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.656  ; 0.000         ;
; sys_clk                                             ; 9.371  ; 0.000         ;
; altera_reserved_tck                                 ; 49.483 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.788 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.959     ;
; -15.784 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.955     ;
; -15.775 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.946     ;
; -15.771 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.942     ;
; -15.751 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.922     ;
; -15.747 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.918     ;
; -15.744 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.915     ;
; -15.740 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.911     ;
; -15.720 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.891     ;
; -15.716 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.887     ;
; -15.707 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.878     ;
; -15.703 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.874     ;
; -15.683 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.854     ;
; -15.679 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.850     ;
; -15.676 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.847     ;
; -15.672 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.843     ;
; -15.652 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.823     ;
; -15.648 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.819     ;
; -15.639 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.810     ;
; -15.635 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.806     ;
; -15.615 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.786     ;
; -15.611 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.782     ;
; -15.608 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.779     ;
; -15.604 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.775     ;
; -15.595 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.765     ;
; -15.591 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.761     ;
; -15.584 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.755     ;
; -15.580 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.751     ;
; -15.578 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.748     ;
; -15.574 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.744     ;
; -15.571 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.742     ;
; -15.568 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.738     ;
; -15.567 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.738     ;
; -15.564 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.734     ;
; -15.547 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.718     ;
; -15.543 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.714     ;
; -15.540 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.711     ;
; -15.536 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.707     ;
; -15.532 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.703     ;
; -15.528 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.699     ;
; -15.527 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.697     ;
; -15.523 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.693     ;
; -15.516 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.687     ;
; -15.512 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.683     ;
; -15.510 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.680     ;
; -15.506 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.676     ;
; -15.506 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.677     ;
; -15.503 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.674     ;
; -15.502 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.673     ;
; -15.500 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.670     ;
; -15.499 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.670     ;
; -15.497 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.667     ;
; -15.496 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.666     ;
; -15.493 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.663     ;
; -15.479 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.650     ;
; -15.475 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.646     ;
; -15.472 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.643     ;
; -15.468 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.639     ;
; -15.464 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.635     ;
; -15.460 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.631     ;
; -15.459 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.629     ;
; -15.455 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.625     ;
; -15.448 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.619     ;
; -15.444 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.615     ;
; -15.442 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.612     ;
; -15.441 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.612     ;
; -15.438 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.608     ;
; -15.438 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.609     ;
; -15.437 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.608     ;
; -15.435 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.606     ;
; -15.434 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.605     ;
; -15.432 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.602     ;
; -15.431 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.602     ;
; -15.429 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.599     ;
; -15.428 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.598     ;
; -15.425 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.595     ;
; -15.411 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.582     ;
; -15.407 ; adc_filter:adc_filter_u1|filtered_data[1]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.578     ;
; -15.404 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.575     ;
; -15.400 ; adc_filter:adc_filter_u1|filtered_data[0]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.571     ;
; -15.399 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31] ; sys_clk      ; sys_clk     ; 20.000       ; -0.038     ; 35.368     ;
; -15.396 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.567     ;
; -15.395 ; adc_filter:adc_filter_u1|filtered_data[13] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30] ; sys_clk      ; sys_clk     ; 20.000       ; -0.038     ; 35.364     ;
; -15.392 ; adc_filter:adc_filter_u1|filtered_data[9]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.563     ;
; -15.391 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.561     ;
; -15.387 ; adc_filter:adc_filter_u1|filtered_data[5]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.557     ;
; -15.382 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; sys_clk      ; sys_clk     ; 20.000       ; 0.158      ; 35.547     ;
; -15.380 ; adc_filter:adc_filter_u1|filtered_data[3]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.551     ;
; -15.374 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.544     ;
; -15.373 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.544     ;
; -15.370 ; adc_filter:adc_filter_u1|filtered_data[4]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.540     ;
; -15.370 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.541     ;
; -15.369 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18] ; sys_clk      ; sys_clk     ; 20.000       ; 0.158      ; 35.534     ;
; -15.369 ; adc_filter:adc_filter_u1|filtered_data[11] ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.540     ;
; -15.367 ; adc_filter:adc_filter_u1|filtered_data[2]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.538     ;
; -15.366 ; adc_filter:adc_filter_u1|filtered_data[8]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 35.537     ;
; -15.364 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.534     ;
; -15.361 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.531     ;
; -15.360 ; adc_filter:adc_filter_u1|filtered_data[7]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.530     ;
; -15.357 ; adc_filter:adc_filter_u1|filtered_data[6]  ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26] ; sys_clk      ; sys_clk     ; 20.000       ; 0.163      ; 35.527     ;
+---------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 6.480  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.075     ; 0.375      ;
; 6.481  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.073     ; 0.376      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.374      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.374      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.075     ; 0.373      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.374      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.073     ; 0.375      ;
; 6.482  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.073     ; 0.375      ;
; 6.483  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.373      ;
; 6.483  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.373      ;
; 6.483  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.373      ;
; 6.483  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.073     ; 0.374      ;
; 6.484  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]                                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.074     ; 0.372      ;
; 6.484  ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10] ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10]                                     ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 6.923        ; -0.073     ; 0.373      ;
; 13.164 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 2.189      ;
; 13.308 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 2.046      ;
; 13.380 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.974      ;
; 13.381 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.973      ;
; 13.412 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.951      ;
; 13.415 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.948      ;
; 13.415 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.948      ;
; 13.418 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.945      ;
; 13.445 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.918      ;
; 13.448 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.915      ;
; 13.473 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.881      ;
; 13.501 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.853      ;
; 13.512 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.843      ;
; 13.512 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.843      ;
; 13.515 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.838      ;
; 13.518 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.837      ;
; 13.518 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.837      ;
; 13.519 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.836      ;
; 13.519 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.836      ;
; 13.524 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.830      ;
; 13.524 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.830      ;
; 13.524 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.830      ;
; 13.524 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.831      ;
; 13.525 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.830      ;
; 13.526 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.829      ;
; 13.527 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.827      ;
; 13.527 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.827      ;
; 13.527 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.827      ;
; 13.532 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.823      ;
; 13.533 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.822      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]              ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.535 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.819      ;
; 13.544 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.106      ; 1.975      ;
; 13.547 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.106      ; 1.972      ;
; 13.550 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.803      ;
; 13.550 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.803      ;
; 13.555 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.799      ;
; 13.557 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.797      ;
; 13.557 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.797      ;
; 13.557 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.797      ;
; 13.559 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.795      ;
; 13.568 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.787      ;
; 13.568 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.787      ;
; 13.571 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.783      ;
; 13.577 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.106      ; 1.942      ;
; 13.580 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.775      ;
; 13.582 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.773      ;
; 13.589 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.774      ;
; 13.590 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.773      ;
; 13.590 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.766      ;
; 13.592 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.771      ;
; 13.593 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.770      ;
; 13.599 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.764      ;
; 13.602 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.761      ;
; 13.613 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 1.936      ;
; 13.613 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.136      ; 1.936      ;
; 13.615 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.139      ; 1.937      ;
; 13.622 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.741      ;
; 13.623 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.740      ;
; 13.624 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.038     ; 1.729      ;
; 13.632 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.731      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.636 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.727      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.639 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]               ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.028     ; 1.724      ;
; 13.641 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.713      ;
; 13.642 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.712      ;
; 13.642 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.712      ;
; 13.644 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.710      ;
; 13.645 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.037     ; 1.709      ;
; 13.652 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[4]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.035     ; 1.704      ;
; 13.662 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.693      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.756      ;
; 45.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.715      ;
; 45.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.335      ;
; 45.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.319      ;
; 45.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.313      ;
; 46.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.919      ;
; 46.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.555      ;
; 46.797 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.454      ;
; 47.090 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.161      ;
; 47.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.161      ;
; 47.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.103      ;
; 47.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.996      ;
; 47.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.932      ;
; 47.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.832      ;
; 47.534 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.725      ;
; 47.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.609      ;
; 47.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.574      ;
; 47.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.584      ;
; 47.910 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.366      ;
; 48.105 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.166      ;
; 48.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.808      ;
; 48.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.569      ;
; 48.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.539      ;
; 48.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.501      ;
; 48.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.480      ;
; 48.854 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.395      ;
; 49.162 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.108      ;
; 49.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.823      ;
; 95.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 4.011      ;
; 96.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.970      ;
; 96.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.857      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.856      ;
; 96.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.816      ;
; 96.155 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.815      ;
; 96.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.732      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.729      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.729      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.721      ;
; 96.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.719      ;
; 96.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.718      ;
; 96.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.717      ;
; 96.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.716      ;
; 96.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.645      ;
; 96.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.643      ;
; 96.331 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.641      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.635      ;
; 96.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.635      ;
; 96.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.634      ;
; 96.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.634      ;
; 96.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.633      ;
; 96.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.632      ;
; 96.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.632      ;
; 96.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.632      ;
; 96.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.632      ;
; 96.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.631      ;
; 96.343 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.629      ;
; 96.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.627      ;
; 96.351 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.623      ;
; 96.371 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.590      ;
; 96.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.574      ;
; 96.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.568      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.554      ;
; 96.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.554      ;
; 96.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.553      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.552      ;
; 96.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.552      ;
; 96.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.549      ;
; 96.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.548      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.546      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.546      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.426 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.545      ;
; 96.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.543      ;
; 96.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.517      ;
; 96.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.517      ;
; 96.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.517      ;
; 96.448 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.514      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.511      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.509      ;
; 96.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.505      ;
; 96.457 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.505      ;
; 96.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.503      ;
; 96.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.503      ;
; 96.501 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.471      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.470      ;
; 96.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.477      ;
; 96.503 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.469      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.468      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.468      ;
; 96.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.475      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.466      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.466      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.466      ;
; 96.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.465      ;
; 96.510 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.469      ;
; 96.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.468      ;
; 96.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.467      ;
; 96.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.454      ;
; 96.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.459      ;
; 96.522 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.449      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.462      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.465      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.467      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.467      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.465      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.478      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.483      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.489      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.217      ; 0.486      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.489      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.500      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.490      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.490      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.493      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.498      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.217      ; 0.498      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.502      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_address_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.510      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_address_reg0   ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.510      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[2]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                            ; adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[1]                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[3]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[2]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                             ; seg_led_pcf8591:u_seg_led_pcf8591|clk_cnt[1]                                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[6]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[2]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[4]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[0]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[1]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[3]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[7]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rxdata[5]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[2]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                          ; uart_recv:u_uart_recv|rx_cnt[1]                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                          ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[0]                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                        ; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_Flag[1]                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[1]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                               ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_conter_Start_flag[0]                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                           ; Pulse_logic_gen:Pulse_logic_gen_u|SCR_on_EN[0]                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                   ; key_scan:key_scan_u|key_cnt_start_falg                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                            ; uart_send:u_uart_send|tx_flag                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                            ; uart_recv:u_uart_recv|rx_flag                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                   ; uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                            ; uart_IGBT:u_uart_IGBT|send_en                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                           ; uart_IGBT:u_uart_IGBT|tx_ready                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                ; uart_IGBT:u_uart_IGBT|recv_full_data_flag                                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_buff_1_flag                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                     ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]                                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.163 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.177 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.180 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.509      ;
; 0.192 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[3] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[3] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.203 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.491      ;
; 0.204 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.497      ;
; 0.210 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.497      ;
; 0.210 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.498      ;
; 0.252 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.583      ;
; 0.262 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.592      ;
; 0.262 ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[1]                                         ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.576      ;
; 0.263 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.594      ;
; 0.265 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[6] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[4] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[5] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[1] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[2] ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.599      ;
; 0.269 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.274 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.608      ;
; 0.281 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]                                          ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_473|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_470|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_470|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_452|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_449|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_234|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_234|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_249|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_249|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.018      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.281      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.179      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_534|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_135|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_516|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.113      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_522|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_519|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.105      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.054      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_395|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_392|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.045      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_389|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_386|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.064      ;
; 97.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_489|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.025      ;
; 97.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.025      ;
; 97.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.025      ;
; 97.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.025      ;
; 97.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_486|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.025      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.717      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_459|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_456|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.871      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_483|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_480|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.875      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_501|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_498|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.889      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_495|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_492|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.891      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.986      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_537|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_477|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.864 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.988      ;
; 0.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.036      ;
; 0.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.036      ;
; 0.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.036      ;
; 0.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.036      ;
; 0.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.036      ;
; 0.922 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.051      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.089      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 0.967 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.106      ;
; 1.003 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.116      ;
; 1.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.293      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_275|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_273|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_270|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 1.290      ;
; 1.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.304      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_CLK|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.656 ; 6.886        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_we_reg         ;
; 6.658 ; 6.888        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.659 ; 6.889        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.660 ; 6.890        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]                            ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]                            ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]                            ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]                            ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]                             ;
; 6.661 ; 6.891        ; 0.230          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                         ;
; 6.678 ; 6.894        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                        ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                        ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                         ;
; 6.679 ; 6.895        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                         ;
; 6.680 ; 6.896        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                        ;
; 6.680 ; 6.896        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                        ;
; 6.680 ; 6.896        ; 0.216          ; High Pulse Width ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                         ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[3]                                         ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[4]                                         ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]                                        ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]                                        ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                         ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0]                 ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[1]                 ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[4] ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]                                          ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                      ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                         ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0]                ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[1]                ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[1]                                          ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[2]                                          ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4]                                                  ;
; 6.719 ; 6.903        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6]                                                  ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[1]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[2]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[5]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[6]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[7]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[8]                                         ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]                                        ;
; 6.720 ; 6.904        ; 0.184          ; Low Pulse Width  ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_address_reg0 ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_we_reg       ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_address_reg0 ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_we_reg       ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_we_reg        ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_we_reg        ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_address_reg0  ;
; 9.371 ; 9.601        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_we_reg         ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_we_reg        ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~porta_datain_reg0  ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~porta_datain_reg0  ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~porta_datain_reg0   ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~porta_datain_reg0   ;
; 9.373 ; 9.603        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~porta_datain_reg0   ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]                                                                                                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[2]                                                                                                                                                                                       ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[3]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[10]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[11]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[12]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[13]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[14]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[15]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[16]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[17]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[18]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[19]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[20]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[21]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[22]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[23]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[24]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[25]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[26]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[27]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[28]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[29]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[30]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[31]                                                                                                                                                                                      ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[4]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[5]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[6]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[7]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[8]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[9]                                                                                                                                                                                       ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[0]                                                                                                                                                                                         ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[1]                                                                                                                                                                                         ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[13]                                                                                                                                                                                        ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[14]                                                                                                                                                                                        ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[15]                                                                                                                                                                                        ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[18]                                                                                                                                                                                        ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[19]                                                                                                                                                                                        ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[1]                                                                                                                                                                                         ;
; 9.406 ; 9.590        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[2]                                                                                                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_IGBT:adc_IGBT_u|adc_value_cap_2[1]                                                                                                                                                                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[2]                                                                                                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[3]                                                                                                                                                                                         ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_5[2]                                                                                                                                                                                       ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|filtered_data[12]                                                                                                                                                                                   ;
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|filtered_data[13]                                                                                                                                                                                   ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|adc_min[0]                                                                                                                                                                                          ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[26]                                                                                                                                                                                        ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u2|sum_temp[17]                                                                                                                                                                                        ;
; 9.409 ; 9.593        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; uart_IGBT:u_uart_IGBT|rxdata_buff_6[5]                                                                                                                                                                                       ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[0]                                                                                                                                                                                              ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[12]                                                                                                                                                                                             ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[13]                                                                                                                                                                                             ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[14]                                                                                                                                                                                             ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[30]                                                                                                                                                                                             ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum[31]                                                                                                                                                                                             ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[14]                                                                                                                                                                                        ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; adc_filter:adc_filter_u1|sum_temp[15]                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a126~portb_address_reg0                                                                                                                            ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a144~portb_address_reg0                                                                                                                            ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a162~portb_address_reg0                                                                                                                            ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                             ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                             ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a90~portb_address_reg0                                                                                                                             ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                              ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a108~portb_address_reg0                                                                                                                            ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                             ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                             ;
; 49.497 ; 49.713       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                                                                                                 ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                    ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[1]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[2]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_14|dffs[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_326|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_329|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_362|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_364|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_364|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_364|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_365|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_367|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_374|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_376|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_377|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_380|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[0] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[1] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382|dffs[2] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_383|dffs[0] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                 ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 0.829 ; 1.263 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 0.821 ; 1.257 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 0.803 ; 1.231 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 0.818 ; 1.256 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 0.797 ; 1.230 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 0.816 ; 1.247 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 0.818 ; 1.255 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 0.818 ; 1.254 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 0.795 ; 1.233 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 0.829 ; 1.263 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 0.701 ; 1.122 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 0.687 ; 1.108 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 0.690 ; 1.111 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 0.691 ; 1.112 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 0.692 ; 1.114 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 0.790 ; 1.226 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 0.790 ; 1.226 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 0.773 ; 1.201 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 0.783 ; 1.221 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 0.760 ; 1.192 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 0.781 ; 1.212 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 0.783 ; 1.220 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 0.786 ; 1.222 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 0.758 ; 1.196 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 0.790 ; 1.223 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 0.667 ; 1.088 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 0.654 ; 1.075 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 0.655 ; 1.076 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 0.657 ; 1.078 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 0.659 ; 1.080 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.512 ; 1.897 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 3.011 ; 3.222 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.718 ; 1.023 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.632 ; 0.935 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.718 ; 1.023 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.698 ; 1.002 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.664 ; 0.948 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 2.694 ; 3.047 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 1.240 ; 1.862 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.378 ; -0.791 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.506 ; -0.932 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.488 ; -0.906 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.503 ; -0.931 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.482 ; -0.905 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.501 ; -0.922 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.502 ; -0.930 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.502 ; -0.929 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.480 ; -0.908 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.513 ; -0.938 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.391 ; -0.805 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.378 ; -0.791 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.380 ; -0.794 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.382 ; -0.796 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.383 ; -0.797 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.342 ; -0.756 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.472 ; -0.898 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.455 ; -0.873 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.465 ; -0.893 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.442 ; -0.865 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.463 ; -0.884 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.465 ; -0.892 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.467 ; -0.894 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.440 ; -0.868 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.472 ; -0.896 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.355 ; -0.769 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.342 ; -0.756 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.344 ; -0.757 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.344 ; -0.758 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.347 ; -0.761 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.577  ; 0.306  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -0.462 ; -0.707 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.187  ; -0.102 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.052  ; -0.255 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.103  ; -0.204 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.165  ; -0.138 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.187  ; -0.102 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.028 ; -0.320 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -1.031 ; -1.643 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.735 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.711 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.802 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.759 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.521 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.586 ; 7.116 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 4.684 ; 4.865 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.684 ; 4.865 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.324 ; 3.403 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.665 ; 3.789 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.631 ; 3.743 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.665 ; 3.789 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 4.567 ; 5.140 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.712 ; 3.890 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.567 ; 5.140 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.675 ; 3.830 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.606 ; 3.743 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.247 ; 4.045 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.504 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.477 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.523 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.287 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.333 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.399 ; 5.926 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.218 ; 3.294 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.561 ; 4.736 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.218 ; 3.294 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.512 ; 3.619 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.512 ; 3.619 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.545 ; 3.663 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.488 ; 3.621 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.588 ; 3.761 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.444 ; 5.012 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.553 ; 3.704 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.488 ; 3.621 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.105 ; 3.909 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 28
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 28.670 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -62.659   ; 0.132 ; 47.887   ; 0.571   ; 6.646               ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 5.997     ; 0.163 ; N/A      ; N/A     ; 6.646               ;
;  altera_reserved_tck                                 ; 39.579    ; 0.186 ; 47.887   ; 0.571   ; 49.483              ;
;  sys_clk                                             ; -62.659   ; 0.132 ; N/A      ; N/A     ; 9.371               ;
; Design-wide TNS                                      ; -5234.894 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                             ; -5234.894 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; 2.003 ; 1.981 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.000 ; 1.978 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.963 ; 1.939 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 1.995 ; 1.977 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.940 ; 1.930 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 1.990 ; 1.956 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.003 ; 1.981 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 1.995 ; 1.973 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.969 ; 1.949 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 1.999 ; 1.976 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.720 ; 1.711 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.706 ; 1.697 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.709 ; 1.701 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.709 ; 1.701 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.711 ; 1.704 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; 2.020 ; 1.998 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; 2.019 ; 1.997 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; 1.983 ; 1.959 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; 2.010 ; 1.992 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; 1.956 ; 1.946 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; 2.008 ; 1.974 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; 2.020 ; 1.998 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; 2.015 ; 1.993 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; 1.984 ; 1.964 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; 2.012 ; 1.989 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; 1.738 ; 1.730 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; 1.725 ; 1.717 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; 1.727 ; 1.719 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; 1.727 ; 1.719 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; 1.730 ; 1.722 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.045 ; 4.181 ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; 7.411 ; 7.669 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 1.744 ; 1.790 ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 1.524 ; 1.698 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 1.744 ; 1.790 ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 1.677 ; 1.705 ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 1.542 ; 1.685 ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; 6.152 ; 6.109 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; 2.718 ; 2.985 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_In[*]           ; sys_clk             ; -0.378 ; -0.782 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.506 ; -0.932 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.488 ; -0.906 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.503 ; -0.931 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.482 ; -0.905 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.501 ; -0.922 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.502 ; -0.930 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.502 ; -0.929 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.480 ; -0.908 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.513 ; -0.938 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.391 ; -0.797 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.378 ; -0.782 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.380 ; -0.786 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.382 ; -0.786 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.383 ; -0.789 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; Adc_In[*]           ; sys_clk             ; -0.342 ; -0.756 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[0]          ; sys_clk             ; -0.472 ; -0.898 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[1]          ; sys_clk             ; -0.455 ; -0.873 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[2]          ; sys_clk             ; -0.465 ; -0.893 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[3]          ; sys_clk             ; -0.442 ; -0.865 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[4]          ; sys_clk             ; -0.463 ; -0.884 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[5]          ; sys_clk             ; -0.465 ; -0.892 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[6]          ; sys_clk             ; -0.467 ; -0.894 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[7]          ; sys_clk             ; -0.440 ; -0.868 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[8]          ; sys_clk             ; -0.472 ; -0.896 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[9]          ; sys_clk             ; -0.355 ; -0.769 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[10]         ; sys_clk             ; -0.342 ; -0.756 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[11]         ; sys_clk             ; -0.344 ; -0.757 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[12]         ; sys_clk             ; -0.344 ; -0.758 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
;  Adc_In[13]         ; sys_clk             ; -0.347 ; -0.761 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.767  ; 0.603  ; Rise       ; altera_reserved_tck                                 ;
; altera_reserved_tms ; altera_reserved_tck ; -0.462 ; -0.707 ; Rise       ; altera_reserved_tck                                 ;
; key[*]              ; sys_clk             ; 0.510  ; 0.421  ; Rise       ; sys_clk                                             ;
;  key[0]             ; sys_clk             ; 0.127  ; -0.029 ; Rise       ; sys_clk                                             ;
;  key[1]             ; sys_clk             ; 0.282  ; 0.105  ; Rise       ; sys_clk                                             ;
;  key[2]             ; sys_clk             ; 0.436  ; 0.342  ; Rise       ; sys_clk                                             ;
;  key[3]             ; sys_clk             ; 0.510  ; 0.421  ; Rise       ; sys_clk                                             ;
; sys_rst_n           ; sys_clk             ; -0.028 ; -0.125 ; Rise       ; sys_clk                                             ;
; uart_rxd            ; sys_clk             ; -1.031 ; -1.643 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 3.439  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;        ; 3.478  ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;        ; 3.395  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 3.368  ;        ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 3.285  ;        ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;        ; 3.175  ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.638 ; 14.157 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 9.622  ; 9.544  ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 9.622  ; 9.544  ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 7.152  ; 7.040  ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 7.902  ; 7.768  ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 7.861  ; 7.711  ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 7.902  ; 7.768  ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 9.363  ; 9.934  ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 7.964  ; 7.934  ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 9.363  ; 9.934  ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 7.911  ; 7.857  ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 7.790  ; 7.701  ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 8.662  ; 8.844  ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+
; Adc_Clk_A           ; sys_clk             ; 1.504 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ;       ; 1.477 ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_A           ; sys_clk             ;       ; 1.569 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; Adc_Clk_B           ; sys_clk             ; 1.523 ;       ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[1] ;
; clk_test            ; sys_clk             ; 1.287 ;       ; Rise       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; clk_test            ; sys_clk             ;       ; 1.333 ; Fall       ; PLL_CLK|altpll_component|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.399 ; 5.926 ; Fall       ; altera_reserved_tck                                 ;
; IGBT[*]             ; sys_clk             ; 3.218 ; 3.294 ; Rise       ; sys_clk                                             ;
;  IGBT[0]            ; sys_clk             ; 4.561 ; 4.736 ; Rise       ; sys_clk                                             ;
;  IGBT[1]            ; sys_clk             ; 3.218 ; 3.294 ; Rise       ; sys_clk                                             ;
; SCR[*]              ; sys_clk             ; 3.512 ; 3.619 ; Rise       ; sys_clk                                             ;
;  SCR[0]             ; sys_clk             ; 3.512 ; 3.619 ; Rise       ; sys_clk                                             ;
;  SCR[1]             ; sys_clk             ; 3.545 ; 3.663 ; Rise       ; sys_clk                                             ;
; led[*]              ; sys_clk             ; 3.488 ; 3.621 ; Rise       ; sys_clk                                             ;
;  led[0]             ; sys_clk             ; 3.588 ; 3.761 ; Rise       ; sys_clk                                             ;
;  led[1]             ; sys_clk             ; 4.444 ; 5.012 ; Rise       ; sys_clk                                             ;
;  led[2]             ; sys_clk             ; 3.553 ; 3.704 ; Rise       ; sys_clk                                             ;
;  led[3]             ; sys_clk             ; 3.488 ; 3.621 ; Rise       ; sys_clk                                             ;
; uart_txd            ; sys_clk             ; 4.105 ; 3.909 ; Rise       ; sys_clk                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_txd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IGBT[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCR[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCR[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_A           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Adc_Clk_B           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_test            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda_pcf8591         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; fault_IGBT_driver1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fault_IGBT_driver2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fault_IGBT_driver3      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; error_IGBT_driver3      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Otr_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Otr_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iic_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda_pcf8591             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Adc_In[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.33 V              ; -0.00153 V          ; 0.162 V                              ; 0.037 V                              ; 2.87e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.33 V             ; -0.00153 V         ; 0.162 V                             ; 0.037 V                             ; 2.87e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.62e-09 V                   ; 2.37 V              ; -0.0218 V           ; 0.088 V                              ; 0.057 V                              ; 4.06e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 2.32 V                      ; 3.62e-09 V                  ; 2.37 V             ; -0.0218 V          ; 0.088 V                             ; 0.057 V                             ; 4.06e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.33 V              ; -0.000496 V         ; 0.1 V                                ; 0.03 V                               ; 3.49e-09 s                  ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.33 V             ; -0.000496 V        ; 0.1 V                               ; 0.03 V                              ; 3.49e-09 s                 ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0153 V           ; 0.115 V                              ; 0.05 V                               ; 4.63e-10 s                  ; 5.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0153 V          ; 0.115 V                             ; 0.05 V                              ; 4.63e-10 s                 ; 5.95e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_txd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.64 V              ; -0.00715 V          ; 0.215 V                              ; 0.119 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.64 V             ; -0.00715 V         ; 0.215 V                             ; 0.119 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg_sel[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; IGBT[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IGBT[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IGBT[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_IGBT_driver2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; reset_IGBT_driver3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SCR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Adc_Clk_A           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Adc_Clk_B           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_test            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda_pcf8591         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 11106        ; 0        ; 70       ; 0        ;
; sys_clk                                             ; altera_reserved_tck                                 ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 1838         ; 14       ; 0        ; 0        ;
; altera_reserved_tck                                 ; sys_clk                                             ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                             ; 476          ; 0        ; 0        ; 0        ;
; sys_clk                                             ; sys_clk                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 11106        ; 0        ; 70       ; 0        ;
; sys_clk                                             ; altera_reserved_tck                                 ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; 1838         ; 14       ; 0        ; 0        ;
; altera_reserved_tck                                 ; sys_clk                                             ; false path   ; 0        ; 0        ; 0        ;
; PLL_CLK|altpll_component|auto_generated|pll1|clk[0] ; sys_clk                                             ; 476          ; 0        ; 0        ; 0        ;
; sys_clk                                             ; sys_clk                                             ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1012       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1012       ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 1377  ; 1377 ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 33    ; 33   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri May 10 10:21:02 2024
Info: Command: quartus_sta dev_board -c dev_board
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_pte1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'dev_board.sdc'
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[1] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -62.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -62.659           -5234.894 sys_clk 
    Info (332119):     5.997               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    39.579               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.397               0.000 sys_clk 
    Info (332119):     0.449               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.887               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.342               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.649               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.658               0.000 sys_clk 
    Info (332119):    49.589               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 25.865 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[1] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -55.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -55.479           -4600.939 sys_clk 
    Info (332119):     6.106               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    40.168               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 sys_clk 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 48.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.159               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.234               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.646               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.657               0.000 sys_clk 
    Info (332119):    49.484               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 26.218 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: uart_IGBT:u_uart_IGBT|rxdata_buff_3[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[1] is being clocked by uart_IGBT:u_uart_IGBT|rxdata_buff_3[0]
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri:u_i2c_dri|cnt[0] is being clocked by i2c_dri:u_i2c_dri|dri_clk
Warning (332060): Node: i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[0] is being clocked by i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk
Warning (332060): Node: seg_led_pcf8591:u_seg_led_pcf8591|dri_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register seg_led_pcf8591:u_seg_led_pcf8591|cnt0[0] is being clocked by seg_led_pcf8591:u_seg_led_pcf8591|dri_clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Fall) to PLL_CLK|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.788           -1069.201 sys_clk 
    Info (332119):     6.480               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    45.514               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 sys_clk 
    Info (332119):     0.163               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.252               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 6.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.656               0.000 PLL_CLK|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.371               0.000 sys_clk 
    Info (332119):    49.483               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 28 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 28
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 28.670 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 5051 megabytes
    Info: Processing ended: Fri May 10 10:21:05 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


