===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.7475 seconds

  ----Wall Time----  ----Name----
    3.9529 ( 12.1%)  FIR Parser
   15.4345 ( 47.1%)  'firrtl.circuit' Pipeline
    1.4394 (  4.4%)    'firrtl.module' Pipeline
    1.2923 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1471 (  0.4%)      LowerCHIRRTL
    0.1027 (  0.3%)    InferWidths
    0.7255 (  2.2%)    InferResets
    0.0218 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0435 (  0.1%)    PrefixModules
    0.0217 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7137 (  2.2%)    LowerFIRRTLTypes
    6.5304 ( 19.9%)    'firrtl.module' Pipeline
    0.8744 (  2.7%)      ExpandWhens
    5.6560 ( 17.3%)      Canonicalizer
    0.4250 (  1.3%)    Inliner
    1.1699 (  3.6%)    IMConstProp
    0.0358 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.2841 ( 13.1%)    'firrtl.module' Pipeline
    4.2841 ( 13.1%)      Canonicalizer
    2.5534 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.4520 ( 22.8%)  'hw.module' Pipeline
    0.0896 (  0.3%)    HWCleanup
    1.1161 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.1647 ( 18.8%)    Canonicalizer
    0.0816 (  0.2%)    HWLegalizeModules
    0.4057 (  1.2%)  HWLegalizeNames
    0.9251 (  2.8%)  'hw.module' Pipeline
    0.9250 (  2.8%)    PrettifyVerilog
    2.0219 (  6.2%)  ExportVerilog emission
    0.0019 (  0.0%)  Rest
   32.7475 (100.0%)  Total

{
  totalTime: 32.776,
  maxMemory: 599015424
}
