// Seed: 3320449917
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    output supply0 id_3
);
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5
);
  reg id_7;
  xor primCall (id_2, id_3, id_8, id_7, id_4);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2
  );
  always @(id_7 or posedge id_1 & 1) begin : LABEL_0
    #1 begin : LABEL_0
      id_7 <= (1'h0);
    end
  end
  wire id_9;
endmodule
