

================================================================
== Vitis HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Sep  7 08:24:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    34035|    34035|  0.340 ms|  0.340 ms|  34035|  34035|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142        |Linear_layer_qkv_Pipeline_l_bias_i1_l_j1        |     4611|     4611|  46.110 us|  46.110 us|   4611|   4611|       no|
        |grp_gemm_systolic_array_qkv_fu_172                         |gemm_systolic_array_qkv                         |    24796|    24796|   0.248 ms|   0.248 ms|  24796|  24796|       no|
        |grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236  |Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3  |     4623|     4623|  46.230 us|  46.230 us|   4623|   4623|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%acc_outp_V = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 7 'alloca' 'acc_outp_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%acc_outp_V_1 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 8 'alloca' 'acc_outp_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%acc_outp_V_2 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 9 'alloca' 'acc_outp_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%acc_outp_V_3 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 10 'alloca' 'acc_outp_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%acc_outp_V_4 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 11 'alloca' 'acc_outp_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%acc_outp_V_5 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 12 'alloca' 'acc_outp_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%acc_outp_V_6 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 13 'alloca' 'acc_outp_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%acc_outp_V_7 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 14 'alloca' 'acc_outp_V_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%acc_outp_V_8 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 15 'alloca' 'acc_outp_V_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%acc_outp_V_9 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 16 'alloca' 'acc_outp_V_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%acc_outp_V_10 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 17 'alloca' 'acc_outp_V_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%acc_outp_V_11 = alloca i64 1" [bert_layer.cpp:48]   --->   Operation 18 'alloca' 'acc_outp_V_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, i12 %v325, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln60 = call void @gemm_systolic_array_qkv, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i8 %v324_0, i8 %v324_1, i8 %v324_2, i8 %v324_3, i8 %v324_4, i8 %v324_5, i8 %v324_6, i8 %v324_7, i8 %v324_8, i8 %v324_9, i8 %v324_10, i8 %v324_11, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11" [bert_layer.cpp:60]   --->   Operation 21 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln60 = call void @gemm_systolic_array_qkv, i8 %v9_0, i8 %v9_1, i8 %v9_2, i8 %v9_3, i8 %v9_4, i8 %v9_5, i8 %v9_6, i8 %v9_7, i8 %v9_8, i8 %v9_9, i8 %v9_10, i8 %v9_11, i8 %v324_0, i8 %v324_1, i8 %v324_2, i8 %v324_3, i8 %v324_4, i8 %v324_5, i8 %v324_6, i8 %v324_7, i8 %v324_8, i8 %v324_9, i8 %v324_10, i8 %v324_11, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11" [bert_layer.cpp:60]   --->   Operation 22 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i8 %v13_11, i8 %v13_10, i8 %v13_9, i8 %v13_8, i8 %v13_7, i8 %v13_6, i8 %v13_5, i8 %v13_4, i8 %v13_3, i8 %v13_2, i8 %v13_1, i8 %v13_0, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_11, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_10, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_9, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_8, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_7, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_6, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_5, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_4, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_3, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_2, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_1, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %v324_0, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, i32 %v341, i8 %v13_11, i8 %v13_10, i8 %v13_9, i8 %v13_8, i8 %v13_7, i8 %v13_6, i8 %v13_5, i8 %v13_4, i8 %v13_3, i8 %v13_2, i8 %v13_1, i8 %v13_0, i48 %acc_outp_V, i48 %acc_outp_V_1, i48 %acc_outp_V_2, i48 %acc_outp_V_3, i48 %acc_outp_V_4, i48 %acc_outp_V_5, i48 %acc_outp_V_6, i48 %acc_outp_V_7, i48 %acc_outp_V_8, i48 %acc_outp_V_9, i48 %acc_outp_V_10, i48 %acc_outp_V_11"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [bert_layer.cpp:76]   --->   Operation 39 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v9_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v324_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v325]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v341]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v13_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ v13_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_outp_V        (alloca       ) [ 0011111]
acc_outp_V_1      (alloca       ) [ 0011111]
acc_outp_V_2      (alloca       ) [ 0011111]
acc_outp_V_3      (alloca       ) [ 0011111]
acc_outp_V_4      (alloca       ) [ 0011111]
acc_outp_V_5      (alloca       ) [ 0011111]
acc_outp_V_6      (alloca       ) [ 0011111]
acc_outp_V_7      (alloca       ) [ 0011111]
acc_outp_V_8      (alloca       ) [ 0011111]
acc_outp_V_9      (alloca       ) [ 0011111]
acc_outp_V_10     (alloca       ) [ 0011111]
acc_outp_V_11     (alloca       ) [ 0011111]
call_ln0          (call         ) [ 0000000]
call_ln60         (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
call_ln0          (call         ) [ 0000000]
ret_ln76          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v9_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v9_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v9_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v9_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v9_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v9_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v9_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v9_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v9_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v9_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v9_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v9_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v324_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v324_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v324_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v324_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v324_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v324_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v324_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v324_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v324_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v324_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v324_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v324_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v324_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v325">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v325"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="v341">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v341"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="v13_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v13_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="v13_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v13_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="v13_4">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_4"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v13_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="v13_6">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_6"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v13_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_7"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="v13_8">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_8"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v13_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_9"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="v13_10">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_10"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v13_11">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v13_11"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_bias_i1_l_j1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm_systolic_array_qkv"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="acc_outp_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="acc_outp_V_1_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="acc_outp_V_2_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_outp_V_3_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="acc_outp_V_4_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="acc_outp_V_5_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="acc_outp_V_6_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="acc_outp_V_7_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="acc_outp_V_8_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="acc_outp_V_9_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_9/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="acc_outp_V_10_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_10/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="acc_outp_V_11_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_outp_V_11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="0" index="2" bw="48" slack="0"/>
<pin id="146" dir="0" index="3" bw="48" slack="0"/>
<pin id="147" dir="0" index="4" bw="48" slack="0"/>
<pin id="148" dir="0" index="5" bw="48" slack="0"/>
<pin id="149" dir="0" index="6" bw="48" slack="0"/>
<pin id="150" dir="0" index="7" bw="48" slack="0"/>
<pin id="151" dir="0" index="8" bw="48" slack="0"/>
<pin id="152" dir="0" index="9" bw="48" slack="0"/>
<pin id="153" dir="0" index="10" bw="48" slack="0"/>
<pin id="154" dir="0" index="11" bw="48" slack="0"/>
<pin id="155" dir="0" index="12" bw="48" slack="0"/>
<pin id="156" dir="0" index="13" bw="48" slack="0"/>
<pin id="157" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_gemm_systolic_array_qkv_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="0" index="4" bw="8" slack="0"/>
<pin id="178" dir="0" index="5" bw="8" slack="0"/>
<pin id="179" dir="0" index="6" bw="8" slack="0"/>
<pin id="180" dir="0" index="7" bw="8" slack="0"/>
<pin id="181" dir="0" index="8" bw="8" slack="0"/>
<pin id="182" dir="0" index="9" bw="8" slack="0"/>
<pin id="183" dir="0" index="10" bw="8" slack="0"/>
<pin id="184" dir="0" index="11" bw="8" slack="0"/>
<pin id="185" dir="0" index="12" bw="8" slack="0"/>
<pin id="186" dir="0" index="13" bw="8" slack="0"/>
<pin id="187" dir="0" index="14" bw="8" slack="0"/>
<pin id="188" dir="0" index="15" bw="8" slack="0"/>
<pin id="189" dir="0" index="16" bw="8" slack="0"/>
<pin id="190" dir="0" index="17" bw="8" slack="0"/>
<pin id="191" dir="0" index="18" bw="8" slack="0"/>
<pin id="192" dir="0" index="19" bw="8" slack="0"/>
<pin id="193" dir="0" index="20" bw="8" slack="0"/>
<pin id="194" dir="0" index="21" bw="8" slack="0"/>
<pin id="195" dir="0" index="22" bw="8" slack="0"/>
<pin id="196" dir="0" index="23" bw="8" slack="0"/>
<pin id="197" dir="0" index="24" bw="8" slack="0"/>
<pin id="198" dir="0" index="25" bw="48" slack="2147483647"/>
<pin id="199" dir="0" index="26" bw="48" slack="2147483647"/>
<pin id="200" dir="0" index="27" bw="48" slack="2147483647"/>
<pin id="201" dir="0" index="28" bw="48" slack="2147483647"/>
<pin id="202" dir="0" index="29" bw="48" slack="2147483647"/>
<pin id="203" dir="0" index="30" bw="48" slack="2147483647"/>
<pin id="204" dir="0" index="31" bw="48" slack="2147483647"/>
<pin id="205" dir="0" index="32" bw="48" slack="2147483647"/>
<pin id="206" dir="0" index="33" bw="48" slack="2147483647"/>
<pin id="207" dir="0" index="34" bw="48" slack="2147483647"/>
<pin id="208" dir="0" index="35" bw="48" slack="2147483647"/>
<pin id="209" dir="0" index="36" bw="48" slack="2147483647"/>
<pin id="210" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="0" index="4" bw="8" slack="0"/>
<pin id="242" dir="0" index="5" bw="8" slack="0"/>
<pin id="243" dir="0" index="6" bw="8" slack="0"/>
<pin id="244" dir="0" index="7" bw="8" slack="0"/>
<pin id="245" dir="0" index="8" bw="8" slack="0"/>
<pin id="246" dir="0" index="9" bw="8" slack="0"/>
<pin id="247" dir="0" index="10" bw="8" slack="0"/>
<pin id="248" dir="0" index="11" bw="8" slack="0"/>
<pin id="249" dir="0" index="12" bw="8" slack="0"/>
<pin id="250" dir="0" index="13" bw="8" slack="0"/>
<pin id="251" dir="0" index="14" bw="48" slack="2147483647"/>
<pin id="252" dir="0" index="15" bw="48" slack="2147483647"/>
<pin id="253" dir="0" index="16" bw="48" slack="2147483647"/>
<pin id="254" dir="0" index="17" bw="48" slack="2147483647"/>
<pin id="255" dir="0" index="18" bw="48" slack="2147483647"/>
<pin id="256" dir="0" index="19" bw="48" slack="2147483647"/>
<pin id="257" dir="0" index="20" bw="48" slack="2147483647"/>
<pin id="258" dir="0" index="21" bw="48" slack="2147483647"/>
<pin id="259" dir="0" index="22" bw="48" slack="2147483647"/>
<pin id="260" dir="0" index="23" bw="48" slack="2147483647"/>
<pin id="261" dir="0" index="24" bw="48" slack="2147483647"/>
<pin id="262" dir="0" index="25" bw="48" slack="2147483647"/>
<pin id="263" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="76" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="76" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="160"><net_src comp="94" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="161"><net_src comp="98" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="162"><net_src comp="102" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="163"><net_src comp="106" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="164"><net_src comp="110" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="165"><net_src comp="114" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="166"><net_src comp="118" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="167"><net_src comp="122" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="168"><net_src comp="126" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="169"><net_src comp="130" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="170"><net_src comp="134" pin="1"/><net_sink comp="142" pin=12"/></net>

<net id="171"><net_src comp="138" pin="1"/><net_sink comp="142" pin=13"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="172" pin=8"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="172" pin=9"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="172" pin=10"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="172" pin=11"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="172" pin=12"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="172" pin=13"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="172" pin=14"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="172" pin=15"/></net>

<net id="227"><net_src comp="30" pin="0"/><net_sink comp="172" pin=16"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="172" pin=17"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="172" pin=18"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="172" pin=19"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="172" pin=20"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="172" pin=21"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="172" pin=22"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="172" pin=23"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="172" pin=24"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="268"><net_src comp="70" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="269"><net_src comp="68" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="236" pin=7"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="236" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v13_0 | {5 6 }
	Port: v13_1 | {5 6 }
	Port: v13_2 | {5 6 }
	Port: v13_3 | {5 6 }
	Port: v13_4 | {5 6 }
	Port: v13_5 | {5 6 }
	Port: v13_6 | {5 6 }
	Port: v13_7 | {5 6 }
	Port: v13_8 | {5 6 }
	Port: v13_9 | {5 6 }
	Port: v13_10 | {5 6 }
	Port: v13_11 | {5 6 }
 - Input state : 
	Port: Linear_layer_qkv : v9_0 | {3 4 }
	Port: Linear_layer_qkv : v9_1 | {3 4 }
	Port: Linear_layer_qkv : v9_2 | {3 4 }
	Port: Linear_layer_qkv : v9_3 | {3 4 }
	Port: Linear_layer_qkv : v9_4 | {3 4 }
	Port: Linear_layer_qkv : v9_5 | {3 4 }
	Port: Linear_layer_qkv : v9_6 | {3 4 }
	Port: Linear_layer_qkv : v9_7 | {3 4 }
	Port: Linear_layer_qkv : v9_8 | {3 4 }
	Port: Linear_layer_qkv : v9_9 | {3 4 }
	Port: Linear_layer_qkv : v9_10 | {3 4 }
	Port: Linear_layer_qkv : v9_11 | {3 4 }
	Port: Linear_layer_qkv : v324_0 | {3 4 }
	Port: Linear_layer_qkv : v324_1 | {3 4 }
	Port: Linear_layer_qkv : v324_2 | {3 4 }
	Port: Linear_layer_qkv : v324_3 | {3 4 }
	Port: Linear_layer_qkv : v324_4 | {3 4 }
	Port: Linear_layer_qkv : v324_5 | {3 4 }
	Port: Linear_layer_qkv : v324_6 | {3 4 }
	Port: Linear_layer_qkv : v324_7 | {3 4 }
	Port: Linear_layer_qkv : v324_8 | {3 4 }
	Port: Linear_layer_qkv : v324_9 | {3 4 }
	Port: Linear_layer_qkv : v324_10 | {3 4 }
	Port: Linear_layer_qkv : v324_11 | {3 4 }
	Port: Linear_layer_qkv : v325 | {1 2 }
	Port: Linear_layer_qkv : v341 | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_142    |    0    |  1.588  |   117   |   129   |
|   call   |             grp_gemm_systolic_array_qkv_fu_172            |   144   | 538.332 |  34848  |  16625  |
|          | grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_236 |    6    |  26.996 |   827   |   1477  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |   150   | 566.916 |  35792  |  18231  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  acc_outp_V |    3   |    0   |    0   |    0   |
| acc_outp_V_1|    3   |    0   |    0   |    0   |
|acc_outp_V_10|    3   |    0   |    0   |    0   |
|acc_outp_V_11|    3   |    0   |    0   |    0   |
| acc_outp_V_2|    3   |    0   |    0   |    0   |
| acc_outp_V_3|    3   |    0   |    0   |    0   |
| acc_outp_V_4|    3   |    0   |    0   |    0   |
| acc_outp_V_5|    3   |    0   |    0   |    0   |
| acc_outp_V_6|    3   |    0   |    0   |    0   |
| acc_outp_V_7|    3   |    0   |    0   |    0   |
| acc_outp_V_8|    3   |    0   |    0   |    0   |
| acc_outp_V_9|    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   36   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   150  |   566  |  35792 |  18231 |    -   |
|   Memory  |   36   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   36   |   150  |   566  |  35792 |  18231 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
