Timing Analyzer report for ADS131A0X
Fri Feb 07 16:59:07 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 100C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 100C Model Setup Summary
  8. Slow 1200mV 100C Model Hold Summary
  9. Slow 1200mV 100C Model Recovery Summary
 10. Slow 1200mV 100C Model Removal Summary
 11. Slow 1200mV 100C Model Minimum Pulse Width Summary
 12. Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 13. Slow 1200mV 100C Model Setup: 'system_clock'
 14. Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 15. Slow 1200mV 100C Model Hold: 'system_clock'
 16. Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 17. Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 18. Slow 1200mV 100C Model Metastability Summary
 19. Slow 1200mV -40C Model Fmax Summary
 20. Slow 1200mV -40C Model Setup Summary
 21. Slow 1200mV -40C Model Hold Summary
 22. Slow 1200mV -40C Model Recovery Summary
 23. Slow 1200mV -40C Model Removal Summary
 24. Slow 1200mV -40C Model Minimum Pulse Width Summary
 25. Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 26. Slow 1200mV -40C Model Setup: 'system_clock'
 27. Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 28. Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 29. Slow 1200mV -40C Model Hold: 'system_clock'
 30. Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 31. Slow 1200mV -40C Model Metastability Summary
 32. Fast 1200mV -40C Model Setup Summary
 33. Fast 1200mV -40C Model Hold Summary
 34. Fast 1200mV -40C Model Recovery Summary
 35. Fast 1200mV -40C Model Removal Summary
 36. Fast 1200mV -40C Model Minimum Pulse Width Summary
 37. Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 38. Fast 1200mV -40C Model Setup: 'system_clock'
 39. Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 40. Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'
 41. Fast 1200mV -40C Model Hold: 'system_clock'
 42. Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'
 43. Fast 1200mV -40C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv n40c Model)
 48. Signal Integrity Metrics (Slow 1200mv 100c Model)
 49. Signal Integrity Metrics (Fast 1200mv n40c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; ADS131A0X                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256I7G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                             ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state } ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SPI_Master:SPI_Master_uut|current_state.IDLE }                                    ;
; system_clock                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { system_clock }                                                                    ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Fmax Summary                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; 207.08 MHz ; 207.08 MHz      ; system_clock                                                                    ;      ;
; 226.35 MHz ; 226.35 MHz      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ;      ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; -3.938 ; -3.938        ;
; system_clock                                                                    ; -3.829 ; -259.552      ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.418 ; -107.772      ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; system_clock                                                                    ; 0.417 ; 0.000         ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.418 ; 0.000         ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 3.642 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.210 ; -55.250       ;
; system_clock                                                                    ; -1.481 ; -131.266      ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 0.418  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -3.938 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; 0.500        ; -2.725     ; 0.700      ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.829 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.756      ;
; -3.706 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.633      ;
; -3.643 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.570      ;
; -3.588 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.515      ;
; -3.578 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.505      ;
; -3.553 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.480      ;
; -3.543 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.470      ;
; -3.488 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.415      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.486 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.414      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.476 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.409      ;
; -3.472 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.399      ;
; -3.468 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.395      ;
; -3.467 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.394      ;
; -3.464 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.391      ;
; -3.454 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.381      ;
; -3.441 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.368      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.399 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.327      ;
; -3.397 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.071     ; 4.324      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.389 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.322      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.384 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.075     ; 4.307      ;
; -3.378 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.306      ;
; -3.378 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.306      ;
; -3.378 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.306      ;
; -3.378 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.306      ;
; -3.378 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.070     ; 4.306      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                   ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -3.418 ; SPI_Master:SPI_Master_uut|adc_init_completed ; SPI_Master:SPI_Master_uut|current_state.IDLE ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.073     ; 4.343      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.086 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 4.013      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.072 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.999      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.060 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.987      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.058 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.985      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.046 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.973      ;
; -3.031 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|SPI_RESET          ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.073     ; 3.956      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.030 ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.957      ;
; -3.018 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.945      ;
; -3.018 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.071     ; 3.945      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'system_clock'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                 ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+
; 0.417 ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; system_clock                                 ; system_clock ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.674      ;
; 0.670 ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.926      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.674 ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.930      ;
; 0.675 ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.931      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.933      ;
; 0.698 ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.954      ;
; 0.698 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.070      ; 0.954      ;
; 0.858 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.452      ; 2.016      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
; 0.940 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.453      ; 2.099      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.418 ; SPI_Master:SPI_Master_uut|adc_init_completed              ; SPI_Master:SPI_Master_uut|adc_init_completed              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_RESET                       ; SPI_Master:SPI_Master_uut|SPI_RESET                       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.674      ;
; 0.441 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.047      ; 0.674      ;
; 0.670 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.927      ;
; 0.670 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.926      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.930      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.930      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.929      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.930      ;
; 0.673 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.929      ;
; 0.674 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.931      ;
; 0.675 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.933      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.933      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.933      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.933      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.932      ;
; 0.676 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 0.933      ;
; 0.692 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.948      ;
; 0.697 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.953      ;
; 0.697 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.953      ;
; 0.698 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 0.954      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.793 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 2.123      ; 3.102      ;
; 0.809 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_begin ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.065      ;
; 0.819 ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_begin ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 3.687      ; 4.934      ;
; 0.989 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.246      ;
; 0.989 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.245      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.247      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.247      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.247      ;
; 0.990 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.247      ;
; 0.991 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.247      ;
; 0.992 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.248      ;
; 0.992 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.248      ;
; 0.992 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.249      ;
; 0.992 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.249      ;
; 0.994 ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.655      ; 3.077      ;
; 1.003 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.259      ;
; 1.003 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.260      ;
; 1.005 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.261      ;
; 1.005 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.262      ;
; 1.006 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.262      ;
; 1.006 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.264      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.007 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.263      ;
; 1.009 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.266      ;
; 1.009 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.265      ;
; 1.010 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.266      ;
; 1.010 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.267      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.267      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.268      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.268      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.267      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.267      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.268      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.071      ; 1.268      ;
; 1.011 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.267      ;
; 1.028 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.284      ;
; 1.028 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.284      ;
; 1.032 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.288      ;
; 1.032 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.070      ; 1.288      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 100C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 3.642 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; -0.500       ; -2.518     ; 0.634      ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 100C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                              ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
; 232.45 MHz ; 232.45 MHz      ; system_clock                                                                    ;                                                   ;
; 255.69 MHz ; 237.53 MHz      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; -3.390 ; -3.390        ;
; system_clock                                                                    ; -3.302 ; -211.511      ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -2.911 ; -92.387       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.344 ; 0.000         ;
; system_clock                                                                    ; 0.344 ; 0.000         ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 3.277 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.210 ; -55.250       ;
; system_clock                                                                    ; -1.481 ; -131.266      ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 0.439  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -3.390 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; 0.500        ; -2.395     ; 0.607      ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -3.302 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 4.240      ;
; -3.206 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 4.141      ;
; -3.133 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 4.071      ;
; -3.089 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 4.027      ;
; -3.077 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 4.015      ;
; -3.052 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.990      ;
; -3.044 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.982      ;
; -3.016 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.951      ;
; -2.994 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.932      ;
; -2.994 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.932      ;
; -2.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.929      ;
; -2.991 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.929      ;
; -2.981 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.916      ;
; -2.968 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.903      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.944 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.882      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.943 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.885      ;
; -2.930 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.865      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.919 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.857      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.918 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.860      ;
; -2.902 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.840      ;
; -2.902 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.837      ;
; -2.885 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.820      ;
; -2.882 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.065     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.879 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.062     ; 3.817      ;
; -2.878 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.058     ; 3.820      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                   ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -2.911 ; SPI_Master:SPI_Master_uut|adc_init_completed ; SPI_Master:SPI_Master_uut|current_state.IDLE ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.063     ; 3.848      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.664 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.602      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.642 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.578      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.636 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.574      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.626 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.564      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.623 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.062     ; 3.561      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[27]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[16]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[25]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[28]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[18]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[30]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[29]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[20]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[19]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.609 ; SPI_Master:SPI_Master_uut|counter[1]         ; SPI_Master:SPI_Master_uut|counter[21]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.545      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[26]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.542      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[31]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.542      ;
; -2.606 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.064     ; 3.542      ;
+--------+----------------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.344 ; SPI_Master:SPI_Master_uut|adc_init_completed              ; SPI_Master:SPI_Master_uut|adc_init_completed            ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; SPI_Master:SPI_Master_uut|SPI_RESET                       ; SPI_Master:SPI_Master_uut|SPI_RESET                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.574      ;
; 0.365 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|current_state.SETUP           ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.041      ; 0.574      ;
; 0.590 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[15]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.820      ;
; 0.591 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[3]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[5]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.821      ;
; 0.592 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[19]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[21]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[11]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[29]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|counter[31]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[27]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[1]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.824      ;
; 0.595 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[22]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[17]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[6]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.825      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[7]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[9]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[25]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[16]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[2]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.826      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[10]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[23]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[18]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[4]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[20]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[28]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[8]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[26]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[30]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[24]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.829      ;
; 0.609 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[13]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.839      ;
; 0.614 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[0]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.844      ;
; 0.615 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[14]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.845      ;
; 0.616 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[12]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.846      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[7]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[8]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[2]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[5]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[13]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[15]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[10]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[9]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[4]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[14]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[6]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[0]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[1]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[3]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[11]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.693 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[12]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.820      ; 2.681      ;
; 0.729 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_begin ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 0.959      ;
; 0.868 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[23]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[6]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[7]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[4]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[22]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[16]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.060      ; 1.097      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[12]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[30]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[20]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.099      ;
; 0.870 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[28]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.100      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[17]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[1]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[2]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.872 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[3]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.102      ;
; 0.873 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[18]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.103      ;
; 0.873 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[11]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.103      ;
; 0.873 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[19]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.103      ;
; 0.873 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[5]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.103      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[8]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[10]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[9]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[31]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[26]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[27]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[29]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.874 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[21]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.104      ;
; 0.875 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[24]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.105      ;
; 0.875 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[25]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.105      ;
; 0.882 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[8]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.112      ;
; 0.882 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[24]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.112      ;
; 0.886 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[4]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.116      ;
; 0.886 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[2]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.116      ;
; 0.886 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[18]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.116      ;
; 0.886 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[14]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.116      ;
; 0.887 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[20]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.117      ;
; 0.887 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[12]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.117      ;
; 0.887 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[6]                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.117      ;
; 0.888 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[22]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.118      ;
; 0.888 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[30]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.118      ;
; 0.888 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[28]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.118      ;
; 0.888 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[10]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.118      ;
; 0.889 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[26]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.119      ;
; 0.891 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[15]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.121      ;
; 0.892 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[13]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.122      ;
; 0.906 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[14]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.062      ; 1.136      ;
; 0.907 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[16]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.060      ; 1.135      ;
; 0.921 ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.SETUP           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.497      ; 2.804      ;
; 0.925 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[27]                   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.818      ; 2.911      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'system_clock'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                 ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+
; 0.344 ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.574      ;
; 0.344 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.574      ;
; 0.589 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.820      ;
; 0.590 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.820      ;
; 0.590 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.821      ;
; 0.590 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.821      ;
; 0.591 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.820      ;
; 0.591 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.822      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.821      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.821      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.821      ;
; 0.592 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.823      ;
; 0.592 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.823      ;
; 0.592 ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.592 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.822      ;
; 0.593 ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.822      ;
; 0.593 ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.824      ;
; 0.593 ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.824      ;
; 0.593 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.593 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.823      ;
; 0.594 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.825      ;
; 0.595 ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.825      ;
; 0.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.824      ;
; 0.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.595 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.825      ;
; 0.596 ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.826      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.596 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.826      ;
; 0.597 ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.826      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.827      ;
; 0.597 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.828      ;
; 0.597 ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.826      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.827      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.598 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.828      ;
; 0.599 ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.828      ;
; 0.599 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.829      ;
; 0.599 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 0.829      ;
; 0.613 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 0.844      ;
; 0.615 ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 0.844      ;
; 0.790 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; SPI_Master:SPI_Master_uut|current_state.IDLE ; system_clock ; -0.500       ; 1.233      ; 1.711      ;
; 0.864 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                 ; system_clock ; 0.000        ; 0.065      ; 1.097      ;
; 0.867 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 1.099      ;
; 0.868 ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.868 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 1.098      ;
; 0.869 ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 1.098      ;
; 0.869 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.062      ; 1.099      ;
; 0.869 ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 1.098      ;
; 0.869 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                 ; system_clock ; 0.000        ; 0.063      ; 1.100      ;
; 0.869 ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock                                 ; system_clock ; 0.000        ; 0.061      ; 1.098      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 3.277 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; -0.500       ; -2.214     ; 0.573      ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                                     ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; -1.629 ; -1.629        ;
; system_clock                                                                    ; -1.245 ; -65.890       ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -1.145 ; -28.906       ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                                     ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.179 ; 0.000         ;
; system_clock                                                                    ; 0.179 ; 0.000         ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 2.018 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.000 ; -44.000       ;
; system_clock                                                                    ; -1.283 ; -102.283      ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 0.458  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.629 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; 0.500        ; -1.349     ; 0.317      ;
+--------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'system_clock'                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -1.245 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.198      ;
; -1.208 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.159      ;
; -1.168 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.121      ;
; -1.144 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.097      ;
; -1.136 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.089      ;
; -1.126 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.079      ;
; -1.125 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[0]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.078      ;
; -1.124 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.077      ;
; -1.117 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.068      ;
; -1.099 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.050      ;
; -1.095 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.046      ;
; -1.087 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.040      ;
; -1.083 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.036      ;
; -1.083 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.036      ;
; -1.082 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.033      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.058 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 2.012      ;
; -1.054 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 2.007      ;
; -1.052 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 2.003      ;
; -1.036 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.987      ;
; -1.034 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.985      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.034     ; 1.986      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.032 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.988      ;
; -1.029 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[2]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; system_clock ; 1.000        ; -0.035     ; 1.982      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.012 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock ; system_clock ; 1.000        ; -0.037     ; 1.963      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
; -1.006 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock ; system_clock ; 1.000        ; -0.032     ; 1.962      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                    ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -1.145 ; SPI_Master:SPI_Master_uut|adc_init_completed ; SPI_Master:SPI_Master_uut|current_state.IDLE  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.040     ; 2.093      ;
; -0.867 ; SPI_Master:SPI_Master_uut|adc_init_completed ; SPI_Master:SPI_Master_uut|current_state.SETUP ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -1.079     ; 0.776      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.861 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.812      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.859 ; SPI_Master:SPI_Master_uut|counter[22]        ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.811      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|adc_init_completed  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.039     ; 1.801      ;
; -0.852 ; SPI_Master:SPI_Master_uut|counter[0]         ; SPI_Master:SPI_Master_uut|SPI_RESET           ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.039     ; 1.801      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[24]        ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.851 ; SPI_Master:SPI_Master_uut|counter[17]        ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.803      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[3]         ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.037     ; 1.801      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[16]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[17]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[23]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[29]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[22]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[19]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[30]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[31]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[24]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[27]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[20]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[18]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[26]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[25]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[28]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
; -0.850 ; SPI_Master:SPI_Master_uut|counter[23]        ; SPI_Master:SPI_Master_uut|counter[21]         ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1.000        ; -0.036     ; 1.802      ;
+--------+----------------------------------------------+-----------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; SPI_Master:SPI_Master_uut|adc_init_completed              ; SPI_Master:SPI_Master_uut|adc_init_completed              ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.296      ;
; 0.179 ; SPI_Master:SPI_Master_uut|SPI_RESET                       ; SPI_Master:SPI_Master_uut|SPI_RESET                       ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.296      ;
; 0.192 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.022      ; 0.296      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.211 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.083      ; 1.376      ;
; 0.236 ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_begin ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.773      ; 2.204      ;
; 0.285 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.406      ;
; 0.296 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.414      ;
; 0.297 ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.416      ;
; 0.335 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_begin ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end   ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.453      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.347 ; SPI_Master:SPI_Master_uut|current_state.SETUP             ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.082      ; 1.511      ;
; 0.429 ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.547      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[15]                     ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.035      ; 0.547      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[21]                     ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|counter[12]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|counter[20]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[29]                     ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.548      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[25]                     ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|counter[28]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.549      ;
; 0.431 ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.549      ;
; 0.432 ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.IDLE              ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 1.773      ; 2.400      ;
; 0.439 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[23]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[7]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[17]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[1]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[4]                      ; SPI_Master:SPI_Master_uut|counter[5]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[30]                     ; SPI_Master:SPI_Master_uut|counter[31]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[10]                     ; SPI_Master:SPI_Master_uut|counter[11]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|counter[19]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[13]                     ; SPI_Master:SPI_Master_uut|counter[14]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|counter[3]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.440 ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|counter[9]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[22]                     ; SPI_Master:SPI_Master_uut|counter[24]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[6]                      ; SPI_Master:SPI_Master_uut|counter[8]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[0]                      ; SPI_Master:SPI_Master_uut|counter[2]                      ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[16]                     ; SPI_Master:SPI_Master_uut|counter[18]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; SPI_Master:SPI_Master_uut|counter[26]                     ; SPI_Master:SPI_Master_uut|counter[27]                     ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 0.000        ; 0.036      ; 0.559      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'system_clock'                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+
; 0.179 ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; clock_synthesizer:clock_synthesizer_uut_1|clock_state                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.296      ;
; 0.180 ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; spi_sclk_generator:spi_sclk_generator_uut|sclk                                  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.296      ;
; 0.254 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock ; 0.000        ; 1.298      ; 1.767      ;
; 0.286 ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[17]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[15]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[1]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[15] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[23]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[31]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[7]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[5]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[3]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[31] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.403      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[17] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[5]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[21] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[9]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[19]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[14] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[17]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[3]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[11] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[16]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[16] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[25]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[13] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[7]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[19] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[29]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[8]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[21]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[4]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[2]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[29] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.404      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[8]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[25]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[18]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[4]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[22]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[30]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[23] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[6]  ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[25] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[22] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; clock_synthesizer:clock_synthesizer_uut_1|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[12] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[27]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[10] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[18] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[23]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[30] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[27] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.405      ;
; 0.290 ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[26]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[20] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[24] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[28]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[24]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; spi_sclk_generator:spi_sclk_generator_uut|counter[20]                           ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[28] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.290 ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|counter[26] ; system_clock                                                                    ; system_clock ; 0.000        ; 0.034      ; 0.406      ;
; 0.298 ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.415      ;
; 0.298 ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; clock_synthesizer:clock_synthesizer_uut_1|counter[0]                            ; system_clock                                                                    ; system_clock ; 0.000        ; 0.035      ; 0.415      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[0]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[14]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[7]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[15]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[11]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[13]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[8]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[6]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[2]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[5]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[3]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[12]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[10]                           ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[4]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[1]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
; 0.418 ; SPI_Master:SPI_Master_uut|SPI_CS                                                ; spi_sclk_generator:spi_sclk_generator_uut|counter[9]                            ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock ; -0.500       ; 0.875      ; 0.895      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'SPI_Master:SPI_Master_uut|current_state.IDLE'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                          ; Launch Clock                                                                    ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 2.018 ; SPI_Master:SPI_Master_uut|current_state.TRANSACTION_end ; SPI_Master:SPI_Master_uut|SPI_CS ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE ; -0.500       ; -1.251     ; 0.277      ;
+-------+---------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------+----------------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                            ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; -3.938   ; 0.179 ; N/A      ; N/A     ; -3.210              ;
;  SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -3.418   ; 0.179 ; N/A      ; N/A     ; -3.210              ;
;  SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; -3.938   ; 2.018 ; N/A      ; N/A     ; 0.418               ;
;  system_clock                                                                    ; -3.829   ; 0.179 ; N/A      ; N/A     ; -1.481              ;
; Design-wide TNS                                                                  ; -371.262 ; 0.0   ; 0.0      ; 0.0     ; -186.516            ;
;  SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; -107.772 ; 0.000 ; N/A      ; N/A     ; -55.250             ;
;  SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; -3.938   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  system_clock                                                                    ; -259.552 ; 0.000 ; N/A      ; N/A     ; -131.266            ;
+----------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MOSI             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_CS               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_SCLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_RESET            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_init_completed_z ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SPI_MISO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; system_clock            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_ready               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; adc_init                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; system_clock(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.34 V              ; -0.00664 V          ; 0.204 V                              ; 0.106 V                              ; 2.63e-09 s                  ; 2.46e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.34 V             ; -0.00664 V         ; 0.204 V                             ; 0.106 V                             ; 2.63e-09 s                 ; 2.46e-09 s                 ; No                        ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.39 V              ; -0.0122 V           ; 0.154 V                              ; 0.017 V                              ; 4.74e-10 s                  ; 4.5e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.39 V             ; -0.0122 V          ; 0.154 V                             ; 0.017 V                             ; 4.74e-10 s                 ; 4.5e-10 s                  ; No                        ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.4e-09 V                    ; 2.4 V               ; -0.0306 V           ; 0.178 V                              ; 0.087 V                              ; 2.81e-10 s                  ; 2.95e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.4e-09 V                   ; 2.4 V              ; -0.0306 V          ; 0.178 V                             ; 0.087 V                             ; 2.81e-10 s                 ; 2.95e-10 s                 ; Yes                       ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.34 V              ; -0.00643 V          ; 0.21 V                               ; 0.072 V                              ; 2.63e-09 s                  ; 2.47e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.34 V             ; -0.00643 V         ; 0.21 V                              ; 0.072 V                             ; 2.63e-09 s                 ; 2.47e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.116 V                              ; 0.051 V                              ; 3.6e-09 s                   ; 3.43e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.116 V                             ; 0.051 V                             ; 3.6e-09 s                  ; 3.43e-09 s                 ; Yes                       ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.00962 V          ; 0.125 V                              ; 0.041 V                              ; 6.76e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.00962 V         ; 0.125 V                             ; 0.041 V                             ; 6.76e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.69e-07 V                   ; 2.35 V              ; -0.0071 V           ; 0.116 V                              ; 0.028 V                              ; 4.61e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 9.69e-07 V                  ; 2.35 V             ; -0.0071 V          ; 0.116 V                             ; 0.028 V                             ; 4.61e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.35 V              ; -0.0112 V           ; 0.129 V                              ; 0.036 V                              ; 4.71e-10 s                  ; 4.65e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.35 V             ; -0.0112 V          ; 0.129 V                             ; 0.036 V                             ; 4.71e-10 s                 ; 4.65e-10 s                 ; Yes                       ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.44e-06 V                   ; 2.33 V              ; -0.00254 V          ; 0.097 V                              ; 0.068 V                              ; 3.61e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.44e-06 V                  ; 2.33 V             ; -0.00254 V         ; 0.097 V                             ; 0.068 V                             ; 3.61e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.77e-07 V                   ; 2.35 V              ; -0.00801 V          ; 0.087 V                              ; 0.01 V                               ; 4.39e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.77e-07 V                  ; 2.35 V             ; -0.00801 V         ; 0.087 V                             ; 0.01 V                              ; 4.39e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.28e-06 V                   ; 2.34 V              ; -0.00738 V          ; 0.097 V                              ; 0.024 V                              ; 6.41e-10 s                  ; 8.13e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.28e-06 V                  ; 2.34 V             ; -0.00738 V         ; 0.097 V                             ; 0.024 V                             ; 6.41e-10 s                 ; 8.13e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.65 V              ; -0.0149 V           ; 0.207 V                              ; 0.176 V                              ; 2.15e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.65 V             ; -0.0149 V          ; 0.207 V                             ; 0.176 V                             ; 2.15e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; led[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; led[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.74 V              ; -0.0529 V           ; 0.285 V                              ; 0.071 V                              ; 2.99e-10 s                  ; 3.3e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.74 V             ; -0.0529 V          ; 0.285 V                             ; 0.071 V                             ; 2.99e-10 s                 ; 3.3e-10 s                  ; No                        ; Yes                       ;
; SPI_MOSI             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_CS               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.24e-09 V                   ; 2.76 V              ; -0.0537 V           ; 0.17 V                               ; 0.079 V                              ; 2.61e-10 s                  ; 2.39e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.24e-09 V                  ; 2.76 V             ; -0.0537 V          ; 0.17 V                              ; 0.079 V                             ; 2.61e-10 s                 ; 2.39e-10 s                 ; No                        ; Yes                       ;
; SPI_RESET            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; state[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; adc_init_completed_z ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.65 V              ; -0.0147 V           ; 0.207 V                              ; 0.176 V                              ; 2.16e-09 s                  ; 2.03e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.65 V             ; -0.0147 V          ; 0.207 V                             ; 0.176 V                             ; 2.16e-09 s                 ; 2.03e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1831     ; 0        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 3        ; 3        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 0        ; 0        ; 1        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock                                                                    ; 3        ; 1        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock                                                                    ; 2        ; 35       ; 0        ; 0        ;
; system_clock                                                                    ; system_clock                                                                    ; 3186     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 1831     ; 0        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; 3        ; 3        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; 0        ; 0        ; 1        ; 0        ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; system_clock                                                                    ; 3        ; 1        ; 0        ; 0        ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; system_clock                                                                    ; 2        ; 35       ; 0        ; 0        ;
; system_clock                                                                    ; system_clock                                                                    ; 3186     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 43    ; 43   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Target                                                                          ; Clock                                                                           ; Type ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state ; Base ; Constrained ;
; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; SPI_Master:SPI_Master_uut|current_state.IDLE                                    ; Base ; Constrained ;
; system_clock                                                                    ; system_clock                                                                    ; Base ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; adc_init   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ready  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; SPI_CS               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_RESET            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_SCLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_init_completed_z ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; adc_init   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_ready  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; SPI_CS               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_RESET            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_SCLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_init_completed_z ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 07 16:59:04 2025
Info: Command: quartus_sta ADS131A0X -c ADS131A0X
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADS131A0X.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name system_clock system_clock
    Info (332105): create_clock -period 1.000 -name SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state
    Info (332105): create_clock -period 1.000 -name SPI_Master:SPI_Master_uut|current_state.IDLE SPI_Master:SPI_Master_uut|current_state.IDLE
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.938              -3.938 SPI_Master:SPI_Master_uut|current_state.IDLE 
    Info (332119):    -3.829            -259.552 system_clock 
    Info (332119):    -3.418            -107.772 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 system_clock 
    Info (332119):     0.418               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     3.642               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -55.250 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.481            -131.266 system_clock 
    Info (332119):     0.418               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.390              -3.390 SPI_Master:SPI_Master_uut|current_state.IDLE 
    Info (332119):    -3.302            -211.511 system_clock 
    Info (332119):    -2.911             -92.387 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     0.344               0.000 system_clock 
    Info (332119):     3.277               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -55.250 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.481            -131.266 system_clock 
    Info (332119):     0.439               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.629              -1.629 SPI_Master:SPI_Master_uut|current_state.IDLE 
    Info (332119):    -1.245             -65.890 system_clock 
    Info (332119):    -1.145             -28.906 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):     0.179               0.000 system_clock 
    Info (332119):     2.018               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.000 SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut_0|clock_state 
    Info (332119):    -1.283            -102.283 system_clock 
    Info (332119):     0.458               0.000 SPI_Master:SPI_Master_uut|current_state.IDLE 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Fri Feb 07 16:59:07 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


