Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,796
design__instance__area,11822.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004225654702167958
power__switching__total,0.000191000392078422
power__leakage__total,0.000001160877218353562
power__total,0.0006147267413325608
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25964020557334194
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.65484430842485
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10934531367631602
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.465636986592613
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109345
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.987208
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.7221775604158407
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.2221776159269935
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6041897153599026
timing__setup__ws__corner:nom_slow_1p08V_125C,5.073846819638381
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.604190
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.907829
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.37007539746818074
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.8700753697126044
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2907810741163818
timing__setup__ws__corner:nom_typ_1p20V_25C,5.32115877533071
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290781
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.588049
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.7221775604158407
clock__skew__worst_setup,0.65484430842485
timing__hold__ws,0.10934531367631602
timing__setup__ws,5.073846819638381
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109345
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.907829
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,796
design__instance__area__stdcell,11822.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.408501
design__instance__utilization__stdcell,0.408501
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,38.1024
design__instance__count__class:inverter,30
design__instance__area__class:inverter,166.925
design__instance__count__class:sequential_cell,91
design__instance__area__class:sequential_cell,4292.87
design__instance__count__class:multi_input_combinational_cell,495
design__instance__area__class:multi_input_combinational_cell,5049.48
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,142
design__instance__area__class:timing_repair_buffer,2015.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,17603
design__violations,0
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,199.584
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,89
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,904
route__net__special,2
route__drc_errors__iter:0,637
route__wirelength__iter:0,19493
route__drc_errors__iter:1,331
route__wirelength__iter:1,19318
route__drc_errors__iter:2,353
route__wirelength__iter:2,19258
route__drc_errors__iter:3,94
route__wirelength__iter:3,19139
route__drc_errors__iter:4,10
route__wirelength__iter:4,19091
route__drc_errors__iter:5,0
route__wirelength__iter:5,19086
route__drc_errors,0
route__wirelength,19086
route__vias,5144
route__vias__singlecut,5144
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,334.125
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,80
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,80
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,80
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,80
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000019285
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000179861
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000061819
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000179861
design_powergrid__voltage__worst,0.0000179861
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.000019285
design_powergrid__drop__worst__net:VPWR,0.000019285
design_powergrid__voltage__worst__net:VGND,0.0000179861
design_powergrid__drop__worst__net:VGND,0.0000179861
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000723000000000000023398817605713162492975243367254734039306640625
ir__drop__worst,0.0000193000000000000015618582815957182674537762068212032318115234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
