#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 10 09:22:13 2024
# Process ID: 11116
# Current directory: D:/Vivado/VHDL ver2020.2/TKVMS_Present
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16036 D:\Vivado\VHDL ver2020.2\TKVMS_Present\TKVMS_Present.xpr
# Log file: D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado.log
# Journal file: D:/Vivado/VHDL ver2020.2/TKVMS_Present\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:01:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1146.543 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.543 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1146.543 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.969 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1179.863 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1188.727 ; gain = 0.000
relaunch_sim
