Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jun 25 17:20:30 2020
| Host         : CoolerPc running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file __main___control_sets.rpt
| Design       : __main__
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             234 |          102 |
| Yes          | No                    | No                     |            1003 |          358 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             488 |          154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                                     Enable Signal                                    |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk100_IBUF_BUFG | serial_tx_i_1_n_0                                                                    | int_rst                                                                 |                1 |              1 |         1.00 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_213_                                                                    | VexRiscv/dataCache_1_/reset0                                            |                1 |              3 |         3.00 |
|  clk100_IBUF_BUFG | countwr[3]_i_1_n_0                                                                   | int_rst                                                                 |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | basesoc_sink_ready180_out                                                            | basesoc_sink_ready1                                                     |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | count2_next_value_ce5                                                                | int_rst                                                                 |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | basesoc_rx_bitcount                                                                  | basesoc_rx_bitcount[3]_i_1_n_0                                          |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | rd_next_value1                                                                       | int_rst                                                                 |                2 |              4 |         2.00 |
|  clk100_IBUF_BUFG | basesoc_uart_tx_fifo_syncfifo_re                                                     | int_rst                                                                 |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/CsrPlugin_hadException_reg[0]                                  | VexRiscv/dataCache_1_/reset0                                            |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_uart_rx_fifo_syncfifo_re                     | int_rst                                                                 |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_uart_tx_fifo_level0_reg[3]                   | int_rst                                                                 |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | basesoc_uart_rx_fifo_wrport_we__0                                                    | int_rst                                                                 |                1 |              4 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_source_valid_reg[0]                          | int_rst                                                                 |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_rx_fifo_level0_reg[4][0]                        | int_rst                                                                 |                1 |              5 |         5.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                             |                                                                         |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved |                1 |              5 |         5.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_1[0]         |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_storage[31]_i_2_0[0]                         | int_rst                                                                 |                1 |              5 |         5.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                         | int_rst                                                                 |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_uart_tx_fifo_readable_reg[0]                 | int_rst                                                                 |                2 |              5 |         2.50 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1_/SR[0]                                             |                3 |              6 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                      | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0         |                2 |              7 |         3.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[2]                       | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_2[0]         |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[11]_1[0]                   |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_212__reg[2]_0[3]                                 | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_212__reg[2]_0[0]                                 | int_rst                                                                 |                4 |              8 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_212__reg[2]_0[2]                                 | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_0[0]                       | int_rst                                                                 |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_212__reg[2]_0[1]                                 | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_0[1]                       | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_0[2]                       | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_0[3]                       | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[0]                       | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_storage[31]_i_3_0[1]                         | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                              | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[1]                       | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_storage[31]_i_3_0[2]                         | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_storage[31]_i_3_0[3]                         | int_rst                                                                 |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG | basesoc_uart_tx_fifo_syncfifo_re                                                     |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_212__reg[2]_1[0]                                 | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG | basesoc_rx_reg                                                                       |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]_1[3]                       | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | basesoc_tx_reg[7]_i_1_n_0                                                            |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_storage[31]_i_3_0[0]                         | int_rst                                                                 |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/DATA_storage[7]_i_2_0[0]                             | int_rst                                                                 |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                   |                5 |              8 |         1.60 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_uart_rx_fifo_syncfifo_re                     |                                                                         |                2 |              8 |         4.00 |
|  clk100_IBUF_BUFG | basesoc_source_payload_data[7]_i_1_n_0                                               |                                                                         |                1 |              8 |         8.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]_0            |                3 |              8 |         2.67 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[11]_0                      |                6 |              8 |         1.33 |
|  clk100_IBUF_BUFG | basesoc_uart_rx_fifo_wrport_we__0                                                    |                                                                         |                2 |             16 |         8.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_uart_tx_fifo_level0_reg[3]                   |                                                                         |                2 |             16 |         8.00 |
|  clk100_IBUF_BUFG | rs_next_value_ce0                                                                    | int_rst                                                                 |                7 |             18 |         2.57 |
|  clk100_IBUF_BUFG | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                             |                5 |             20 |         4.00 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1_/reset0                                            |               11 |             22 |         2.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_i_1_n_0                      | VexRiscv/dataCache_1_/reset0                                            |                6 |             25 |         4.17 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/_zz_229_1_out                                        |                                                                         |                6 |             27 |         4.50 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg_2                | VexRiscv/dataCache_1_/reset0                                            |               10 |             27 |         2.70 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                       |                                                                         |               11 |             30 |         2.73 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/count_reg_12_sn_1                       |               12 |             30 |         2.50 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/E[0]                                                           |                                                                         |                8 |             30 |         3.75 |
|  clk100_IBUF_BUFG |                                                                                      | p_8_in                                                                  |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                     |                                                                         |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg                     |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[27][0]                       |                                                                         |               22 |             32 |         1.45 |
|  clk100_IBUF_BUFG | VexRiscv/CsrPlugin_hadException                                                      |                                                                         |               11 |             32 |         2.91 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_0[0]                             |                                                                         |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | basesoc_timer_update_value_re                                                        | int_rst                                                                 |                7 |             32 |         4.57 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[21][0]                       | VexRiscv/dataCache_1_/reset0                                            |               14 |             32 |         2.29 |
|  clk100_IBUF_BUFG | basesoc_soccontroller_bus_errors                                                     | int_rst                                                                 |                8 |             32 |         4.00 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                         |               18 |             35 |         1.94 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_to_writeBack_REGFILE_WRITE_VALID_reg[0]                 |                                                                         |               14 |             37 |         2.64 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     | VexRiscv/dataCache_1_/reset0                                            |               20 |             42 |         2.10 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 |                                                                         |               19 |             64 |         3.37 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                       |                                                                         |               21 |             68 |         3.24 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_133_[2]_i_1_n_0                                                         |                                                                         |               19 |             68 |         3.58 |
|  clk100_IBUF_BUFG |                                                                                      |                                                                         |               33 |             87 |         2.64 |
|  clk100_IBUF_BUFG |                                                                                      | int_rst                                                                 |               44 |             94 |         2.14 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                     |                                                                         |               41 |            101 |         2.46 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_reg                            |                                                                         |               61 |            152 |         2.49 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg                                  |                                                                         |               80 |            218 |         2.72 |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


