
*** Running vivado
    with args -log top_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/utils_1/imports/synth_1/top_level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_block_wrapper -part xcau15p-sbvb484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2058244
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2196.660 ; gain = 358.723 ; free physical = 43278 ; free virtual = 60229
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3171.105; parent = 2202.602; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_wrapper' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hdl/top_block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_block' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1841]
INFO: [Synth 8-6157] synthesizing module 'SAMPA_I2C_wrapper_imp_VOP84W' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_block_I2C_Controller_v1_0_0_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_I2C_Controller_v1_0_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_I2C_Controller_v1_0_0_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_I2C_Controller_v1_0_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'i2c_rdata_o' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'i2c_done' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'i2c_busy' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm01_axi_error' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm01_axi_txn_done' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm01_axi_awprot' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7071] port 'm01_axi_arprot' of module 'top_block_I2C_Controller_v1_0_0_1' is unconnected for instance 'I2C_Controller_v1_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
WARNING: [Synth 8-7023] instance 'I2C_Controller_v1_0_0' of module 'top_block_I2C_Controller_v1_0_0_1' has 56 connections declared, but only 47 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:201]
INFO: [Synth 8-6157] synthesizing module 'I2C_iobuf_imp_1CO6D0F' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_ds_buf_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_ds_buf_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_ds_buf_1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_ds_buf_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_ds_buf_1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_ds_buf_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'I2C_iobuf_imp_1CO6D0F' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:12]
INFO: [Synth 8-6157] synthesizing module 'top_block_axi_iic_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_iic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_axi_iic_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_iic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'iic2intc_irpt' of module 'top_block_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:258]
WARNING: [Synth 8-7071] port 'gpo' of module 'top_block_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:258]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'top_block_axi_iic_0_0' has 27 connections declared, but only 25 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:258]
INFO: [Synth 8-6155] done synthesizing module 'SAMPA_I2C_wrapper_imp_VOP84W' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_block_axi_mem_intercon_3' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2318]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1AHYLJ8' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:969]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1AHYLJ8' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:969]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HOQH20' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1403]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HOQH20' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1403]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1SGZHQ8' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1549]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1SGZHQ8' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1549]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_KTKQW9' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1695]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_KTKQW9' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1695]
INFO: [Synth 8-6157] synthesizing module 'top_block_xbar_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xbar_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_axi_mem_intercon_3' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2318]
INFO: [Synth 8-6157] synthesizing module 'top_block_clk_wiz_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_clk_wiz_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'top_block_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2160]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'top_block_clk_wiz_0_0' has 6 connections declared, but only 5 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2160]
INFO: [Synth 8-6157] synthesizing module 'top_block_data_gen_user_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_data_gen_user_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_data_gen_user_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_data_gen_user_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fakernet_imp_CWUDB9' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:286]
INFO: [Synth 8-6157] synthesizing module 'top_block_RESET_INST_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_RESET_INST_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_RESET_INST_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_RESET_INST_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_fakernet_top_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_fakernet_top_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_fakernet_top_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_fakernet_top_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'statedebug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'mdio_i_debug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'mdio_o_debug' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'eth_rstn' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'eth_ref_clk' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'spi_csn' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'spi_sdo' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'led' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'led_r' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'led_g' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'led_b' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'ja1' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'jd1' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'jd3' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7071] port 'uart_tx' of module 'top_block_fakernet_top_0_0' is unconnected for instance 'fakernet_top_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
WARNING: [Synth 8-7023] instance 'fakernet_top_0' of module 'top_block_fakernet_top_0_0' has 52 connections declared, but only 37 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:496]
INFO: [Synth 8-6157] synthesizing module 'top_block_gig_ethernet_pcs_pma_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_gig_ethernet_pcs_pma_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rxuserclk2' of module 'top_block_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
WARNING: [Synth 8-7071] port 'gmii_rx_er' of module 'top_block_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
WARNING: [Synth 8-7071] port 'mdio_t' of module 'top_block_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
WARNING: [Synth 8-7071] port 'status_vector' of module 'top_block_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
WARNING: [Synth 8-7071] port 'mmcm_locked_out' of module 'top_block_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
WARNING: [Synth 8-7023] instance 'gig_ethernet_pcs_pma_0' of module 'top_block_gig_ethernet_pcs_pma_0_0' has 29 connections declared, but only 24 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:534]
INFO: [Synth 8-6157] synthesizing module 'if_gate_imp_1N5LQE7' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:676]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_2_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_2_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_1_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_1_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'if_gate_imp_1N5LQE7' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:676]
INFO: [Synth 8-6157] synthesizing module 'if_gate1_imp_OSPN' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:637]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_0_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_0_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_1_2' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_1_2' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_2_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_2_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_2_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_2_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_3_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_3_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'if_gate1_imp_OSPN' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:637]
INFO: [Synth 8-6157] synthesizing module 'top_block_mii_initializer_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_mii_initializer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_mii_initializer_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_mii_initializer_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_native_to_axi_lite_v_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_native_to_axi_lite_v_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_native_to_axi_lite_v_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_native_to_axi_lite_v_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_native_to_axi_lite_v_0_0' is unconnected for instance 'native_to_axi_lite_v_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:576]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'top_block_native_to_axi_lite_v_0_0' is unconnected for instance 'native_to_axi_lite_v_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:576]
WARNING: [Synth 8-7023] instance 'native_to_axi_lite_v_0' of module 'top_block_native_to_axi_lite_v_0_0' has 30 connections declared, but only 28 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:576]
INFO: [Synth 8-6157] synthesizing module 'top_block_reg_switch_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_reg_switch_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_reg_switch_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_reg_switch_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_0/synth/top_block_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_0/synth/top_block_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_0_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_1/synth/top_block_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_0_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_1/synth/top_block_xlconstant_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_1_2' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_2/synth/top_block_xlconstant_1_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_1_2' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_2/synth/top_block_xlconstant_1_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_1_3' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_3/synth/top_block_xlconstant_1_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_1_3' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_1_3/synth/top_block_xlconstant_1_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fakernet_imp_CWUDB9' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:286]
INFO: [Synth 8-6157] synthesizing module 'led_module_imp_CAGS8R' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:715]
INFO: [Synth 8-6157] synthesizing module 'top_block_LED_REG_READ_SEPARAT_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_LED_REG_READ_SEPARAT_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_LED_REG_READ_SEPARAT_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_LED_REG_READ_SEPARAT_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_LED_REG_READ_SEPARAT_0_0' is unconnected for instance 'LED_REG_READ_SEPARAT_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:898]
WARNING: [Synth 8-7023] instance 'LED_REG_READ_SEPARAT_0' of module 'top_block_LED_REG_READ_SEPARAT_0_0' has 25 connections declared, but only 24 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:898]
INFO: [Synth 8-6157] synthesizing module 'top_block_LED_REG_READ_SEPARAT_1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_LED_REG_READ_SEPARAT_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_LED_REG_READ_SEPARAT_1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_LED_REG_READ_SEPARAT_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'top_block_LED_REG_READ_SEPARAT_1_0' is unconnected for instance 'LED_REG_READ_SEPARAT_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:923]
WARNING: [Synth 8-7023] instance 'LED_REG_READ_SEPARAT_1' of module 'top_block_LED_REG_READ_SEPARAT_1_0' has 25 connections declared, but only 24 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:923]
INFO: [Synth 8-6157] synthesizing module 'top_block_u_led_inst_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_u_led_inst_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_u_led_inst_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_u_led_inst_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_util_vector_logic_0_2' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_util_vector_logic_0_2' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_util_vector_logic_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_xlconstant_0_2' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_2/synth/top_block_xlconstant_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xlconstant_0_2' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xlconstant_0_2/synth/top_block_xlconstant_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'led_module_imp_CAGS8R' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:715]
INFO: [Synth 8-6157] synthesizing module 'reg_bram_imp_WBS55O' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1115]
INFO: [Synth 8-6157] synthesizing module 'top_block_axi_bram_ctrl_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_axi_bram_ctrl_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_bram_ctrl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_axi_bram_ctrl_1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_bram_ctrl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_axi_bram_ctrl_1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_axi_bram_ctrl_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_blk_mem_gen_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_blk_mem_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_blk_mem_gen_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_blk_mem_gen_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'top_block_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1350]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'top_block_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1350]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'top_block_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1350]
INFO: [Synth 8-6155] done synthesizing module 'reg_bram_imp_WBS55O' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1115]
INFO: [Synth 8-6157] synthesizing module 'reset_imp_UQ2QSL' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1367]
INFO: [Synth 8-6157] synthesizing module 'top_block_rst_clk_wiz_0_125M_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_rst_clk_wiz_0_125M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_rst_clk_wiz_0_125M_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_rst_clk_wiz_0_125M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_block_rst_clk_wiz_0_125M_0' is unconnected for instance 'rst_clk_wiz_0_125M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1387]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_block_rst_clk_wiz_0_125M_0' is unconnected for instance 'rst_clk_wiz_0_125M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1387]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_block_rst_clk_wiz_0_125M_0' is unconnected for instance 'rst_clk_wiz_0_125M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1387]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_block_rst_clk_wiz_0_125M_0' is unconnected for instance 'rst_clk_wiz_0_125M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1387]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_125M' of module 'top_block_rst_clk_wiz_0_125M_0' has 10 connections declared, but only 6 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1387]
INFO: [Synth 8-6157] synthesizing module 'top_block_vio_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_vio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_vio_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_vio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_block_xpm_cdc_gen_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_xpm_cdc_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_xpm_cdc_gen_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_xpm_cdc_gen_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'reset_imp_UQ2QSL' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1367]
INFO: [Synth 8-6157] synthesizing module 'top_block_rst_clk_wiz_0_40M_3' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_rst_clk_wiz_0_40M_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_block_rst_clk_wiz_0_40M_3' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/.Xil/Vivado-2058080-e16fpga01/realtime/top_block_rst_clk_wiz_0_40M_3_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'top_block_rst_clk_wiz_0_40M_3' is unconnected for instance 'rst_clk_wiz_0_40M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2309]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'top_block_rst_clk_wiz_0_40M_3' is unconnected for instance 'rst_clk_wiz_0_40M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2309]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'top_block_rst_clk_wiz_0_40M_3' is unconnected for instance 'rst_clk_wiz_0_40M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2309]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'top_block_rst_clk_wiz_0_40M_3' is unconnected for instance 'rst_clk_wiz_0_40M' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2309]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_40M' of module 'top_block_rst_clk_wiz_0_40M_3' has 10 connections declared, but only 6 given [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:2309]
INFO: [Synth 8-6155] done synthesizing module 'top_block' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1841]
INFO: [Synth 8-6155] done synthesizing module 'top_block_wrapper' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/hdl/top_block_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1394]
WARNING: [Synth 8-3848] Net BX_SYNC_TRG_P in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1875]
WARNING: [Synth 8-3848] Net BX_SYNX_TRG_N in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1876]
WARNING: [Synth 8-3848] Net CLKSOIN_N in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1877]
WARNING: [Synth 8-3848] Net CLKSOIN_P in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1878]
WARNING: [Synth 8-3848] Net HBTRG_N in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1881]
WARNING: [Synth 8-3848] Net HBTRG_P in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1882]
WARNING: [Synth 8-3848] Net HRSTB_N in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1883]
WARNING: [Synth 8-3848] Net HRSTB_P in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1884]
WARNING: [Synth 8-3848] Net TRG_N in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1903]
WARNING: [Synth 8-3848] Net TRG_P in module/entity top_block does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/synth/top_block.v:1904]
WARNING: [Synth 8-7129] Port S_AXI1_araddr[31] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[30] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[29] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[28] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[27] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[26] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[25] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[24] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[23] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[22] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[21] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[20] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[19] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[18] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[17] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_araddr[16] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[31] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[30] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[29] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[28] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[27] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[26] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[25] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[24] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[23] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[22] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[21] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[20] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[19] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[18] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[17] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI1_awaddr[16] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module reg_bram_imp_WBS55O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s02_couplers_imp_KTKQW9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s02_couplers_imp_KTKQW9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s02_couplers_imp_KTKQW9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s02_couplers_imp_KTKQW9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_1SGZHQ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_1SGZHQ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s01_couplers_imp_1SGZHQ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s01_couplers_imp_1SGZHQ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_HOQH20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_HOQH20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_HOQH20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_HOQH20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1AHYLJ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1AHYLJ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1AHYLJ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1AHYLJ8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ACLK in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S02_ARESETN in module top_block_axi_mem_intercon_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port BX_SYNC_TRG_P in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port BX_SYNX_TRG_N in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_N[3] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_N[2] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_N[1] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_N[0] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_P[3] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_P[2] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_P[1] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKSOIN_P[0] in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBTRG_N in module top_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBTRG_P in module top_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2274.566 ; gain = 436.629 ; free physical = 43364 ; free virtual = 60316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3243.074; parent = 2274.570; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.379 ; gain = 454.441 ; free physical = 43366 ; free virtual = 60317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3260.887; parent = 2292.383; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.379 ; gain = 454.441 ; free physical = 43366 ; free virtual = 60317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3260.887; parent = 2292.383; children = 968.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2292.379 ; gain = 0.000 ; free physical = 43361 ; free virtual = 60313
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_in_context.xdc] for cell 'top_block_i/clk_wiz_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_in_context.xdc] for cell 'top_block_i/clk_wiz_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_mii_initializer_0_0/top_block_mii_initializer_0_0/top_block_mii_initializer_0_0_in_context.xdc] for cell 'top_block_i/fakernet/mii_initializer_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_mii_initializer_0_0/top_block_mii_initializer_0_0/top_block_mii_initializer_0_0_in_context.xdc] for cell 'top_block_i/fakernet/mii_initializer_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_0/top_block_util_vector_logic_0_0/top_block_util_vector_logic_0_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_0/top_block_util_vector_logic_0_0/top_block_util_vector_logic_0_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_0/top_block_util_vector_logic_1_0/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_1'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_0/top_block_util_vector_logic_1_0/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_1'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_0/top_block_util_vector_logic_2_0/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_2'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_0/top_block_util_vector_logic_2_0/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_2'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_1/top_block_util_vector_logic_1_1/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_3'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_1/top_block_util_vector_logic_1_1/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/fakernet/if_gate/util_vector_logic_3'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_1/top_block_util_vector_logic_0_1/top_block_util_vector_logic_0_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_1/top_block_util_vector_logic_0_1/top_block_util_vector_logic_0_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_2/top_block_util_vector_logic_1_2/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_1'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_1_2/top_block_util_vector_logic_1_2/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_1'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_1/top_block_util_vector_logic_2_1/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_2'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_2_1/top_block_util_vector_logic_2_1/top_block_util_vector_logic_2_1_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_2'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_3_0/top_block_util_vector_logic_3_0/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_3'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_3_0/top_block_util_vector_logic_3_0/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/fakernet/if_gate1/util_vector_logic_3'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_RESET_INST_0_0/top_block_RESET_INST_0_0/top_block_RESET_INST_0_0_in_context.xdc] for cell 'top_block_i/fakernet/RESET_INST_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_RESET_INST_0_0/top_block_RESET_INST_0_0/top_block_RESET_INST_0_0_in_context.xdc] for cell 'top_block_i/fakernet/RESET_INST_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'top_block_i/fakernet/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'top_block_i/fakernet/gig_ethernet_pcs_pma_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0_in_context.xdc] for cell 'top_block_i/fakernet/fakernet_top_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0/top_block_fakernet_top_0_0_in_context.xdc] for cell 'top_block_i/fakernet/fakernet_top_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_native_to_axi_lite_v_0_0/top_block_native_to_axi_lite_v_0_0/top_block_native_to_axi_lite_v_0_0_in_context.xdc] for cell 'top_block_i/fakernet/native_to_axi_lite_v_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_native_to_axi_lite_v_0_0/top_block_native_to_axi_lite_v_0_0/top_block_native_to_axi_lite_v_0_0_in_context.xdc] for cell 'top_block_i/fakernet/native_to_axi_lite_v_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/top_block_reg_switch_0_0/top_block_reg_switch_0_0_in_context.xdc] for cell 'top_block_i/fakernet/reg_switch_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_reg_switch_0_0/top_block_reg_switch_0_0/top_block_reg_switch_0_0_in_context.xdc] for cell 'top_block_i/fakernet/reg_switch_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_0_0/top_block_LED_REG_READ_SEPARAT_0_0/top_block_LED_REG_READ_SEPARAT_0_0_in_context.xdc] for cell 'top_block_i/led_module/LED_REG_READ_SEPARAT_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_0_0/top_block_LED_REG_READ_SEPARAT_0_0/top_block_LED_REG_READ_SEPARAT_0_0_in_context.xdc] for cell 'top_block_i/led_module/LED_REG_READ_SEPARAT_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/top_block_u_led_inst_0_0/top_block_u_led_inst_0_0_in_context.xdc] for cell 'top_block_i/led_module/u_led_inst_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_u_led_inst_0_0/top_block_u_led_inst_0_0/top_block_u_led_inst_0_0_in_context.xdc] for cell 'top_block_i/led_module/u_led_inst_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_1_0/top_block_LED_REG_READ_SEPARAT_1_0/top_block_LED_REG_READ_SEPARAT_1_0_in_context.xdc] for cell 'top_block_i/led_module/LED_REG_READ_SEPARAT_1'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_1_0/top_block_LED_REG_READ_SEPARAT_1_0/top_block_LED_REG_READ_SEPARAT_1_0_in_context.xdc] for cell 'top_block_i/led_module/LED_REG_READ_SEPARAT_1'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_2/top_block_util_vector_logic_0_2/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/led_module/util_vector_logic_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_vector_logic_0_2/top_block_util_vector_logic_0_2/top_block_util_vector_logic_3_0_in_context.xdc] for cell 'top_block_i/led_module/util_vector_logic_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_vio_0_0/top_block_vio_0_0/top_block_vio_0_1_in_context.xdc] for cell 'top_block_i/reset/vio_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_vio_0_0/top_block_vio_0_0/top_block_vio_0_1_in_context.xdc] for cell 'top_block_i/reset/vio_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0_in_context.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0/top_block_rst_clk_wiz_0_125M_0_in_context.xdc] for cell 'top_block_i/reset/rst_clk_wiz_0_125M'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xpm_cdc_gen_0_0/top_block_xpm_cdc_gen_0_0/top_block_xpm_cdc_gen_0_0_in_context.xdc] for cell 'top_block_i/reset/xpm_cdc_gen_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xpm_cdc_gen_0_0/top_block_xpm_cdc_gen_0_0/top_block_xpm_cdc_gen_0_0_in_context.xdc] for cell 'top_block_i/reset/xpm_cdc_gen_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_0_0/top_block_axi_bram_ctrl_0_0/top_block_axi_bram_ctrl_1_0_in_context.xdc] for cell 'top_block_i/reg_bram/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_0_0/top_block_axi_bram_ctrl_0_0/top_block_axi_bram_ctrl_1_0_in_context.xdc] for cell 'top_block_i/reg_bram/axi_bram_ctrl_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_blk_mem_gen_0_0/top_block_blk_mem_gen_0_0/top_block_blk_mem_gen_0_0_in_context.xdc] for cell 'top_block_i/reg_bram/blk_mem_gen_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_blk_mem_gen_0_0/top_block_blk_mem_gen_0_0/top_block_blk_mem_gen_0_0_in_context.xdc] for cell 'top_block_i/reg_bram/blk_mem_gen_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_1_0/top_block_axi_bram_ctrl_1_0/top_block_axi_bram_ctrl_1_0_in_context.xdc] for cell 'top_block_i/reg_bram/axi_bram_ctrl_1'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_bram_ctrl_1_0/top_block_axi_bram_ctrl_1_0/top_block_axi_bram_ctrl_1_0_in_context.xdc] for cell 'top_block_i/reg_bram/axi_bram_ctrl_1'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_data_gen_user_0_0/top_block_data_gen_user_0_0/top_block_data_gen_user_0_0_in_context.xdc] for cell 'top_block_i/data_gen_user_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_data_gen_user_0_0/top_block_data_gen_user_0_0/top_block_data_gen_user_0_0_in_context.xdc] for cell 'top_block_i/data_gen_user_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/top_block_axi_iic_0_0/top_block_axi_iic_0_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_axi_iic_0_0/top_block_axi_iic_0_0/top_block_axi_iic_0_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/axi_iic_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_ds_buf_1_0/top_block_util_ds_buf_1_0/top_block_util_ds_buf_1_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_ds_buf_1_0/top_block_util_ds_buf_1_0/top_block_util_ds_buf_1_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_ds_buf_0_0/top_block_util_ds_buf_0_0/top_block_util_ds_buf_1_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_util_ds_buf_0_0/top_block_util_ds_buf_0_0/top_block_util_ds_buf_1_0_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/top_block_I2C_Controller_v1_0_0_1/top_block_I2C_Controller_v1_0_0_1_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/top_block_I2C_Controller_v1_0_0_1/top_block_I2C_Controller_v1_0_0_1_in_context.xdc] for cell 'top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_0_in_context.xdc] for cell 'top_block_i/rst_clk_wiz_0_40M'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_3/top_block_rst_clk_wiz_0_40M_0_in_context.xdc] for cell 'top_block_i/rst_clk_wiz_0_40M'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xbar_1/top_block_xbar_1/top_block_xbar_1_in_context.xdc] for cell 'top_block_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_xbar_1/top_block_xbar_1/top_block_xbar_1_in_context.xdc] for cell 'top_block_i/axi_mem_intercon/xbar'
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/GTH.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]
WARNING: [Constraints 18-619] A clock with name 'BASECLK' already exists, overwriting the previous clock with the same name. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'BX_SYNC_TRG_N'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'BX_SYNC_TRG_N'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'SFP1RXN[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'SFP1RXP[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'SFP1TXN[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'SFP1TXP[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'SFP1RXP[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'SFP1RXN[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'SFP1TXP[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'SFP1TXN[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'PUSH_SW'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'PUSH_SW'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'PROGBON'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'PROGBON'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'SAMPA_EN_D'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'SAMPA_EN_A'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'SAMPA_EN_*'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'SAMPA_EN_A'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'SAMPA_EN_D'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'DIP_SW[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'DIP_SW[1]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'DIP_SW[2]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'DIP_SW[3]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'DIP_SW[*]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'EEP0_CS'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'EEP0_SK'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'EEP0_DI'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'EEP0_DO'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'EEP0_*'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'EEP1_SCL'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:280]
WARNING: [Vivado 12-584] No ports matched 'EEP1_SDA'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:281]
WARNING: [Vivado 12-584] No ports matched 'EEP1_*'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'POL'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'CTS'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:296]
WARNING: [Vivado 12-584] No ports matched 'CG[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:297]
WARNING: [Vivado 12-584] No ports matched 'CG[1]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:298]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[0]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:299]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[1]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:300]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[2]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:301]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[3]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:302]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[4]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:303]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[5]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:304]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[6]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:305]
WARNING: [Vivado 12-584] No ports matched 'POL'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:306]
WARNING: [Vivado 12-584] No ports matched 'CTS'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:307]
WARNING: [Vivado 12-584] No ports matched 'CG[*]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:308]
WARNING: [Vivado 12-584] No ports matched 'CLK_CFG[*]'. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc:309]
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_block_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/main_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/constrs_1/new/samidare_io.xdc]
Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.305 ; gain = 0.000 ; free physical = 43310 ; free virtual = 60262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2341.305 ; gain = 0.000 ; free physical = 43310 ; free virtual = 60262
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'top_block_i/reg_bram/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2341.305 ; gain = 503.367 ; free physical = 43345 ; free virtual = 60297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3277.797; parent = 2309.293; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2341.305 ; gain = 503.367 ; free physical = 43345 ; free virtual = 60297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3277.797; parent = 2309.293; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for BASECLK. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BASECLK. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0/top_block_clk_wiz_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for SFP_CLK_N. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP_CLK_N. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for SFP_CLK_P. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP_CLK_P. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0RXN. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0RXN. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0RXP. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0RXP. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0TXN. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0TXN. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for SFP0TXP. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SFP0TXP. (constraint file  /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0/top_block_gig_ethernet_pcs_pma_0_0_in_context.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/mii_initializer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate1/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate1/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate1/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/if_gate1/util_vector_logic_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/RESET_INST_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/fakernet_top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/native_to_axi_lite_v_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/fakernet/reg_switch_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/LED_REG_READ_SEPARAT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/u_led_inst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/LED_REG_READ_SEPARAT_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/util_vector_logic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/led_module/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/rst_clk_wiz_0_125M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reset/xpm_cdc_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/reg_bram/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/data_gen_user_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/rst_clk_wiz_0_40M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_block_i/axi_mem_intercon. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2341.305 ; gain = 503.367 ; free physical = 43345 ; free virtual = 60297
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3277.797; parent = 2309.293; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2341.305 ; gain = 503.367 ; free physical = 43347 ; free virtual = 60300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3277.797; parent = 2309.293; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2341.305 ; gain = 503.367 ; free physical = 43334 ; free virtual = 60291
Synthesis current peak Physical Memory [PSS] (MB): peak = 1506.139; parent = 1330.508; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3277.797; parent = 2309.293; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'BASECLK'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2432.891 ; gain = 594.953 ; free physical = 43110 ; free virtual = 60067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.234; parent = 1536.134; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3401.398; parent = 2432.895; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2432.891 ; gain = 594.953 ; free physical = 43110 ; free virtual = 60067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1711.496; parent = 1536.427; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3401.398; parent = 2432.895; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2451.922 ; gain = 613.984 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.199; parent = 1537.130; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3420.430; parent = 2451.926; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.596; parent = 1537.528; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.627; parent = 1537.560; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.803; parent = 1537.735; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.803; parent = 1537.735; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.803; parent = 1537.735; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.803; parent = 1537.735; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |top_block_xbar_1                   |         1|
|2     |top_block_clk_wiz_0_0              |         1|
|3     |top_block_data_gen_user_0_0        |         1|
|4     |top_block_rst_clk_wiz_0_40M_3      |         1|
|5     |top_block_I2C_Controller_v1_0_0_1  |         1|
|6     |top_block_axi_iic_0_0              |         1|
|7     |top_block_util_ds_buf_0_0          |         1|
|8     |top_block_util_ds_buf_1_0          |         1|
|9     |top_block_RESET_INST_0_0           |         1|
|10    |top_block_fakernet_top_0_0         |         1|
|11    |top_block_gig_ethernet_pcs_pma_0_0 |         1|
|12    |top_block_mii_initializer_0_0      |         1|
|13    |top_block_native_to_axi_lite_v_0_0 |         1|
|14    |top_block_reg_switch_0_0           |         1|
|15    |top_block_util_vector_logic_0_0    |         1|
|16    |top_block_util_vector_logic_1_0    |         1|
|17    |top_block_util_vector_logic_2_0    |         1|
|18    |top_block_util_vector_logic_1_1    |         1|
|19    |top_block_util_vector_logic_0_1    |         1|
|20    |top_block_util_vector_logic_1_2    |         1|
|21    |top_block_util_vector_logic_2_1    |         1|
|22    |top_block_util_vector_logic_3_0    |         1|
|23    |top_block_LED_REG_READ_SEPARAT_0_0 |         1|
|24    |top_block_LED_REG_READ_SEPARAT_1_0 |         1|
|25    |top_block_u_led_inst_0_0           |         1|
|26    |top_block_util_vector_logic_0_2    |         1|
|27    |top_block_axi_bram_ctrl_0_0        |         1|
|28    |top_block_axi_bram_ctrl_1_0        |         1|
|29    |top_block_blk_mem_gen_0_0          |         1|
|30    |top_block_rst_clk_wiz_0_125M_0     |         1|
|31    |top_block_vio_0_0                  |         1|
|32    |top_block_xpm_cdc_gen_0_0          |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |top_block_I2C_Controller_v1_0_0  |     1|
|2     |top_block_LED_REG_READ_SEPARAT_0 |     1|
|3     |top_block_LED_REG_READ_SEPARAT_1 |     1|
|4     |top_block_RESET_INST_0           |     1|
|5     |top_block_axi_bram_ctrl_0        |     1|
|6     |top_block_axi_bram_ctrl_1        |     1|
|7     |top_block_axi_iic_0              |     1|
|8     |top_block_blk_mem_gen_0          |     1|
|9     |top_block_clk_wiz_0              |     1|
|10    |top_block_data_gen_user_0        |     1|
|11    |top_block_fakernet_top_0         |     1|
|12    |top_block_gig_ethernet_pcs_pma_0 |     1|
|13    |top_block_mii_initializer_0      |     1|
|14    |top_block_native_to_axi_lite_v_0 |     1|
|15    |top_block_reg_switch_0           |     1|
|16    |top_block_rst_clk_wiz_0_125M     |     1|
|17    |top_block_rst_clk_wiz_0_40M      |     1|
|18    |top_block_u_led_inst_0           |     1|
|19    |top_block_util_ds_buf_0          |     1|
|20    |top_block_util_ds_buf_1          |     1|
|21    |top_block_util_vector_logic_0    |     3|
|24    |top_block_util_vector_logic_1    |     3|
|27    |top_block_util_vector_logic_2    |     2|
|29    |top_block_util_vector_logic_3    |     1|
|30    |top_block_vio_0                  |     1|
|31    |top_block_xbar                   |     1|
|32    |top_block_xpm_cdc_gen_0          |     1|
|33    |IBUF                             |    17|
|34    |OBUF                             |     4|
|35    |OBUFT                            |    28|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.859 ; gain = 619.922 ; free physical = 43108 ; free virtual = 60065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1712.834; parent = 1537.767; children = 175.631
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3426.367; parent = 2457.863; children = 968.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.859 ; gain = 570.996 ; free physical = 43124 ; free virtual = 60081
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2457.867 ; gain = 619.922 ; free physical = 43124 ; free virtual = 60081
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.766 ; gain = 0.000 ; free physical = 43229 ; free virtual = 60186
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2485.578 ; gain = 0.000 ; free physical = 43191 ; free virtual = 60148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 17 instances

Synth Design complete, checksum: 35a6e45c
INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2485.578 ; gain = 853.391 ; free physical = 43396 ; free virtual = 60353
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/synth_1/top_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_wrapper_utilization_synth.rpt -pb top_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  4 20:35:38 2024...
