<?xml version="1.0" encoding="iso-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
<!-- Source/vsip/core/parallel/assign_block_vector.hpp.html -->
<!-- this view was generated by Source -->
<head>
<meta content="text/html; charset=iso-8859-1" http-equiv="Content-Type"/>
<title>Synopsis - vsip/core/parallel/assign_block_vector.hpp</title>
<link href="../../../../synopsis.css" type="text/css" rel="stylesheet"/>
<script src="../../../../synopsis.js" type="text/javascript"></script>
</head>
<body class="Source" onload="load()">
<div class="navigation">
<span class="normal"><a href="../../../../Scopes/global.html">Global Namespace</a></span>
<span class="normal"><a href="../../../../InheritanceTree.html">Inheritance Tree</a></span>
<span class="normal"><a href="../../../../InheritanceGraph.html">Inheritance Graph</a></span>
<span class="normal"><a href="../../../../NameIndex.html">Name Index</a></span>
</div>
File: <b>vsip/core/parallel/assign_block_vector.hpp</b><pre class="sxr"><a id="line1"></a><span class="lineno">  1</span><span class="line"><span class="comment">/* Copyright (c) 2006 by CodeSourcery, LLC.  All rights reserved. */</span></span>
<a id="line2"></a><span class="lineno">  2</span>
<a id="line3"></a><span class="lineno">  3</span><span class="line"><span class="comment">/** @file    vsip/core/parallel/assign_block_vector.hpp</span></span>
<a id="line4"></a><span class="lineno">  4</span><span class="line"><span class="comment">    @author  Jules Bergmann</span></span>
<a id="line5"></a><span class="lineno">  5</span><span class="line"><span class="comment">    @date    2006-07-19</span></span>
<a id="line6"></a><span class="lineno">  6</span><span class="line"><span class="comment">    @brief   VSIPL++ Library: Block-vector parallel assignment algorithm.</span></span>
<a id="line7"></a><span class="lineno">  7</span><span class="line"><span class="comment"/></span>
<a id="line8"></a><span class="lineno">  8</span><span class="line"><span class="comment">*/</span></span>
<a id="line9"></a><span class="lineno">  9</span>
<a id="line10"></a><span class="lineno"> 10</span><span class="line">#ifndef VSIP_CORE_PAR_ASSIGN_BLOCK_VECTOR_HPP</span>
<a id="line11"></a><span class="lineno"> 11</span><span class="line">#define VSIP_CORE_PAR_ASSIGN_BLOCK_VECTOR_HPP</span>
<a id="line12"></a><span class="lineno"> 12</span>
<a id="line13"></a><span class="lineno"> 13</span><span class="line"><span class="comment">/***********************************************************************</span></span>
<a id="line14"></a><span class="lineno"> 14</span><span class="line"><span class="comment">  Included Files</span></span>
<a id="line15"></a><span class="lineno"> 15</span><span class="line"><span class="comment">***********************************************************************/</span></span>
<a id="line16"></a><span class="lineno"> 16</span>
<a id="line17"></a><span class="lineno"> 17</span><span class="line">#include &lt;vector&gt;</span>
<a id="line18"></a><span class="lineno"> 18</span><span class="line">#include &lt;algorithm&gt;</span>
<a id="line19"></a><span class="lineno"> 19</span>
<a id="line20"></a><span class="lineno"> 20</span><span class="line">#include &lt;vsip/support.hpp&gt;</span>
<a id="line21"></a><span class="lineno"> 21</span><span class="line">#include &lt;vsip/domain.hpp&gt;</span>
<a id="line22"></a><span class="lineno"> 22</span><span class="line">#include &lt;vsip/core/parallel/services.hpp&gt;</span>
<a id="line23"></a><span class="lineno"> 23</span><span class="line">#include &lt;vsip/core/profile.hpp&gt;</span>
<a id="line24"></a><span class="lineno"> 24</span><span class="line">#include &lt;vsip/core/parallel/assign.hpp&gt;</span>
<a id="line25"></a><span class="lineno"> 25</span><span class="line">#include &lt;vsip/core/adjust_layout.hpp&gt;</span>
<a id="line26"></a><span class="lineno"> 26</span>
<a id="line27"></a><span class="lineno"> 27</span><span class="line"><span class="comment">// Verbosity level:</span></span>
<a id="line28"></a><span class="lineno"> 28</span><span class="line"><span class="comment">//  0 - no debug info</span></span>
<a id="line29"></a><span class="lineno"> 29</span><span class="line"><span class="comment">//  1 - show functions called</span></span>
<a id="line30"></a><span class="lineno"> 30</span><span class="line"><span class="comment">//  2 - message size details</span></span>
<a id="line31"></a><span class="lineno"> 31</span><span class="line"><span class="comment">//  3 - data values</span></span>
<a id="line32"></a><span class="lineno"> 32</span>
<a id="line33"></a><span class="lineno"> 33</span><span class="line">#define VSIP_IMPL_ABV_VERBOSE 0</span>
<a id="line34"></a><span class="lineno"> 34</span>
<a id="line35"></a><span class="lineno"> 35</span>
<a id="line36"></a><span class="lineno"> 36</span>
<a id="line37"></a><span class="lineno"> 37</span><span class="line"><span class="comment">/***********************************************************************</span></span>
<a id="line38"></a><span class="lineno"> 38</span><span class="line"><span class="comment">  Declarations</span></span>
<a id="line39"></a><span class="lineno"> 39</span><span class="line"><span class="comment">***********************************************************************/</span></span>
<a id="line40"></a><span class="lineno"> 40</span>
<a id="line41"></a><span class="lineno"> 41</span><span class="line"><span class="keyword">namespace</span> <a href="../../../../Scopes/vsip.html" title="namespace vsip">vsip</a></span>
<a id="line42"></a><span class="lineno"> 42</span><span class="line">{</span>
<a id="line43"></a><span class="lineno"> 43</span>
<a id="line44"></a><span class="lineno"> 44</span><span class="line"><span class="keyword">namespace</span> <a href="../../../../Scopes/vsip/impl.html" title="namespace vsip::impl">impl</a></span>
<a id="line45"></a><span class="lineno"> 45</span><span class="line">{</span>
<a id="line46"></a><span class="lineno"> 46</span>
<a id="line47"></a><span class="lineno"> 47</span>
<a id="line48"></a><span class="lineno"> 48</span>
<a id="line49"></a><span class="lineno"> 49</span><span class="line"><span class="comment">// Block-vector parallel assignment.</span></span>
<a id="line50"></a><span class="lineno"> 50</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line51"></a><span class="lineno"> 51</span><span class="line">	  typename       T1,</span>
<a id="line52"></a><span class="lineno"> 52</span><span class="line">	  typename       T2,</span>
<a id="line53"></a><span class="lineno"> 53</span><span class="line">	  typename       Block1,</span>
<a id="line54"></a><span class="lineno"> 54</span><span class="line">	  typename       Block2&gt;</span>
<a id="line55"></a><span class="lineno"> 55</span><span class="line"><span class="keyword">class</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html" title="class vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;</a></span>
<a id="line56"></a><span class="lineno"> 56</span><span class="line">  : <a href="../../../../Scopes/vsip/impl/Compile_time_assert.html" title="struct vsip::impl::Compile_time_assert">Compile_time_assert</a>&lt;Is_split_block&lt;Block1&gt;::value ==</span>
<a id="line57"></a><span class="lineno"> 57</span><span class="line">                        Is_split_block&lt;Block2&gt;::value&gt;</span>
<a id="line58"></a><span class="lineno"> 58</span><span class="line">{</span>
<a id="line59"></a><span class="lineno"> 59</span><span class="line">  static <a href="../../../../Scopes/vsip.html#dimension_type" title="typedef vsip::dimension_type">dimension_type const</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dim" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dim">dim</a> = Dim;</span>
<a id="line60"></a><span class="lineno"> 60</span>
<a id="line61"></a><span class="lineno"> 61</span><span class="line">  <span class="comment">// disable_copy should only be set to true for testing purposes.  It</span></span>
<a id="line62"></a><span class="lineno"> 62</span><span class="line"><span class="comment">  // disables direct copy of data when source and destination are on</span></span>
<a id="line63"></a><span class="lineno"> 63</span><span class="line"><span class="comment">  // the same processor, causing chains to be built on both sides.</span></span>
<a id="line64"></a><span class="lineno"> 64</span><span class="line"><span class="comment">  // This is helps cover chain-to-chain copies for par-services-none.</span></span>
<a id="line65"></a><span class="lineno"> 65</span><span class="line">  static <span class="keyword">bool const</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#disable_copy" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::disable_copy">disable_copy</a> = false;</span>
<a id="line66"></a><span class="lineno"> 66</span>
<a id="line67"></a><span class="lineno"> 67</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Distributed_local_block.html#type" title="typedef vsip::impl::Distributed_local_block::type">typename Distributed_local_block&lt;Block1&gt;::type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_local_block" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_local_block">dst_local_block</a>;</span>
<a id="line68"></a><span class="lineno"> 68</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Distributed_local_block.html#type" title="typedef vsip::impl::Distributed_local_block::type">typename Distributed_local_block&lt;Block2&gt;::type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_local_block" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_local_block">src_local_block</a>;</span>
<a id="line69"></a><span class="lineno"> 69</span>
<a id="line70"></a><span class="lineno"> 70</span><span class="line">  <span class="keyword">typedef</span> typename View_of_dim&lt;dim, T1, dst_local_block&gt;::type</span>
<a id="line71"></a><span class="lineno"> 71</span><span class="line">		<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_lview_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_lview_type">dst_lview_type</a>;</span>
<a id="line72"></a><span class="lineno"> 72</span>
<a id="line73"></a><span class="lineno"> 73</span><span class="line">  <span class="keyword">typedef</span> typename View_of_dim&lt;dim, T2, src_local_block&gt;::const_type</span>
<a id="line74"></a><span class="lineno"> 74</span><span class="line">		<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_lview_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_lview_type">src_lview_type</a>;</span>
<a id="line75"></a><span class="lineno"> 75</span>
<a id="line76"></a><span class="lineno"> 76</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Block_layout.html#layout_type" title="typedef vsip::impl::Block_layout::layout_type">typename Block_layout&lt;src_local_block&gt;::layout_type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#raw_src_lp" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::raw_src_lp">raw_src_lp</a>;</span>
<a id="line77"></a><span class="lineno"> 77</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Block_layout.html#layout_type" title="typedef vsip::impl::Block_layout::layout_type">typename Block_layout&lt;dst_local_block&gt;::layout_type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#raw_dst_lp" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::raw_dst_lp">raw_dst_lp</a>;</span>
<a id="line78"></a><span class="lineno"> 78</span>
<a id="line79"></a><span class="lineno"> 79</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Adjust_layout_pack.html#type" title="typedef vsip::impl::Adjust_layout_pack::type">typename Adjust_layout_pack&lt;Stride_unit_dense, raw_src_lp&gt;::type</a></span>
<a id="line80"></a><span class="lineno"> 80</span><span class="line">		<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_lp" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_lp">src_lp</a>;</span>
<a id="line81"></a><span class="lineno"> 81</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Adjust_layout_pack.html#type" title="typedef vsip::impl::Adjust_layout_pack::type">typename Adjust_layout_pack&lt;Stride_unit_dense, raw_dst_lp&gt;::type</a></span>
<a id="line82"></a><span class="lineno"> 82</span><span class="line">		<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_lp" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_lp">dst_lp</a>;</span>
<a id="line83"></a><span class="lineno"> 83</span>
<a id="line84"></a><span class="lineno"> 84</span><span class="line">  <span class="keyword">typedef</span> impl::<a href="../../../../Scopes/vsip/impl/Persistent_ext_data.html" title="class vsip::impl::Persistent_ext_data">Persistent_ext_data</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_local_block" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_local_block">src_local_block</a>, src_lp&gt; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_ext_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_ext_type">src_ext_type</a>;</span>
<a id="line85"></a><span class="lineno"> 85</span><span class="line">  <span class="keyword">typedef</span> impl::<a href="../../../../Scopes/vsip/impl/Persistent_ext_data.html" title="class vsip::impl::Persistent_ext_data">Persistent_ext_data</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_local_block" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_local_block">dst_local_block</a>, dst_lp&gt; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_ext_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_ext_type">dst_ext_type</a>;</span>
<a id="line86"></a><span class="lineno"> 86</span>
<a id="line87"></a><span class="lineno"> 87</span><span class="line">  <span class="keyword">typedef</span> typename Block1::map_type <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_appmap_t" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_appmap_t">dst_appmap_t</a>;</span>
<a id="line88"></a><span class="lineno"> 88</span><span class="line">  <span class="keyword">typedef</span> typename Block2::map_type <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_appmap_t" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_appmap_t">src_appmap_t</a>;</span>
<a id="line89"></a><span class="lineno"> 89</span>
<a id="line90"></a><span class="lineno"> 90</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/Block_layout.html#order_type" title="typedef vsip::impl::Block_layout::order_type">typename Block_layout&lt;Block1&gt;::order_type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_order_t" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_order_t">dst_order_t</a>;</span>
<a id="line91"></a><span class="lineno"> 91</span>
<a id="line92"></a><span class="lineno"> 92</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#request_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::request_type">request_type</a>;</span>
<a id="line93"></a><span class="lineno"> 93</span><span class="line">  <span class="keyword">typedef</span> <a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#chain_type" title="typedef vsip::impl::par_services_none::Communicator::chain_type">impl::Communicator::chain_type</a>   <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#chain_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::chain_type">chain_type</a>;</span>
<a id="line94"></a><span class="lineno"> 94</span>
<a id="line95"></a><span class="lineno"> 95</span><span class="line">  <span class="comment">/// A Msg_record holds a piece of a data transfer that together</span></span>
<a id="line96"></a><span class="lineno"> 96</span><span class="line"><span class="comment">  /// describe a complete communication.</span></span>
<a id="line97"></a><span class="lineno"> 97</span><span class="line"><span class="comment">  ///</span></span>
<a id="line98"></a><span class="lineno"> 98</span><span class="line"><span class="comment">  /// Members:</span></span>
<a id="line99"></a><span class="lineno"> 99</span><span class="line"><span class="comment">  ///   PROC_ is the remote processor (to send to or receive from),</span></span>
<a id="line100"></a><span class="lineno">100</span><span class="line"><span class="comment">  ///   SUBBLOCK_ is the local subblock to,</span></span>
<a id="line101"></a><span class="lineno">101</span><span class="line"><span class="comment">  ///   DATA_ is the raw data pointer of the local subblock,</span></span>
<a id="line102"></a><span class="lineno">102</span><span class="line"><span class="comment">  ///   CHAIN_ is the DMA chain representing the data from subblock_</span></span>
<a id="line103"></a><span class="lineno">103</span><span class="line"><span class="comment">  ///      to send.</span></span>
<a id="line104"></a><span class="lineno">104</span><span class="line"><span class="comment">  ///</span></span>
<a id="line105"></a><span class="lineno">105</span><span class="line"><span class="comment">  /// Notes:</span></span>
<a id="line106"></a><span class="lineno">106</span><span class="line"><span class="comment">  ///   [1] CHAIN_ completely describes the data to send/receive,</span></span>
<a id="line107"></a><span class="lineno">107</span><span class="line"><span class="comment">  ///       but it is dependent on the distributed blocks storage</span></span>
<a id="line108"></a><span class="lineno">108</span><span class="line"><span class="comment">  ///       location remaining unchanged from when the list is built</span></span>
<a id="line109"></a><span class="lineno">109</span><span class="line"><span class="comment">  ///       to when it is executed.  SUBBLOCK_ and DATA_ are stored</span></span>
<a id="line110"></a><span class="lineno">110</span><span class="line"><span class="comment">  ///       to check consistentcy and potentially update CHAIN_ if</span></span>
<a id="line111"></a><span class="lineno">111</span><span class="line"><span class="comment">  ///       the storage location changes.</span></span>
<a id="line112"></a><span class="lineno">112</span>
<a id="line113"></a><span class="lineno">113</span><span class="line">  <span class="keyword">struct</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html" title="struct vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record">Msg_record</a></span>
<a id="line114"></a><span class="lineno">114</span><span class="line">  {</span>
<a id="line115"></a><span class="lineno">115</span><span class="line">    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html#Msg_record_lprocessor_type_cindex_type_cstride_type_clength_type_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record::Msg_record(processor_type,index_type,stride_type,length_type)">Msg_record</a>(<a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a> proc, <a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a> sb, <a href="../../../../Scopes/vsip.html#stride_type" title="typedef vsip::stride_type">stride_type</a> offset,</span>
<a id="line116"></a><span class="lineno">116</span><span class="line">	       <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a> size)</span>
<a id="line117"></a><span class="lineno">117</span><span class="line">      : proc_    (proc),</span>
<a id="line118"></a><span class="lineno">118</span><span class="line">        subblock_(sb),</span>
<a id="line119"></a><span class="lineno">119</span><span class="line">	offset_  (offset),</span>
<a id="line120"></a><span class="lineno">120</span><span class="line">	size_    (size)</span>
<a id="line121"></a><span class="lineno">121</span><span class="line">      {}</span>
<a id="line122"></a><span class="lineno">122</span>
<a id="line123"></a><span class="lineno">123</span><span class="line">  <span class="keyword">public</span>:</span>
<a id="line124"></a><span class="lineno">124</span><span class="line">    <a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a>      <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html#proc_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record::proc_">proc_</a>;    <span class="comment">// destination processor</span></span>
<a id="line125"></a><span class="lineno">125</span><span class="line">    <a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a>          <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html#subblock_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record::subblock_">subblock_</a>;</span>
<a id="line126"></a><span class="lineno">126</span><span class="line">    <a href="../../../../Scopes/vsip.html#stride_type" title="typedef vsip::stride_type">stride_type</a>         <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html#offset_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record::offset_">offset_</a>;</span>
<a id="line127"></a><span class="lineno">127</span><span class="line">    <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a>         <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html#size_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record::size_">size_</a>;</span>
<a id="line128"></a><span class="lineno">128</span><span class="line">  };</span>
<a id="line129"></a><span class="lineno">129</span>
<a id="line130"></a><span class="lineno">130</span>
<a id="line131"></a><span class="lineno">131</span>
<a id="line132"></a><span class="lineno">132</span><span class="line">  <span class="comment">/// A Copy_record holds part of a data transfer where the source</span></span>
<a id="line133"></a><span class="lineno">133</span><span class="line"><span class="comment">  /// and destination processors are the same.</span></span>
<a id="line134"></a><span class="lineno">134</span><span class="line"><span class="comment">  ///</span></span>
<a id="line135"></a><span class="lineno">135</span><span class="line"><span class="comment">  /// Members:</span></span>
<a id="line136"></a><span class="lineno">136</span><span class="line"><span class="comment">  ///   SRC_SB_ is the source local subblock,</span></span>
<a id="line137"></a><span class="lineno">137</span><span class="line"><span class="comment">  ///   DST_SB_ is the destination local subblock,</span></span>
<a id="line138"></a><span class="lineno">138</span><span class="line"><span class="comment">  ///   SRC_DOM_ is the local domain within the source subblock to transfer,</span></span>
<a id="line139"></a><span class="lineno">139</span><span class="line"><span class="comment">  ///   DST_DOM_ is the local domain within the destination subblock to</span></span>
<a id="line140"></a><span class="lineno">140</span><span class="line"><span class="comment">  ///      transfer.</span></span>
<a id="line141"></a><span class="lineno">141</span>
<a id="line142"></a><span class="lineno">142</span><span class="line">  <span class="keyword">struct</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html" title="struct vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record">Copy_record</a></span>
<a id="line143"></a><span class="lineno">143</span><span class="line">  {</span>
<a id="line144"></a><span class="lineno">144</span><span class="line">    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html#Copy_record_lindex_type_cindex_type_cDomain_LDim_R_cDomain_LDim_R_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record::Copy_record(index_type,index_type,Domain&lt;Dim&gt;,Domain&lt;Dim&gt;)">Copy_record</a>(<a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a> src_sb, <a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a> dst_sb,</span>
<a id="line145"></a><span class="lineno">145</span><span class="line">	       <a href="../../../../Scopes/vsip/Domain.html" title="class vsip::Domain">Domain</a>&lt;Dim&gt; src_dom,</span>
<a id="line146"></a><span class="lineno">146</span><span class="line">	       <a href="../../../../Scopes/vsip/Domain.html" title="class vsip::Domain">Domain</a>&lt;Dim&gt; dst_dom)</span>
<a id="line147"></a><span class="lineno">147</span><span class="line">      : src_sb_  (src_sb),</span>
<a id="line148"></a><span class="lineno">148</span><span class="line">        dst_sb_  (dst_sb),</span>
<a id="line149"></a><span class="lineno">149</span><span class="line">	src_dom_ (src_dom),</span>
<a id="line150"></a><span class="lineno">150</span><span class="line">	dst_dom_ (dst_dom)</span>
<a id="line151"></a><span class="lineno">151</span><span class="line">      {}</span>
<a id="line152"></a><span class="lineno">152</span>
<a id="line153"></a><span class="lineno">153</span><span class="line">  <span class="keyword">public</span>:</span>
<a id="line154"></a><span class="lineno">154</span><span class="line">    <a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a>     <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html#src_sb_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record::src_sb_">src_sb_</a>;    <span class="comment">// destination processor</span></span>
<a id="line155"></a><span class="lineno">155</span><span class="line">    <a href="../../../../Scopes/vsip.html#index_type" title="typedef vsip::index_type">index_type</a>     <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html#dst_sb_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record::dst_sb_">dst_sb_</a>;</span>
<a id="line156"></a><span class="lineno">156</span><span class="line">    <a href="../../../../Scopes/vsip/Domain.html" title="class vsip::Domain">Domain</a>&lt;Dim&gt;    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html#src_dom_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record::src_dom_">src_dom_</a>;</span>
<a id="line157"></a><span class="lineno">157</span><span class="line">    <a href="../../../../Scopes/vsip/Domain.html" title="class vsip::Domain">Domain</a>&lt;Dim&gt;    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html#dst_dom_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record::dst_dom_">dst_dom_</a>;</span>
<a id="line158"></a><span class="lineno">158</span><span class="line">  };</span>
<a id="line159"></a><span class="lineno">159</span>
<a id="line160"></a><span class="lineno">160</span>
<a id="line161"></a><span class="lineno">161</span><span class="line">  <span class="comment">// Constructor.</span></span>
<a id="line162"></a><span class="lineno">162</span><span class="line"><span class="keyword">public</span>:</span>
<a id="line163"></a><span class="lineno">163</span><span class="line">  <a href="" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Par_assign(View_of_dim::type,View_of_dim::const_type)">Par_assign</a>(</span>
<a id="line164"></a><span class="lineno">164</span><span class="line">    typename View_of_dim&lt;Dim, T1, Block1&gt;::type       dst,</span>
<a id="line165"></a><span class="lineno">165</span><span class="line">    typename View_of_dim&lt;Dim, T2, Block2&gt;::const_type src)</span>
<a id="line166"></a><span class="lineno">166</span><span class="line">    : dst_      (dst),</span>
<a id="line167"></a><span class="lineno">167</span><span class="line">      src_      (src.block()),</span>
<a id="line168"></a><span class="lineno">168</span><span class="line">      dst_am_   (dst_.block().map()),</span>
<a id="line169"></a><span class="lineno">169</span><span class="line">      src_am_   (src_.block().map()),</span>
<a id="line170"></a><span class="lineno">170</span><span class="line">      comm_     (dst_am_.impl_comm()),</span>
<a id="line171"></a><span class="lineno">171</span><span class="line">      send_list (),</span>
<a id="line172"></a><span class="lineno">172</span><span class="line">      recv_list (),</span>
<a id="line173"></a><span class="lineno">173</span><span class="line">      copy_list (),</span>
<a id="line174"></a><span class="lineno">174</span><span class="line">      req_list  (),</span>
<a id="line175"></a><span class="lineno">175</span><span class="line">      msg_count (0),</span>
<a id="line176"></a><span class="lineno">176</span><span class="line">      src_ext_  (src_.local().block(), impl::SYNC_IN),</span>
<a id="line177"></a><span class="lineno">177</span><span class="line">      dst_ext_  (dst_.local().block(), impl::SYNC_OUT)</span>
<a id="line178"></a><span class="lineno">178</span><span class="line">  {</span>
<a id="line179"></a><span class="lineno">179</span><span class="line">    profile::<a href="../../../../Scopes/vsip/impl/profile/Scope.html" title="class vsip::impl::profile::Scope">Scope</a>&lt;<a href="../../../../Scopes/vsip/impl/profile.html#par" title="enumerator vsip::impl::profile::par">profile::par</a>&gt; <a href="" title="local variable scope">scope</a>(&quot;Par_assign&lt;Blkvec_assign&gt;-cons&quot;);</span>
<a id="line180"></a><span class="lineno">180</span><span class="line">    <a href="" title="macro call">assert</a>(src_am_.impl_comm() == dst_am_.impl_comm());</span>
<a id="line181"></a><span class="lineno">181</span>
<a id="line182"></a><span class="lineno">182</span><span class="line">    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_send_list()">build_send_list</a>();</span>
<a id="line183"></a><span class="lineno">183</span><span class="line">    <span class="keyword">if</span> (!disable_copy)</span>
<a id="line184"></a><span class="lineno">184</span><span class="line">      <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_copy_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_copy_list()">build_copy_list</a>();</span>
<a id="line185"></a><span class="lineno">185</span><span class="line">    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_recv_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_recv_list()">build_recv_list</a>();</span>
<a id="line186"></a><span class="lineno">186</span><span class="line">  }</span>
<a id="line187"></a><span class="lineno">187</span>
<a id="line188"></a><span class="lineno">188</span><span class="line">  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#_tPar_assign_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::~Par_assign()">~Par_assign</a>()</span>
<a id="line189"></a><span class="lineno">189</span><span class="line">  {</span>
<a id="line190"></a><span class="lineno">190</span><span class="line">    <span class="comment">// At destruction, the list of outstanding sends should be empty.</span></span>
<a id="line191"></a><span class="lineno">191</span><span class="line"><span class="comment">    // This would be non-empty if:</span></span>
<a id="line192"></a><span class="lineno">192</span><span class="line"><span class="comment">    //  - Par_assign did not to clear the lists after</span></span>
<a id="line193"></a><span class="lineno">193</span><span class="line"><span class="comment">    //    processing it (library design error), or</span></span>
<a id="line194"></a><span class="lineno">194</span><span class="line"><span class="comment">    //  - User executed send() without a corresponding wait().</span></span>
<a id="line195"></a><span class="lineno">195</span><span class="line">    <a href="" title="macro call">assert</a>(req_list.size() == 0);</span>
<a id="line196"></a><span class="lineno">196</span><span class="line">  }</span>
<a id="line197"></a><span class="lineno">197</span>
<a id="line198"></a><span class="lineno">198</span>
<a id="line199"></a><span class="lineno">199</span><span class="line">  <span class="comment">// Implementation functions.</span></span>
<a id="line200"></a><span class="lineno">200</span><span class="line"><span class="keyword">private</span>:</span>
<a id="line201"></a><span class="lineno">201</span>
<a id="line202"></a><span class="lineno">202</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_send_list()">build_send_list</a>();</span>
<a id="line203"></a><span class="lineno">203</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_recv_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_recv_list()">build_recv_list</a>();</span>
<a id="line204"></a><span class="lineno">204</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#build_copy_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::build_copy_list()">build_copy_list</a>();</span>
<a id="line205"></a><span class="lineno">205</span>
<a id="line206"></a><span class="lineno">206</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_send_list()">exec_send_list</a>();</span>
<a id="line207"></a><span class="lineno">207</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_recv_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_recv_list()">exec_recv_list</a>();</span>
<a id="line208"></a><span class="lineno">208</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_copy_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_copy_list()">exec_copy_list</a>();</span>
<a id="line209"></a><span class="lineno">209</span>
<a id="line210"></a><span class="lineno">210</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#wait_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::wait_send_list()">wait_send_list</a>();</span>
<a id="line211"></a><span class="lineno">211</span>
<a id="line212"></a><span class="lineno">212</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#cleanup_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::cleanup()">cleanup</a>() {}	<span class="comment">// Cleanup send_list buffers.</span></span>
<a id="line213"></a><span class="lineno">213</span>
<a id="line214"></a><span class="lineno">214</span>
<a id="line215"></a><span class="lineno">215</span><span class="line">  <span class="comment">// Invoke the parallel assignment</span></span>
<a id="line216"></a><span class="lineno">216</span><span class="line"><span class="keyword">public</span>:</span>
<a id="line217"></a><span class="lineno">217</span><span class="line">  <span class="keyword">void</span> <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#operator_l_r_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::operator()()">operator()</a>()</span>
<a id="line218"></a><span class="lineno">218</span><span class="line">  {</span>
<a id="line219"></a><span class="lineno">219</span><span class="line">    <span class="keyword">if</span> (<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#send_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::send_list">send_list</a>.<a href="" title="member function std::vector::size()const">size</a>() &gt; <span class="literal">0</span>) <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_send_list()">exec_send_list</a>();</span>
<a id="line220"></a><span class="lineno">220</span><span class="line">    <span class="keyword">if</span> (<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#copy_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::copy_list">copy_list</a>.<a href="" title="member function std::vector::size()const">size</a>() &gt; <span class="literal">0</span>) <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_copy_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_copy_list()">exec_copy_list</a>();</span>
<a id="line221"></a><span class="lineno">221</span><span class="line">    <span class="keyword">if</span> (<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#recv_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::recv_list">recv_list</a>.<a href="" title="member function std::vector::size()const">size</a>() &gt; <span class="literal">0</span>) <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#exec_recv_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::exec_recv_list()">exec_recv_list</a>();</span>
<a id="line222"></a><span class="lineno">222</span>
<a id="line223"></a><span class="lineno">223</span><span class="line">    <span class="keyword">if</span> (<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#req_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::req_list">req_list</a>.<a href="" title="member function std::vector::size()const">size</a>() &gt; <span class="literal">0</span>)  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#wait_send_list_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::wait_send_list()">wait_send_list</a>();</span>
<a id="line224"></a><span class="lineno">224</span>
<a id="line225"></a><span class="lineno">225</span><span class="line">    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#cleanup_l_r" title="member function vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::cleanup()">cleanup</a>();</span>
<a id="line226"></a><span class="lineno">226</span><span class="line">  }</span>
<a id="line227"></a><span class="lineno">227</span>
<a id="line228"></a><span class="lineno">228</span>
<a id="line229"></a><span class="lineno">229</span><span class="line">  <span class="comment">// Private member data.</span></span>
<a id="line230"></a><span class="lineno">230</span><span class="line"><span class="keyword">private</span>:</span>
<a id="line231"></a><span class="lineno">231</span><span class="line">  typename View_of_dim&lt;Dim, T1, Block1&gt;::type       <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_">dst_</a>;</span>
<a id="line232"></a><span class="lineno">232</span><span class="line">  typename View_of_dim&lt;Dim, T2, Block2&gt;::const_type <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_">src_</a>;</span>
<a id="line233"></a><span class="lineno">233</span>
<a id="line234"></a><span class="lineno">234</span><span class="line">  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_appmap_t" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_appmap_t">dst_appmap_t const</a>&amp; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_am_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_am_">dst_am_</a>;</span>
<a id="line235"></a><span class="lineno">235</span><span class="line">  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_appmap_t" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_appmap_t">src_appmap_t const</a>&amp; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_am_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_am_">src_am_</a>;</span>
<a id="line236"></a><span class="lineno">236</span><span class="line">  <a href="../../../../Scopes/vsip/impl.html#Communicator" title="typedef vsip::impl::Communicator">impl::Communicator</a>&amp; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#comm_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::comm_">comm_</a>;</span>
<a id="line237"></a><span class="lineno">237</span>
<a id="line238"></a><span class="lineno">238</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html" title="struct vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record">Msg_record</a>&gt;    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#send_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::send_list">send_list</a>;</span>
<a id="line239"></a><span class="lineno">239</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Msg_record.html" title="struct vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Msg_record">Msg_record</a>&gt;    <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#recv_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::recv_list">recv_list</a>;</span>
<a id="line240"></a><span class="lineno">240</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R/Copy_record.html" title="struct vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::Copy_record">Copy_record</a>&gt;   <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#copy_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::copy_list">copy_list</a>;</span>
<a id="line241"></a><span class="lineno">241</span>
<a id="line242"></a><span class="lineno">242</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#request_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::request_type">request_type</a>&gt; <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#req_list" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::req_list">req_list</a>;</span>
<a id="line243"></a><span class="lineno">243</span>
<a id="line244"></a><span class="lineno">244</span><span class="line">  <span class="keyword">int</span>                       <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#msg_count" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::msg_count">msg_count</a>;</span>
<a id="line245"></a><span class="lineno">245</span>
<a id="line246"></a><span class="lineno">246</span><span class="line">  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_ext_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_ext_type">src_ext_type</a>              <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#src_ext_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::src_ext_">src_ext_</a>;</span>
<a id="line247"></a><span class="lineno">247</span><span class="line">  <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_ext_type" title="typedef vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_ext_type">dst_ext_type</a>              <a href="../../../../Scopes/vsip/impl/Par_assign.LDim.cT1.cT2.cBlock1.cBlock2.cBlkvec_assign.R.html#dst_ext_" title="data member vsip::impl::Par_assign&lt;Dim,T1,T2,Block1,Block2,Blkvec_assign&gt;::dst_ext_">dst_ext_</a>;</span>
<a id="line248"></a><span class="lineno">248</span><span class="line">};</span>
<a id="line249"></a><span class="lineno">249</span>
<a id="line250"></a><span class="lineno">250</span>
<a id="line251"></a><span class="lineno">251</span>
<a id="line252"></a><span class="lineno">252</span><span class="line"><span class="comment">/***********************************************************************</span></span>
<a id="line253"></a><span class="lineno">253</span><span class="line"><span class="comment">  Definitions</span></span>
<a id="line254"></a><span class="lineno">254</span><span class="line"><span class="comment">***********************************************************************/</span></span>
<a id="line255"></a><span class="lineno">255</span>
<a id="line256"></a><span class="lineno">256</span><span class="line"><span class="comment">// Overload set for send, abstracts handling of interleaved- and</span></span>
<a id="line257"></a><span class="lineno">257</span><span class="line"><span class="comment">// split- complex.</span></span>
<a id="line258"></a><span class="lineno">258</span>
<a id="line259"></a><span class="lineno">259</span><span class="line">template &lt;typename T&gt;</span>
<a id="line260"></a><span class="lineno">260</span><span class="line"><span class="keyword">void</span></span>
<a id="line261"></a><span class="lineno">261</span><span class="line"><a href="" title="function template vsip::impl::send(Communicator&amp;,processor_type,T*,length_type,std::vector&lt;par_services_none::Communicator::request_type&gt;&amp;)">send</a>(</span>
<a id="line262"></a><span class="lineno">262</span><span class="line">  <a href="../../../../Scopes/vsip/impl.html#Communicator" title="typedef vsip::impl::Communicator">impl::Communicator</a>&amp;                            comm,</span>
<a id="line263"></a><span class="lineno">263</span><span class="line">  <a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a>                                 proc,</span>
<a id="line264"></a><span class="lineno">264</span><span class="line">  T*                                             data,</span>
<a id="line265"></a><span class="lineno">265</span><span class="line">  <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a>                                    size,</span>
<a id="line266"></a><span class="lineno">266</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a>&gt;&amp; req_list)</span>
<a id="line267"></a><span class="lineno">267</span><span class="line">{</span>
<a id="line268"></a><span class="lineno">268</span><span class="line">  <a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a>   <a href="" title="local variable req">req</a>;</span>
<a id="line269"></a><span class="lineno">269</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#send_lprocessor_type_cT_S_clength_type_crequest_type_A_r" title="member function template vsip::impl::par_services_none::Communicator::send(processor_type,T*,length_type,request_type&amp;)">send</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>, <a href="" title="parameter size">size</a>, <a href="" title="local variable req">req</a>);</span>
<a id="line270"></a><span class="lineno">270</span><span class="line">  <a href="" title="parameter req_list">req_list</a>.<a href="" title="member function std::vector::push_back(const value_type&amp;)">push_back</a>(<a href="" title="local variable req">req</a>);</span>
<a id="line271"></a><span class="lineno">271</span><span class="line">}</span>
<a id="line272"></a><span class="lineno">272</span>
<a id="line273"></a><span class="lineno">273</span>
<a id="line274"></a><span class="lineno">274</span>
<a id="line275"></a><span class="lineno">275</span><span class="line">template &lt;typename T&gt;</span>
<a id="line276"></a><span class="lineno">276</span><span class="line"><span class="keyword">void</span></span>
<a id="line277"></a><span class="lineno">277</span><span class="line"><a href="" title="function template vsip::impl::send(Communicator&amp;,processor_type,const std::pair&lt;T*,T*&gt;&amp;,length_type,std::vector&lt;par_services_none::Communicator::request_type&gt;&amp;)">send</a>(</span>
<a id="line278"></a><span class="lineno">278</span><span class="line">  <a href="../../../../Scopes/vsip/impl.html#Communicator" title="typedef vsip::impl::Communicator">impl::Communicator</a>&amp;                            comm,</span>
<a id="line279"></a><span class="lineno">279</span><span class="line">  <a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a>                                 proc,</span>
<a id="line280"></a><span class="lineno">280</span><span class="line">  std::<a href="" title="struct std::pair">pair</a>&lt;T*, T*&gt; const&amp;                       data,</span>
<a id="line281"></a><span class="lineno">281</span><span class="line">  <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a>                                    size,</span>
<a id="line282"></a><span class="lineno">282</span><span class="line">  std::<a href="" title="class std::vector">vector</a>&lt;<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a>&gt;&amp; req_list)</span>
<a id="line283"></a><span class="lineno">283</span><span class="line">{</span>
<a id="line284"></a><span class="lineno">284</span><span class="line">  <a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a>   <a href="" title="local variable req1">req1</a>;</span>
<a id="line285"></a><span class="lineno">285</span><span class="line">  <a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#request_type" title="typedef vsip::impl::par_services_none::Communicator::request_type">impl::Communicator::request_type</a>   <a href="" title="local variable req2">req2</a>;</span>
<a id="line286"></a><span class="lineno">286</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#send_lprocessor_type_cT_S_clength_type_crequest_type_A_r" title="member function template vsip::impl::par_services_none::Communicator::send(processor_type,T*,length_type,request_type&amp;)">send</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>.<a href="" title="data member std::pair::first">first</a>,  <a href="" title="parameter size">size</a>, <a href="" title="local variable req1">req1</a>);</span>
<a id="line287"></a><span class="lineno">287</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#send_lprocessor_type_cT_S_clength_type_crequest_type_A_r" title="member function template vsip::impl::par_services_none::Communicator::send(processor_type,T*,length_type,request_type&amp;)">send</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>.<a href="" title="data member std::pair::second">second</a>, <a href="" title="parameter size">size</a>, <a href="" title="local variable req2">req2</a>);</span>
<a id="line288"></a><span class="lineno">288</span><span class="line">  <a href="" title="parameter req_list">req_list</a>.<a href="" title="member function std::vector::push_back(const value_type&amp;)">push_back</a>(<a href="" title="local variable req1">req1</a>);</span>
<a id="line289"></a><span class="lineno">289</span><span class="line">  <a href="" title="parameter req_list">req_list</a>.<a href="" title="member function std::vector::push_back(const value_type&amp;)">push_back</a>(<a href="" title="local variable req2">req2</a>);</span>
<a id="line290"></a><span class="lineno">290</span><span class="line">}</span>
<a id="line291"></a><span class="lineno">291</span>
<a id="line292"></a><span class="lineno">292</span>
<a id="line293"></a><span class="lineno">293</span>
<a id="line294"></a><span class="lineno">294</span><span class="line"><span class="comment">// Overload set for recv, abstracts handling of interleaved- and</span></span>
<a id="line295"></a><span class="lineno">295</span><span class="line"><span class="comment">// split- complex.</span></span>
<a id="line296"></a><span class="lineno">296</span>
<a id="line297"></a><span class="lineno">297</span><span class="line">template &lt;typename T&gt;</span>
<a id="line298"></a><span class="lineno">298</span><span class="line">inline <span class="keyword">void</span></span>
<a id="line299"></a><span class="lineno">299</span><span class="line"><a href="../../../../Scopes/vsip/impl.html#recv_lCommunicator_A_cprocessor_type_cT_S_clength_type_r" title="function template vsip::impl::recv(Communicator&amp;,processor_type,T*,length_type)">recv</a>(</span>
<a id="line300"></a><span class="lineno">300</span><span class="line">  <a href="../../../../Scopes/vsip/impl.html#Communicator" title="typedef vsip::impl::Communicator">impl::Communicator</a>&amp; comm,</span>
<a id="line301"></a><span class="lineno">301</span><span class="line">  <a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a>      proc,</span>
<a id="line302"></a><span class="lineno">302</span><span class="line">  T*                  data,</span>
<a id="line303"></a><span class="lineno">303</span><span class="line">  <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a>         size)</span>
<a id="line304"></a><span class="lineno">304</span><span class="line">{</span>
<a id="line305"></a><span class="lineno">305</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#recv_lprocessor_type_cT_S_clength_type_r" title="member function template vsip::impl::par_services_none::Communicator::recv(processor_type,T*,length_type)">recv</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>, <a href="" title="parameter size">size</a>);</span>
<a id="line306"></a><span class="lineno">306</span><span class="line">}</span>
<a id="line307"></a><span class="lineno">307</span>
<a id="line308"></a><span class="lineno">308</span>
<a id="line309"></a><span class="lineno">309</span>
<a id="line310"></a><span class="lineno">310</span><span class="line">template &lt;typename T&gt;</span>
<a id="line311"></a><span class="lineno">311</span><span class="line">inline <span class="keyword">void</span></span>
<a id="line312"></a><span class="lineno">312</span><span class="line"><a href="" title="function template vsip::impl::recv(Communicator&amp;,processor_type,const std::pair&lt;T*,T*&gt;&amp;,length_type)">recv</a>(</span>
<a id="line313"></a><span class="lineno">313</span><span class="line">  <a href="../../../../Scopes/vsip/impl.html#Communicator" title="typedef vsip::impl::Communicator">impl::Communicator</a>&amp;      comm,</span>
<a id="line314"></a><span class="lineno">314</span><span class="line">  <a href="../../../../Scopes/vsip.html#processor_type" title="typedef vsip::processor_type">processor_type</a>           proc,</span>
<a id="line315"></a><span class="lineno">315</span><span class="line">  std::<a href="" title="struct std::pair">pair</a>&lt;T*, T*&gt; const&amp; data,</span>
<a id="line316"></a><span class="lineno">316</span><span class="line">  <a href="../../../../Scopes/vsip.html#length_type" title="typedef vsip::length_type">length_type</a>              size)</span>
<a id="line317"></a><span class="lineno">317</span><span class="line">{</span>
<a id="line318"></a><span class="lineno">318</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#recv_lprocessor_type_cT_S_clength_type_r" title="member function template vsip::impl::par_services_none::Communicator::recv(processor_type,T*,length_type)">recv</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>.<a href="" title="data member std::pair::first">first</a>, <a href="" title="parameter size">size</a>);</span>
<a id="line319"></a><span class="lineno">319</span><span class="line">  <a href="" title="parameter comm">comm</a>.<a href="../../../../Scopes/vsip/impl/par_services_none/Communicator.html#recv_lprocessor_type_cT_S_clength_type_r" title="member function template vsip::impl::par_services_none::Communicator::recv(processor_type,T*,length_type)">recv</a>(<a href="" title="parameter proc">proc</a>, <a href="" title="parameter data">data</a>.<a href="" title="data member std::pair::second">second</a>, <a href="" title="parameter size">size</a>);</span>
<a id="line320"></a><span class="lineno">320</span><span class="line">}</span>
<a id="line321"></a><span class="lineno">321</span>
<a id="line322"></a><span class="lineno">322</span>
<a id="line323"></a><span class="lineno">323</span>
<a id="line324"></a><span class="lineno">324</span><span class="line">// Build the send_list, a list of processor-subblock-local_domain</span>
<a id="line325"></a><span class="lineno">325</span><span class="line">// records.  This can be done in advance of the actual assignment.</span>
<a id="line326"></a><span class="lineno">326</span>
<a id="line327"></a><span class="lineno">327</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line328"></a><span class="lineno">328</span><span class="line">	  typename       T1,</span>
<a id="line329"></a><span class="lineno">329</span><span class="line">	  typename       T2,</span>
<a id="line330"></a><span class="lineno">330</span><span class="line">	  typename       Block1,</span>
<a id="line331"></a><span class="lineno">331</span><span class="line">	  typename       Block2&gt;</span>
<a id="line332"></a><span class="lineno">332</span><span class="line">void</span>
<a id="line333"></a><span class="lineno">333</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::build_send_list()</span>
<a id="line334"></a><span class="lineno">334</span><span class="line">{</span>
<a id="line335"></a><span class="lineno">335</span><span class="line">  profile::Scope&lt;profile::par&gt; scope(&quot;Par_assign&lt;Blkvec_assign&gt;-build_send_list&quot;);</span>
<a id="line336"></a><span class="lineno">336</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line337"></a><span class="lineno">337</span>
<a id="line338"></a><span class="lineno">338</span><span class="line">  length_type dsize  = dst_am_.impl_working_size();</span>
<a id="line339"></a><span class="lineno">339</span><span class="line">  // std::min(dst_am_.num_subblocks(), dst_am_.impl_pvec().size());</span>
<a id="line340"></a><span class="lineno">340</span>
<a id="line341"></a><span class="lineno">341</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line342"></a><span class="lineno">342</span><span class="line">    std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line343"></a><span class="lineno">343</span><span class="line">	      &lt;&lt; &quot;build_send_list(dsize: &quot; &lt;&lt; dsize</span>
<a id="line344"></a><span class="lineno">344</span><span class="line">	      &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line345"></a><span class="lineno">345</span><span class="line">#endif</span>
<a id="line346"></a><span class="lineno">346</span>
<a id="line347"></a><span class="lineno">347</span><span class="line">  index_type src_sb = src_am_.subblock(rank);</span>
<a id="line348"></a><span class="lineno">348</span>
<a id="line349"></a><span class="lineno">349</span><span class="line">  // If multiple processors have the subblock, the first processor</span>
<a id="line350"></a><span class="lineno">350</span><span class="line">  // is responsible for sending it.</span>
<a id="line351"></a><span class="lineno">351</span>
<a id="line352"></a><span class="lineno">352</span><span class="line">  if (src_sb != no_subblock &amp;&amp;</span>
<a id="line353"></a><span class="lineno">353</span><span class="line">      *(src_am_.processor_begin(src_sb)) == rank)</span>
<a id="line354"></a><span class="lineno">354</span><span class="line">  {</span>
<a id="line355"></a><span class="lineno">355</span><span class="line">    <a href="" title="macro call">assert</a>(num_patches(src_, src_sb) == 1);</span>
<a id="line356"></a><span class="lineno">356</span><span class="line">    Domain&lt;dim&gt; src_dom  = global_domain(src_, src_sb, 0);</span>
<a id="line357"></a><span class="lineno">357</span><span class="line">    Domain&lt;dim&gt; src_ldom = local_domain (src_, src_sb, 0);</span>
<a id="line358"></a><span class="lineno">358</span>
<a id="line359"></a><span class="lineno">359</span><span class="line">    src_ext_.begin();</span>
<a id="line360"></a><span class="lineno">360</span>
<a id="line361"></a><span class="lineno">361</span><span class="line">    // Iterate over all processors</span>
<a id="line362"></a><span class="lineno">362</span><span class="line">    for (index_type pi=0; pi&lt;dsize; ++pi)</span>
<a id="line363"></a><span class="lineno">363</span><span class="line">    {</span>
<a id="line364"></a><span class="lineno">364</span><span class="line">      processor_type proc = dst_am_.impl_proc_from_rank(pi);</span>
<a id="line365"></a><span class="lineno">365</span>
<a id="line366"></a><span class="lineno">366</span><span class="line">      // Transfers that stay on this processor is handled by the copy_list.</span>
<a id="line367"></a><span class="lineno">367</span><span class="line">      if (!disable_copy &amp;&amp; proc == rank)</span>
<a id="line368"></a><span class="lineno">368</span><span class="line">	continue;</span>
<a id="line369"></a><span class="lineno">369</span>
<a id="line370"></a><span class="lineno">370</span><span class="line">      index_type dst_sb = dst_am_.subblock(proc);</span>
<a id="line371"></a><span class="lineno">371</span>
<a id="line372"></a><span class="lineno">372</span><span class="line">      if (dst_sb != no_subblock)</span>
<a id="line373"></a><span class="lineno">373</span><span class="line">      {</span>
<a id="line374"></a><span class="lineno">374</span><span class="line">	// Check to see if destination processor already has block</span>
<a id="line375"></a><span class="lineno">375</span><span class="line">	if (!disable_copy &amp;&amp; processor_has_block(src_am_, proc, src_sb))</span>
<a id="line376"></a><span class="lineno">376</span><span class="line">	  continue;</span>
<a id="line377"></a><span class="lineno">377</span>
<a id="line378"></a><span class="lineno">378</span><span class="line">	<a href="" title="macro call">assert</a>(num_patches(dst_, dst_sb) == 1);</span>
<a id="line379"></a><span class="lineno">379</span><span class="line">	Domain&lt;dim&gt; dst_dom  = global_domain(dst_, dst_sb, 0);</span>
<a id="line380"></a><span class="lineno">380</span><span class="line">	Domain&lt;dim&gt; intr;</span>
<a id="line381"></a><span class="lineno">381</span>
<a id="line382"></a><span class="lineno">382</span><span class="line">	if (intersect(src_dom, dst_dom, intr))</span>
<a id="line383"></a><span class="lineno">383</span><span class="line">	{</span>
<a id="line384"></a><span class="lineno">384</span><span class="line">	  Index&lt;dim&gt;  offset   = first(intr) - first(src_dom);</span>
<a id="line385"></a><span class="lineno">385</span><span class="line">	  Domain&lt;dim&gt; send_dom = domain(first(src_ldom) + offset,</span>
<a id="line386"></a><span class="lineno">386</span><span class="line">					extent(intr));</span>
<a id="line387"></a><span class="lineno">387</span>
<a id="line388"></a><span class="lineno">388</span><span class="line">	  stride_type xoff   = send_dom.first()  * src_ext_.stride(0);</span>
<a id="line389"></a><span class="lineno">389</span><span class="line">	  stride_type stride = send_dom.stride() * src_ext_.stride(0);</span>
<a id="line390"></a><span class="lineno">390</span><span class="line">	  length_type length = send_dom.length();</span>
<a id="line391"></a><span class="lineno">391</span><span class="line">	  <a href="" title="macro call">assert</a>(stride == 1);</span>
<a id="line392"></a><span class="lineno">392</span>
<a id="line393"></a><span class="lineno">393</span><span class="line">	  send_list.push_back(Msg_record(proc, src_sb, xoff, length));</span>
<a id="line394"></a><span class="lineno">394</span>
<a id="line395"></a><span class="lineno">395</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 2</span>
<a id="line396"></a><span class="lineno">396</span><span class="line">	      std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) send &quot;</span>
<a id="line397"></a><span class="lineno">397</span><span class="line">			&lt;&lt; rank &lt;&lt; &quot;/&quot; &lt;&lt; src_sb &lt;&lt; &quot;/&quot; &lt;&lt; 0</span>
<a id="line398"></a><span class="lineno">398</span><span class="line">			&lt;&lt; &quot; -&gt; &quot;</span>
<a id="line399"></a><span class="lineno">399</span><span class="line">			&lt;&lt; proc &lt;&lt; &quot;/&quot; &lt;&lt; dst_sb &lt;&lt; &quot;/&quot; &lt;&lt; 0</span>
<a id="line400"></a><span class="lineno">400</span><span class="line">			&lt;&lt; &quot; src: &quot; &lt;&lt; src_dom</span>
<a id="line401"></a><span class="lineno">401</span><span class="line">			&lt;&lt; &quot; dst: &quot; &lt;&lt; dst_dom</span>
<a id="line402"></a><span class="lineno">402</span><span class="line">			&lt;&lt; &quot; intr: &quot; &lt;&lt; intr</span>
<a id="line403"></a><span class="lineno">403</span><span class="line">			&lt;&lt; &quot; send: &quot; &lt;&lt; send_dom</span>
<a id="line404"></a><span class="lineno">404</span><span class="line">		// &lt;&lt; &quot; val: &quot; &lt;&lt; get(local_view, first(send_dom))</span>
<a id="line405"></a><span class="lineno">405</span><span class="line">			&lt;&lt; std::endl;</span>
<a id="line406"></a><span class="lineno">406</span><span class="line">#endif</span>
<a id="line407"></a><span class="lineno">407</span><span class="line">	}</span>
<a id="line408"></a><span class="lineno">408</span><span class="line">	profile::Scope&lt;profile::par&gt; </span>
<a id="line409"></a><span class="lineno">409</span><span class="line">          scope(&quot;Par_assign&lt;Blkvec_assign&gt;-build_send_list-d&quot;);</span>
<a id="line410"></a><span class="lineno">410</span><span class="line">      }</span>
<a id="line411"></a><span class="lineno">411</span><span class="line">    }</span>
<a id="line412"></a><span class="lineno">412</span><span class="line">    src_ext_.end();</span>
<a id="line413"></a><span class="lineno">413</span><span class="line">  }</span>
<a id="line414"></a><span class="lineno">414</span><span class="line">}</span>
<a id="line415"></a><span class="lineno">415</span>
<a id="line416"></a><span class="lineno">416</span>
<a id="line417"></a><span class="lineno">417</span>
<a id="line418"></a><span class="lineno">418</span><span class="line">// Build the recv_list, a list of processor-subblock-local_domain</span>
<a id="line419"></a><span class="lineno">419</span><span class="line">// records.  This can be done in advance of the actual assignment.</span>
<a id="line420"></a><span class="lineno">420</span>
<a id="line421"></a><span class="lineno">421</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line422"></a><span class="lineno">422</span><span class="line">	  typename       T1,</span>
<a id="line423"></a><span class="lineno">423</span><span class="line">	  typename       T2,</span>
<a id="line424"></a><span class="lineno">424</span><span class="line">	  typename       Block1,</span>
<a id="line425"></a><span class="lineno">425</span><span class="line">	  typename       Block2&gt;</span>
<a id="line426"></a><span class="lineno">426</span><span class="line">void</span>
<a id="line427"></a><span class="lineno">427</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::build_recv_list()</span>
<a id="line428"></a><span class="lineno">428</span><span class="line">{</span>
<a id="line429"></a><span class="lineno">429</span><span class="line">  profile::Scope&lt;profile::par&gt; </span>
<a id="line430"></a><span class="lineno">430</span><span class="line">    scope(&quot;Par_assign&lt;Blkvec_assign&gt;-build_recv_list&quot;);</span>
<a id="line431"></a><span class="lineno">431</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line432"></a><span class="lineno">432</span>
<a id="line433"></a><span class="lineno">433</span><span class="line">  length_type ssize  = src_am_.impl_working_size();</span>
<a id="line434"></a><span class="lineno">434</span>
<a id="line435"></a><span class="lineno">435</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line436"></a><span class="lineno">436</span><span class="line">    std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line437"></a><span class="lineno">437</span><span class="line">	      &lt;&lt; &quot;build_recv_list(ssize: &quot; &lt;&lt; ssize</span>
<a id="line438"></a><span class="lineno">438</span><span class="line">	      &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line439"></a><span class="lineno">439</span><span class="line">#endif</span>
<a id="line440"></a><span class="lineno">440</span>
<a id="line441"></a><span class="lineno">441</span><span class="line">  index_type dst_sb = dst_am_.subblock(rank);</span>
<a id="line442"></a><span class="lineno">442</span>
<a id="line443"></a><span class="lineno">443</span><span class="line">  if (dst_sb != no_subblock)</span>
<a id="line444"></a><span class="lineno">444</span><span class="line">  {</span>
<a id="line445"></a><span class="lineno">445</span><span class="line">    <a href="" title="macro call">assert</a>(num_patches(dst_, dst_sb) == 1);</span>
<a id="line446"></a><span class="lineno">446</span><span class="line">    Domain&lt;dim&gt; dst_dom  = global_domain(dst_, dst_sb, 0);</span>
<a id="line447"></a><span class="lineno">447</span><span class="line">    Domain&lt;dim&gt; dst_ldom = local_domain (dst_, dst_sb, 0);</span>
<a id="line448"></a><span class="lineno">448</span>
<a id="line449"></a><span class="lineno">449</span><span class="line">    dst_ext_.begin();</span>
<a id="line450"></a><span class="lineno">450</span><span class="line">      </span>
<a id="line451"></a><span class="lineno">451</span><span class="line">    // Iterate over all sending processors</span>
<a id="line452"></a><span class="lineno">452</span><span class="line">    for (index_type pi=0; pi&lt;ssize; ++pi)</span>
<a id="line453"></a><span class="lineno">453</span><span class="line">    {</span>
<a id="line454"></a><span class="lineno">454</span><span class="line">      // Rotate message order so processors don't all send to 0,</span>
<a id="line455"></a><span class="lineno">455</span><span class="line">      // then 1, etc (Currently does not work, it needs to take into</span>
<a id="line456"></a><span class="lineno">456</span><span class="line">      // account the number of subblocks).</span>
<a id="line457"></a><span class="lineno">457</span><span class="line">      // processor_type proc = (src_am_.impl_proc_from_rank(pi) + rank) % size;</span>
<a id="line458"></a><span class="lineno">458</span><span class="line">      processor_type proc = src_am_.impl_proc_from_rank(pi);</span>
<a id="line459"></a><span class="lineno">459</span>
<a id="line460"></a><span class="lineno">460</span><span class="line">      // Transfers that stay on this processor is handled by the copy_list.</span>
<a id="line461"></a><span class="lineno">461</span><span class="line">      if (!disable_copy &amp;&amp; proc == rank)</span>
<a id="line462"></a><span class="lineno">462</span><span class="line">	continue;</span>
<a id="line463"></a><span class="lineno">463</span><span class="line">      </span>
<a id="line464"></a><span class="lineno">464</span><span class="line">      index_type src_sb = src_am_.subblock(proc);</span>
<a id="line465"></a><span class="lineno">465</span>
<a id="line466"></a><span class="lineno">466</span><span class="line">      // If multiple processors have the subblock, the first processor</span>
<a id="line467"></a><span class="lineno">467</span><span class="line">      // is responsible for sending it to us.</span>
<a id="line468"></a><span class="lineno">468</span>
<a id="line469"></a><span class="lineno">469</span><span class="line">      if (src_sb != no_subblock &amp;&amp;</span>
<a id="line470"></a><span class="lineno">470</span><span class="line">	  *(src_am_.processor_begin(src_sb)) == proc)</span>
<a id="line471"></a><span class="lineno">471</span><span class="line">      {</span>
<a id="line472"></a><span class="lineno">472</span><span class="line">	// Check to see if destination processor already has block</span>
<a id="line473"></a><span class="lineno">473</span><span class="line">	if (!disable_copy &amp;&amp; processor_has_block(src_am_, rank, src_sb))</span>
<a id="line474"></a><span class="lineno">474</span><span class="line">	  continue;</span>
<a id="line475"></a><span class="lineno">475</span>
<a id="line476"></a><span class="lineno">476</span><span class="line">	<a href="" title="macro call">assert</a>(num_patches(src_, src_sb) == 1);</span>
<a id="line477"></a><span class="lineno">477</span>
<a id="line478"></a><span class="lineno">478</span><span class="line">	Domain&lt;dim&gt; src_dom  = global_domain(src_, src_sb, 0);</span>
<a id="line479"></a><span class="lineno">479</span><span class="line">	    </span>
<a id="line480"></a><span class="lineno">480</span><span class="line">	Domain&lt;dim&gt; intr;</span>
<a id="line481"></a><span class="lineno">481</span><span class="line">	    </span>
<a id="line482"></a><span class="lineno">482</span><span class="line">	if (intersect(dst_dom, src_dom, intr))</span>
<a id="line483"></a><span class="lineno">483</span><span class="line">	{</span>
<a id="line484"></a><span class="lineno">484</span><span class="line">	  Index&lt;dim&gt;  offset   = first(intr) - first(dst_dom);</span>
<a id="line485"></a><span class="lineno">485</span><span class="line">	  Domain&lt;dim&gt; recv_dom = domain(first(dst_ldom) + offset,</span>
<a id="line486"></a><span class="lineno">486</span><span class="line">					extent(intr));</span>
<a id="line487"></a><span class="lineno">487</span>
<a id="line488"></a><span class="lineno">488</span><span class="line">	  ptrdiff_t   xoff   = recv_dom.first()  * dst_ext_.stride(0);</span>
<a id="line489"></a><span class="lineno">489</span><span class="line">	  stride_type stride = recv_dom.stride() * dst_ext_.stride(0);</span>
<a id="line490"></a><span class="lineno">490</span><span class="line">	  length_type length = recv_dom.length();</span>
<a id="line491"></a><span class="lineno">491</span><span class="line">	  <a href="" title="macro call">assert</a>(stride == 1);</span>
<a id="line492"></a><span class="lineno">492</span>
<a id="line493"></a><span class="lineno">493</span><span class="line">	  recv_list.push_back(Msg_record(proc, dst_sb, xoff, length));</span>
<a id="line494"></a><span class="lineno">494</span><span class="line">	      </span>
<a id="line495"></a><span class="lineno">495</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 2</span>
<a id="line496"></a><span class="lineno">496</span><span class="line">	      std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) recv &quot;</span>
<a id="line497"></a><span class="lineno">497</span><span class="line">			&lt;&lt; rank &lt;&lt; &quot;/&quot; &lt;&lt; dst_sb &lt;&lt; &quot;/&quot; &lt;&lt; 0</span>
<a id="line498"></a><span class="lineno">498</span><span class="line">			&lt;&lt; &quot; &lt;- &quot;</span>
<a id="line499"></a><span class="lineno">499</span><span class="line">			&lt;&lt; proc &lt;&lt; &quot;/&quot; &lt;&lt; src_sb &lt;&lt; &quot;/&quot; &lt;&lt; 0</span>
<a id="line500"></a><span class="lineno">500</span><span class="line">			&lt;&lt; &quot; dst: &quot; &lt;&lt; dst_dom</span>
<a id="line501"></a><span class="lineno">501</span><span class="line">			&lt;&lt; &quot; src: &quot; &lt;&lt; src_dom</span>
<a id="line502"></a><span class="lineno">502</span><span class="line">			&lt;&lt; &quot; intr: &quot; &lt;&lt; intr</span>
<a id="line503"></a><span class="lineno">503</span><span class="line">			&lt;&lt; &quot; recv: &quot; &lt;&lt; recv_dom</span>
<a id="line504"></a><span class="lineno">504</span><span class="line">		// &lt;&lt; &quot; val: &quot; &lt;&lt; get(local_view, first(recv_dom))</span>
<a id="line505"></a><span class="lineno">505</span><span class="line">			&lt;&lt; std::endl;</span>
<a id="line506"></a><span class="lineno">506</span><span class="line">#endif</span>
<a id="line507"></a><span class="lineno">507</span><span class="line">	}</span>
<a id="line508"></a><span class="lineno">508</span><span class="line">      }</span>
<a id="line509"></a><span class="lineno">509</span><span class="line">    }</span>
<a id="line510"></a><span class="lineno">510</span><span class="line">    dst_ext_.end();</span>
<a id="line511"></a><span class="lineno">511</span><span class="line">  }</span>
<a id="line512"></a><span class="lineno">512</span><span class="line">}</span>
<a id="line513"></a><span class="lineno">513</span>
<a id="line514"></a><span class="lineno">514</span>
<a id="line515"></a><span class="lineno">515</span>
<a id="line516"></a><span class="lineno">516</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line517"></a><span class="lineno">517</span><span class="line">	  typename       T1,</span>
<a id="line518"></a><span class="lineno">518</span><span class="line">	  typename       T2,</span>
<a id="line519"></a><span class="lineno">519</span><span class="line">	  typename       Block1,</span>
<a id="line520"></a><span class="lineno">520</span><span class="line">	  typename       Block2&gt;</span>
<a id="line521"></a><span class="lineno">521</span><span class="line">void</span>
<a id="line522"></a><span class="lineno">522</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::build_copy_list()</span>
<a id="line523"></a><span class="lineno">523</span><span class="line">{</span>
<a id="line524"></a><span class="lineno">524</span><span class="line">  profile::Scope&lt;profile::par&gt;</span>
<a id="line525"></a><span class="lineno">525</span><span class="line">    scope(&quot;Par_assign&lt;Blkvec_assign&gt;-build_copy_list&quot;);</span>
<a id="line526"></a><span class="lineno">526</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line527"></a><span class="lineno">527</span>
<a id="line528"></a><span class="lineno">528</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line529"></a><span class="lineno">529</span><span class="line">  std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line530"></a><span class="lineno">530</span><span class="line">	    &lt;&lt; &quot;build_copy_list(num_procs: &quot; &lt;&lt; src_am_.num_processors()</span>
<a id="line531"></a><span class="lineno">531</span><span class="line">	    &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line532"></a><span class="lineno">532</span><span class="line">#endif</span>
<a id="line533"></a><span class="lineno">533</span>
<a id="line534"></a><span class="lineno">534</span><span class="line">  index_type dst_sb = dst_am_.subblock(rank);</span>
<a id="line535"></a><span class="lineno">535</span><span class="line">  if (dst_sb != no_subblock)</span>
<a id="line536"></a><span class="lineno">536</span><span class="line">  {</span>
<a id="line537"></a><span class="lineno">537</span><span class="line">    index_type src_sb = src_am_.subblock(rank);</span>
<a id="line538"></a><span class="lineno">538</span><span class="line">    if (src_sb != no_subblock)</span>
<a id="line539"></a><span class="lineno">539</span><span class="line">    {</span>
<a id="line540"></a><span class="lineno">540</span><span class="line">      <a href="" title="macro call">assert</a>(num_patches(dst_, dst_sb) == 1);</span>
<a id="line541"></a><span class="lineno">541</span><span class="line">      Domain&lt;dim&gt; dst_dom  = global_domain(dst_, dst_sb, 0);</span>
<a id="line542"></a><span class="lineno">542</span><span class="line">      Domain&lt;dim&gt; dst_ldom = local_domain (dst_, dst_sb, 0);</span>
<a id="line543"></a><span class="lineno">543</span>
<a id="line544"></a><span class="lineno">544</span><span class="line">      <a href="" title="macro call">assert</a>(num_patches(src_, src_sb) == 1);</span>
<a id="line545"></a><span class="lineno">545</span><span class="line">      Domain&lt;dim&gt; src_dom  = global_domain(src_, src_sb, 0);</span>
<a id="line546"></a><span class="lineno">546</span><span class="line">      Domain&lt;dim&gt; src_ldom = local_domain (src_, src_sb, 0);</span>
<a id="line547"></a><span class="lineno">547</span>
<a id="line548"></a><span class="lineno">548</span><span class="line">      Domain&lt;dim&gt; intr;</span>
<a id="line549"></a><span class="lineno">549</span>
<a id="line550"></a><span class="lineno">550</span><span class="line">      if (intersect(src_dom, dst_dom, intr))</span>
<a id="line551"></a><span class="lineno">551</span><span class="line">      {</span>
<a id="line552"></a><span class="lineno">552</span><span class="line">	Index&lt;dim&gt;  send_offset = first(intr) - first(src_dom);</span>
<a id="line553"></a><span class="lineno">553</span><span class="line">	Domain&lt;dim&gt; send_dom    = domain(first(src_ldom) + send_offset,</span>
<a id="line554"></a><span class="lineno">554</span><span class="line">					 extent(intr));</span>
<a id="line555"></a><span class="lineno">555</span><span class="line">	Index&lt;dim&gt;  recv_offset = first(intr) - first(dst_dom);</span>
<a id="line556"></a><span class="lineno">556</span><span class="line">	Domain&lt;dim&gt; recv_dom    = domain(first(dst_ldom) + recv_offset,</span>
<a id="line557"></a><span class="lineno">557</span><span class="line">					 extent(intr));</span>
<a id="line558"></a><span class="lineno">558</span>
<a id="line559"></a><span class="lineno">559</span><span class="line">	copy_list.push_back(Copy_record(src_sb, dst_sb, send_dom, recv_dom));</span>
<a id="line560"></a><span class="lineno">560</span>
<a id="line561"></a><span class="lineno">561</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 2</span>
<a id="line562"></a><span class="lineno">562</span><span class="line">	std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;)&quot;</span>
<a id="line563"></a><span class="lineno">563</span><span class="line">		  &lt;&lt; &quot;copy src: &quot; &lt;&lt; src_sb &lt;&lt; &quot;/&quot; &lt;&lt; sp</span>
<a id="line564"></a><span class="lineno">564</span><span class="line">		  &lt;&lt; &quot; &quot; &lt;&lt; send_dom</span>
<a id="line565"></a><span class="lineno">565</span><span class="line">		  &lt;&lt; &quot;  dst: &quot; &lt;&lt; dst_sb &lt;&lt; &quot;/&quot; &lt;&lt; dp</span>
<a id="line566"></a><span class="lineno">566</span><span class="line">		  &lt;&lt; &quot; &quot; &lt;&lt; recv_dom</span>
<a id="line567"></a><span class="lineno">567</span><span class="line">		  &lt;&lt; std::endl;</span>
<a id="line568"></a><span class="lineno">568</span><span class="line">#endif</span>
<a id="line569"></a><span class="lineno">569</span><span class="line">      }</span>
<a id="line570"></a><span class="lineno">570</span><span class="line">    }</span>
<a id="line571"></a><span class="lineno">571</span><span class="line">  }</span>
<a id="line572"></a><span class="lineno">572</span><span class="line">}</span>
<a id="line573"></a><span class="lineno">573</span>
<a id="line574"></a><span class="lineno">574</span>
<a id="line575"></a><span class="lineno">575</span><span class="line">// Execute the send_list.</span>
<a id="line576"></a><span class="lineno">576</span>
<a id="line577"></a><span class="lineno">577</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line578"></a><span class="lineno">578</span><span class="line">	  typename       T1,</span>
<a id="line579"></a><span class="lineno">579</span><span class="line">	  typename       T2,</span>
<a id="line580"></a><span class="lineno">580</span><span class="line">	  typename       Block1,</span>
<a id="line581"></a><span class="lineno">581</span><span class="line">	  typename       Block2&gt;</span>
<a id="line582"></a><span class="lineno">582</span><span class="line">void</span>
<a id="line583"></a><span class="lineno">583</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::exec_send_list()</span>
<a id="line584"></a><span class="lineno">584</span><span class="line">{</span>
<a id="line585"></a><span class="lineno">585</span><span class="line">  profile::Scope&lt;profile::par&gt;</span>
<a id="line586"></a><span class="lineno">586</span><span class="line">    scope(&quot;Par_assign&lt;Blkvec_assign&gt;-exec_send_list&quot;);</span>
<a id="line587"></a><span class="lineno">587</span>
<a id="line588"></a><span class="lineno">588</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line589"></a><span class="lineno">589</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line590"></a><span class="lineno">590</span><span class="line">  std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line591"></a><span class="lineno">591</span><span class="line">	    &lt;&lt; &quot;exec_send_list(size: &quot; &lt;&lt; send_list.size()</span>
<a id="line592"></a><span class="lineno">592</span><span class="line">	    &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line593"></a><span class="lineno">593</span><span class="line">#endif</span>
<a id="line594"></a><span class="lineno">594</span><span class="line">  typedef typename std::vector&lt;Msg_record&gt;::iterator sl_iterator;</span>
<a id="line595"></a><span class="lineno">595</span><span class="line">  typedef typename src_ext_type::storage_type storage_type;</span>
<a id="line596"></a><span class="lineno">596</span>
<a id="line597"></a><span class="lineno">597</span><span class="line">  sl_iterator sl_cur = send_list.begin();</span>
<a id="line598"></a><span class="lineno">598</span><span class="line">  sl_iterator sl_end = send_list.end();</span>
<a id="line599"></a><span class="lineno">599</span><span class="line">  for (; sl_cur != sl_end; ++sl_cur)</span>
<a id="line600"></a><span class="lineno">600</span><span class="line">  {</span>
<a id="line601"></a><span class="lineno">601</span><span class="line">    processor_type proc = (*sl_cur).proc_;</span>
<a id="line602"></a><span class="lineno">602</span>
<a id="line603"></a><span class="lineno">603</span><span class="line">    src_ext_.begin();</span>
<a id="line604"></a><span class="lineno">604</span><span class="line">    send(comm_, proc,</span>
<a id="line605"></a><span class="lineno">605</span><span class="line">	 storage_type::offset(src_ext_.data(), (*sl_cur).offset_),</span>
<a id="line606"></a><span class="lineno">606</span><span class="line">	 (*sl_cur).size_, req_list);</span>
<a id="line607"></a><span class="lineno">607</span><span class="line">    src_ext_.end();</span>
<a id="line608"></a><span class="lineno">608</span><span class="line">  }</span>
<a id="line609"></a><span class="lineno">609</span><span class="line">}</span>
<a id="line610"></a><span class="lineno">610</span>
<a id="line611"></a><span class="lineno">611</span>
<a id="line612"></a><span class="lineno">612</span>
<a id="line613"></a><span class="lineno">613</span><span class="line">// Execute the recv_list.</span>
<a id="line614"></a><span class="lineno">614</span>
<a id="line615"></a><span class="lineno">615</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line616"></a><span class="lineno">616</span><span class="line">	  typename       T1,</span>
<a id="line617"></a><span class="lineno">617</span><span class="line">	  typename       T2,</span>
<a id="line618"></a><span class="lineno">618</span><span class="line">	  typename       Block1,</span>
<a id="line619"></a><span class="lineno">619</span><span class="line">	  typename       Block2&gt;</span>
<a id="line620"></a><span class="lineno">620</span><span class="line">void</span>
<a id="line621"></a><span class="lineno">621</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::exec_recv_list()</span>
<a id="line622"></a><span class="lineno">622</span><span class="line">{</span>
<a id="line623"></a><span class="lineno">623</span><span class="line">  profile::Scope&lt;profile::par&gt;</span>
<a id="line624"></a><span class="lineno">624</span><span class="line">    scope(&quot;Par_assign&lt;Blkvec_assign&gt;-exec_recv_list&quot;);</span>
<a id="line625"></a><span class="lineno">625</span>
<a id="line626"></a><span class="lineno">626</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line627"></a><span class="lineno">627</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line628"></a><span class="lineno">628</span><span class="line">  std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line629"></a><span class="lineno">629</span><span class="line">	    &lt;&lt; &quot;exec_recv_list(size: &quot; &lt;&lt; recv_list.size()</span>
<a id="line630"></a><span class="lineno">630</span><span class="line">	    &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line631"></a><span class="lineno">631</span><span class="line">#endif</span>
<a id="line632"></a><span class="lineno">632</span>
<a id="line633"></a><span class="lineno">633</span><span class="line">  typedef typename std::vector&lt;Msg_record&gt;::iterator rl_iterator;</span>
<a id="line634"></a><span class="lineno">634</span><span class="line">  typedef typename dst_ext_type::storage_type storage_type;</span>
<a id="line635"></a><span class="lineno">635</span>
<a id="line636"></a><span class="lineno">636</span><span class="line">  rl_iterator rl_cur = recv_list.begin();</span>
<a id="line637"></a><span class="lineno">637</span><span class="line">  rl_iterator rl_end = recv_list.end();</span>
<a id="line638"></a><span class="lineno">638</span><span class="line">    </span>
<a id="line639"></a><span class="lineno">639</span><span class="line">  for (; rl_cur != rl_end; ++rl_cur)</span>
<a id="line640"></a><span class="lineno">640</span><span class="line">  {</span>
<a id="line641"></a><span class="lineno">641</span><span class="line">    processor_type proc = (*rl_cur).proc_;</span>
<a id="line642"></a><span class="lineno">642</span>
<a id="line643"></a><span class="lineno">643</span><span class="line">    dst_ext_.begin();</span>
<a id="line644"></a><span class="lineno">644</span><span class="line">    recv(comm_, proc,</span>
<a id="line645"></a><span class="lineno">645</span><span class="line">	 storage_type::offset(dst_ext_.data(), (*rl_cur).offset_),</span>
<a id="line646"></a><span class="lineno">646</span><span class="line">	 (*rl_cur).size_);</span>
<a id="line647"></a><span class="lineno">647</span><span class="line">    dst_ext_.end();</span>
<a id="line648"></a><span class="lineno">648</span><span class="line">  }</span>
<a id="line649"></a><span class="lineno">649</span><span class="line">}</span>
<a id="line650"></a><span class="lineno">650</span>
<a id="line651"></a><span class="lineno">651</span>
<a id="line652"></a><span class="lineno">652</span>
<a id="line653"></a><span class="lineno">653</span><span class="line">// Execute the copy_list.</span>
<a id="line654"></a><span class="lineno">654</span>
<a id="line655"></a><span class="lineno">655</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line656"></a><span class="lineno">656</span><span class="line">	  typename       T1,</span>
<a id="line657"></a><span class="lineno">657</span><span class="line">	  typename       T2,</span>
<a id="line658"></a><span class="lineno">658</span><span class="line">	  typename       Block1,</span>
<a id="line659"></a><span class="lineno">659</span><span class="line">	  typename       Block2&gt;</span>
<a id="line660"></a><span class="lineno">660</span><span class="line">void</span>
<a id="line661"></a><span class="lineno">661</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::exec_copy_list()</span>
<a id="line662"></a><span class="lineno">662</span><span class="line">{</span>
<a id="line663"></a><span class="lineno">663</span><span class="line">  profile::Scope&lt;profile::par&gt;</span>
<a id="line664"></a><span class="lineno">664</span><span class="line">    scope(&quot;Par_assign&lt;Blkvec_assign&gt;-exec_copy_list&quot;);</span>
<a id="line665"></a><span class="lineno">665</span>
<a id="line666"></a><span class="lineno">666</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 1</span>
<a id="line667"></a><span class="lineno">667</span><span class="line">  processor_type rank = local_processor();</span>
<a id="line668"></a><span class="lineno">668</span><span class="line">  std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line669"></a><span class="lineno">669</span><span class="line">	    &lt;&lt; &quot;exec_copy_list(size: &quot; &lt;&lt; copy_list.size()</span>
<a id="line670"></a><span class="lineno">670</span><span class="line">	    &lt;&lt; &quot;) -------------------------------------\n&quot;;</span>
<a id="line671"></a><span class="lineno">671</span><span class="line">#endif</span>
<a id="line672"></a><span class="lineno">672</span>
<a id="line673"></a><span class="lineno">673</span><span class="line">  src_lview_type src_lview = get_local_view(src_);</span>
<a id="line674"></a><span class="lineno">674</span><span class="line">  dst_lview_type dst_lview = get_local_view(dst_);</span>
<a id="line675"></a><span class="lineno">675</span>
<a id="line676"></a><span class="lineno">676</span><span class="line">  typedef typename std::vector&lt;Copy_record&gt;::iterator cl_iterator;</span>
<a id="line677"></a><span class="lineno">677</span><span class="line">  for (cl_iterator cl_cur = copy_list.begin();</span>
<a id="line678"></a><span class="lineno">678</span><span class="line">       cl_cur != copy_list.end();</span>
<a id="line679"></a><span class="lineno">679</span><span class="line">       ++cl_cur)</span>
<a id="line680"></a><span class="lineno">680</span><span class="line">  {</span>
<a id="line681"></a><span class="lineno">681</span><span class="line">    view_assert_local(src_, (*cl_cur).src_sb_);</span>
<a id="line682"></a><span class="lineno">682</span><span class="line">    view_assert_local(dst_, (*cl_cur).dst_sb_);</span>
<a id="line683"></a><span class="lineno">683</span>
<a id="line684"></a><span class="lineno">684</span><span class="line">    dst_lview((*cl_cur).dst_dom_) = src_lview((*cl_cur).src_dom_);</span>
<a id="line685"></a><span class="lineno">685</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 2</span>
<a id="line686"></a><span class="lineno">686</span><span class="line">    std::cout &lt;&lt; &quot;(&quot; &lt;&lt; rank &lt;&lt; &quot;) &quot;</span>
<a id="line687"></a><span class="lineno">687</span><span class="line">	      &lt;&lt; &quot;src subblock: &quot; &lt;&lt; (*cl_cur).src_sb_ &lt;&lt; &quot; -&gt; &quot;</span>
<a id="line688"></a><span class="lineno">688</span><span class="line">	      &lt;&lt; &quot;dst subblock: &quot; &lt;&lt; (*cl_cur).dst_sb_ &lt;&lt; std::endl</span>
<a id="line689"></a><span class="lineno">689</span><span class="line">#if VSIP_IMPL_ABV_VERBOSE &gt;= 3</span>
<a id="line690"></a><span class="lineno">690</span><span class="line">	      &lt;&lt; dst_lview((*cl_cur).dst_dom_)</span>
<a id="line691"></a><span class="lineno">691</span><span class="line">#endif</span>
<a id="line692"></a><span class="lineno">692</span><span class="line">      ;</span>
<a id="line693"></a><span class="lineno">693</span><span class="line">#endif</span>
<a id="line694"></a><span class="lineno">694</span><span class="line">  }</span>
<a id="line695"></a><span class="lineno">695</span><span class="line">}</span>
<a id="line696"></a><span class="lineno">696</span>
<a id="line697"></a><span class="lineno">697</span>
<a id="line698"></a><span class="lineno">698</span>
<a id="line699"></a><span class="lineno">699</span><span class="line">// Wait for the send_list instructions to be completed.</span>
<a id="line700"></a><span class="lineno">700</span>
<a id="line701"></a><span class="lineno">701</span><span class="line">template &lt;dimension_type Dim,</span>
<a id="line702"></a><span class="lineno">702</span><span class="line">	  typename       T1,</span>
<a id="line703"></a><span class="lineno">703</span><span class="line">	  typename       T2,</span>
<a id="line704"></a><span class="lineno">704</span><span class="line">	  typename       Block1,</span>
<a id="line705"></a><span class="lineno">705</span><span class="line">	  typename       Block2&gt;</span>
<a id="line706"></a><span class="lineno">706</span><span class="line">void</span>
<a id="line707"></a><span class="lineno">707</span><span class="line">Par_assign&lt;Dim, T1, T2, Block1, Block2, Blkvec_assign&gt;::wait_send_list()</span>
<a id="line708"></a><span class="lineno">708</span><span class="line">{</span>
<a id="line709"></a><span class="lineno">709</span><span class="line">  typename std::vector&lt;request_type&gt;::iterator</span>
<a id="line710"></a><span class="lineno">710</span><span class="line">		cur = req_list.begin(),</span>
<a id="line711"></a><span class="lineno">711</span><span class="line">		end = req_list.end();</span>
<a id="line712"></a><span class="lineno">712</span><span class="line">  for(; cur != end; ++cur)</span>
<a id="line713"></a><span class="lineno">713</span><span class="line">  {</span>
<a id="line714"></a><span class="lineno">714</span><span class="line">    comm_.wait(*cur);</span>
<a id="line715"></a><span class="lineno">715</span><span class="line">  }</span>
<a id="line716"></a><span class="lineno">716</span><span class="line">  req_list.clear();</span>
<a id="line717"></a><span class="lineno">717</span><span class="line">}</span>
<a id="line718"></a><span class="lineno">718</span>
<a id="line719"></a><span class="lineno">719</span>
<a id="line720"></a><span class="lineno">720</span><span class="line">} <span class="comment">// namespace vsip::impl</span></span>
<a id="line721"></a><span class="lineno">721</span>
<a id="line722"></a><span class="lineno">722</span><span class="line">} <span class="comment">// namespace vsip</span></span>
<a id="line723"></a><span class="lineno">723</span>
<a id="line724"></a><span class="lineno">724</span><span class="line">#undef VSIP_IMPL_ABV_VERBOSE</span>
<a id="line725"></a><span class="lineno">725</span>
<a id="line726"></a><span class="lineno">726</span><span class="line">#endif // VSIP_CORE_PARALLEL_ASSIGN_BLOCK_VECTOR_HPP</span>
</pre>
<div class="logo">Generated on Wed Sep 30 14:29:48 2009 by 
<br/>
<a href="http://synopsis.fresco.org" target="_blank"><img src="../../../../synopsis.png" alt="logo"/> synopsis</a> (version 0.12)</div>
</body>
</html>
