Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o R:/MQP/MQP_slx16/MQP_Test_isim_beh.exe -prj R:/MQP/MQP_slx16/MQP_Test_beh.prj work.MQP_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "R:/MQP/MQP_slx16/ipcore_dir/DCM_MQP.v" into library work
Analyzing Verilog file "R:/MQP/MQP_slx16/Serial_Sample_Control.v" into library work
Analyzing Verilog file "R:/MQP/MQP_slx16/sensor_clk_divider.v" into library work
Analyzing Verilog file "R:/MQP/MQP_slx16/ADC_control.v" into library work
Analyzing Verilog file "R:/MQP/MQP_slx16/Top_Module.v" into library work
Analyzing Verilog file "R:/MQP/MQP_slx16/MQP_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Serial_Sample_Control
Compiling module sensor_clk_divider
Compiling module ADC_control
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=4,CLKIN_P...
Compiling module BUFG
Compiling module DCM_MQP
Compiling module ODDR2_default
Compiling module Top_Module
Compiling module MQP_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 12 Verilog Units
Built simulation executable R:/MQP/MQP_slx16/MQP_Test_isim_beh.exe
Fuse Memory Usage: 43524 KB
Fuse CPU Usage: 872 ms
