;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB -207, <-120
	SUB @121, 106
	SUB @121, 106
	SUB 12, @-10
	SUB @-127, 100
	SUB 12, @-10
	SUB -207, <-120
	SUB @120, 1
	SUB #912, @200
	SUB -207, <-120
	SUB #7, 0
	JMP -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	MOV @-10, 1
	DAT #127, #100
	MOV -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SUB #0, 28
	ADD 270, 60
	MOV 0, <-20
	SUB #0, 28
	SUB #0, 28
	JMZ 20, <12
	SLT 210, 60
	JMZ 20, <12
	SUB #0, 28
	SUB @120, 1
	JMP -91, @-20
	SPL 0, <802
	CMP #912, @200
	CMP #912, @200
	SUB @121, 105
	MOV -207, <-120
	ADD @200, 11
	SLT 0, <-20
	SPL 0, <802
	CMP -207, <-120
	ADD 270, 60
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	SPL -91, @-20
