
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_noc/bsg_mesh_router_buffered.v Cov: 80.9% </h3>
<pre style="margin:0; padding:0 ">   1: `include "bsg_noc_links.vh"</pre>
<pre style="margin:0; padding:0 ">   2: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   3: module bsg_mesh_router_buffered #(width_p        = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   4:                                   ,x_cord_width_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   5:                                   ,y_cord_width_p = -1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   6:                                   ,debug_p       = 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   7:                                   ,dirs_lp       = 5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   8:                                   ,stub_p        = { dirs_lp {1'b0}}  // SNEWP</pre>
<pre style="margin:0; padding:0 ">   9:                                   ,XY_order_p    = 1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:                                   ,bsg_ready_and_link_sif_width_lp=`bsg_ready_and_link_sif_width(width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:                                   // select whether to buffer the output</pre>
<pre style="margin:0; padding:0 ">  12:                                   ,repeater_output_p = { dirs_lp {1'b0}}  // SNEWP</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:                                   )</pre>
<pre style="margin:0; padding:0 ">  14:    (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:     input clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:     , input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:     , input  [dirs_lp-1:0][bsg_ready_and_link_sif_width_lp-1:0] link_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     , output [dirs_lp-1:0][bsg_ready_and_link_sif_width_lp-1:0] link_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:     , input [x_cord_width_p-1:0] my_x_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     , input [y_cord_width_p-1:0] my_y_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     );</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:    `declare_bsg_ready_and_link_sif_s(width_p,bsg_ready_and_link_sif_s);</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="margin:0; padding:0 ">  27:    bsg_ready_and_link_sif_s [dirs_lp-1:0] link_i_cast, link_o_cast;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28: </pre>
<pre style="margin:0; padding:0 ">  29:    assign link_i_cast =link_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:    assign link_o = link_o_cast;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31: </pre>
<pre style="margin:0; padding:0 ">  32:    logic [dirs_lp-1:0]              fifo_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:    logic [dirs_lp-1:0][width_p-1:0] fifo_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:    logic [dirs_lp-1:0]              fifo_yumi;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35: </pre>
<pre style="margin:0; padding:0 ">  36:    genvar                           i;</pre>
<pre id="id37" style="background-color: #FFB6C1; margin:0; padding:0 ">  37: </pre>
<pre style="margin:0; padding:0 ">  38:    //synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  39:    if (debug_p)</pre>
<pre id="id40" style="background-color: #FFB6C1; margin:0; padding:0 ">  40:      for (i = 0; i < dirs_lp;i=i+1)</pre>
<pre id="id41" style="background-color: #FFB6C1; margin:0; padding:0 ">  41:        begin</pre>
<pre style="margin:0; padding:0 ">  42:           always_ff @(negedge clk_i)</pre>
<pre id="id43" style="background-color: #FFB6C1; margin:0; padding:0 ">  43:             $display("%m x=%d y=%d SNEWP[%d] v_i=%b ready_o=%b v_o=%b ready_i=%b %b"</pre>
<pre id="id44" style="background-color: #FFB6C1; margin:0; padding:0 ">  44:                      ,my_x_i,my_y_i,i,link_i_cast[i].v,link_o_cast[i].ready_and_rev,</pre>
<pre id="id45" style="background-color: #FFB6C1; margin:0; padding:0 ">  45:                      link_o_cast[i].v,link_i_cast[i].ready_and_rev,link_i[i]);</pre>
<pre id="id46" style="background-color: #FFB6C1; margin:0; padding:0 ">  46:        end</pre>
<pre style="margin:0; padding:0 ">  47:    //synopsys translate_on</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="margin:0; padding:0 ">  49:    for (i = 0; i < dirs_lp; i=i+1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:      begin: rof</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:         if (stub_p[i])</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">  52:           begin: fi</pre>
<pre id="id53" style="background-color: #FFB6C1; margin:0; padding:0 ">  53:              assign fifo_data   [i] = width_p ' (0);</pre>
<pre id="id54" style="background-color: #FFB6C1; margin:0; padding:0 ">  54:              assign fifo_valid  [i] = 1'b0;</pre>
<pre id="id55" style="background-color: #FFB6C1; margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:              // accept no data from outside of stubbed port</pre>
<pre style="margin:0; padding:0 ">  57:              assign link_o_cast[i].ready_and_rev = 1'b0;</pre>
<pre id="id58" style="background-color: #FFB6C1; margin:0; padding:0 ">  58: </pre>
<pre style="margin:0; padding:0 ">  59:              // synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  60:              always @(negedge clk_i)</pre>
<pre id="id61" style="background-color: #FFB6C1; margin:0; padding:0 ">  61:                if (link_o_cast[i].v)</pre>
<pre id="id62" style="background-color: #FFB6C1; margin:0; padding:0 ">  62:                  $display("## warning %m: stubbed port %x received word %x",i,link_i_cast[i].data);</pre>
<pre id="id63" style="background-color: #FFB6C1; margin:0; padding:0 ">  63:              // synopsys translate_on</pre>
<pre style="margin:0; padding:0 ">  64:           end</pre>
<pre style="margin:0; padding:0 ">  65:         else</pre>
<pre style="margin:0; padding:0 ">  66:           begin: fi</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:              bsg_two_fifo #(.width_p(width_p))</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:              twofer</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:                (.clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:                 ,.reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71: </pre>
<pre style="margin:0; padding:0 ">  72:                 ,.v_i     (link_i_cast[i].v            )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:                 ,.data_i  (link_i_cast[i].data         )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:                 ,.ready_o (link_o_cast[i].ready_and_rev)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75: </pre>
<pre style="margin:0; padding:0 ">  76:                 ,.v_o     (fifo_valid[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:                 ,.data_o  (fifo_data [i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:                 ,.yumi_i  (fifo_yumi [i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:                 );</pre>
<pre style="margin:0; padding:0 ">  80:           end</pre>
<pre style="margin:0; padding:0 ">  81:      end</pre>
<pre style="margin:0; padding:0 ">  82: </pre>
<pre style="margin:0; padding:0 ">  83:    // router does not have symmetric interfaces;</pre>
<pre style="margin:0; padding:0 ">  84:    // so we do not use bsg_ready_and_link_sif</pre>
<pre style="margin:0; padding:0 ">  85:    // and manually convert. support for arrays</pre>
<pre style="margin:0; padding:0 ">  86:    // of interfaces in systemverilog would</pre>
<pre style="margin:0; padding:0 ">  87:    // fix this.</pre>
<pre style="margin:0; padding:0 ">  88: </pre>
<pre style="margin:0; padding:0 ">  89:    logic [dirs_lp-1:0]              valid_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:    logic [dirs_lp-1:0][width_p-1:0] data_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:    logic [dirs_lp-1:0]              ready_li;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92: </pre>
<pre style="margin:0; padding:0 ">  93:    for (i = 0; i < dirs_lp; i=i+1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:      begin: rof2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:         assign link_o_cast[i].v    = valid_lo[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96: </pre>
<pre style="margin:0; padding:0 ">  97:         if (repeater_output_p[i] & ~stub_p[i])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:           begin : macro</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99: 	     wire [width_p-1:0] tmp;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100: </pre>
<pre style="margin:0; padding:0 "> 101:             // synopsys translate_off</pre>
<pre style="margin:0; padding:0 "> 102:             initial</pre>
<pre id="id103" style="background-color: #FFB6C1; margin:0; padding:0 "> 103:                begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:                   $display("%m with buffers on %d",i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:                end</pre>
<pre style="margin:0; padding:0 "> 106:             // synopsys translate_on</pre>
<pre style="margin:0; padding:0 "> 107:              bsg_inv #(.width_p(width_p),.vertical_p(i < 3)) data_lo_inv</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:                (.i (data_lo[i]         )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:                 ,.o(tmp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:                 );</pre>
<pre style="margin:0; padding:0 "> 111: </pre>
<pre style="margin:0; padding:0 "> 112:              bsg_inv #(.width_p(width_p),.vertical_p(i < 3)) data_lo_rep</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:                (.i (tmp)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:                 ,.o(link_o_cast[i].data)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:                 );</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="margin:0; padding:0 "> 117:           end</pre>
<pre style="margin:0; padding:0 "> 118:         else</pre>
<pre style="margin:0; padding:0 "> 119:           assign link_o_cast[i].data = data_lo [i];</pre>
<pre id="id120" style="background-color: #FFB6C1; margin:0; padding:0 "> 120: </pre>
<pre style="margin:0; padding:0 "> 121:         assign ready_li[i] = link_i_cast[i].ready_and_rev;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:      end</pre>
<pre style="margin:0; padding:0 "> 123: </pre>
<pre style="margin:0; padding:0 "> 124:    bsg_mesh_router #( .width_p      (width_p      )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:                       ,.x_cord_width_p(x_cord_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:                       ,.y_cord_width_p(y_cord_width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:                       ,.debug_p      (debug_p      )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:                       ,.stub_p       (stub_p       )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:                       ,.XY_order_p   (XY_order_p   )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:                       ) bmr</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:    (.clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:     ,.reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:     ,.v_i    (fifo_valid)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:     ,.data_i (fifo_data )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:     ,.yumi_o (fifo_yumi )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136: </pre>
<pre style="margin:0; padding:0 "> 137:     ,.v_o   (valid_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:     ,.data_o(data_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139: </pre>
<pre style="margin:0; padding:0 "> 140:     // this will be hardwired to 1 by inside of this module</pre>
<pre style="margin:0; padding:0 "> 141:     // if port is stubbed</pre>
<pre style="margin:0; padding:0 "> 142: </pre>
<pre style="margin:0; padding:0 "> 143:     ,.ready_i(ready_li)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144: </pre>
<pre style="margin:0; padding:0 "> 145:     ,.my_x_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:     ,.my_y_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:     );</pre>
<pre style="margin:0; padding:0 "> 148: </pre>
<pre style="margin:0; padding:0 "> 149: </pre>
<pre style="margin:0; padding:0 "> 150: endmodule</pre>
<pre style="margin:0; padding:0 "> 151: </pre>
<pre style="margin:0; padding:0 "> 152: </pre>
</body>
</html>
