Time resolution is 1 ps
$finish called at time : 20 ns : File "D:/CS/Verilog-studying/CA/Lab3/Lab3.srcs/sim_1/imports/simulation_sources/cache_sim.v" Line 258
