Classic Timing Analyzer report for hardware
Thu Apr 12 17:30:20 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                                                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.233 ns                         ; reset                            ; controlador:ctrl|state[3]                                                                                                              ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 20.461 ns                        ; Instr_Reg:inst_reg|Instr25_21[1] ; ReadData1[5]                                                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.393 ns                        ; reset                            ; controlador:ctrl|state[0]                                                                                                              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 82.84 MHz ( period = 12.072 ns ) ; Instr_Reg:inst_reg|Instr25_21[4] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                                                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.837 ns               ;
; N/A                                     ; 83.23 MHz ( period = 12.015 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.779 ns               ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.776 ns               ;
; N/A                                     ; 83.29 MHz ( period = 12.006 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.775 ns               ;
; N/A                                     ; 83.69 MHz ( period = 11.949 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.714 ns               ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 84.25 MHz ( period = 11.870 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.638 ns               ;
; N/A                                     ; 84.98 MHz ( period = 11.767 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 85.08 MHz ( period = 11.754 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 85.14 MHz ( period = 11.746 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.21 MHz ( period = 11.736 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 85.24 MHz ( period = 11.731 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.496 ns               ;
; N/A                                     ; 85.30 MHz ( period = 11.724 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.713 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.482 ns               ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 85.56 MHz ( period = 11.688 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.452 ns               ;
; N/A                                     ; 85.62 MHz ( period = 11.680 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.448 ns               ;
; N/A                                     ; 85.62 MHz ( period = 11.679 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.443 ns               ;
; N/A                                     ; 85.65 MHz ( period = 11.676 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 85.66 MHz ( period = 11.674 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.438 ns               ;
; N/A                                     ; 85.68 MHz ( period = 11.671 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.435 ns               ;
; N/A                                     ; 85.78 MHz ( period = 11.658 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.430 ns               ;
; N/A                                     ; 85.79 MHz ( period = 11.656 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.424 ns               ;
; N/A                                     ; 85.81 MHz ( period = 11.653 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.421 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.414 ns               ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.398 ns               ;
; N/A                                     ; 86.14 MHz ( period = 11.609 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.386 ns               ;
; N/A                                     ; 86.24 MHz ( period = 11.595 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.359 ns               ;
; N/A                                     ; 86.33 MHz ( period = 11.583 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.352 ns               ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.344 ns               ;
; N/A                                     ; 86.36 MHz ( period = 11.579 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.351 ns               ;
; N/A                                     ; 86.38 MHz ( period = 11.577 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.345 ns               ;
; N/A                                     ; 86.45 MHz ( period = 11.567 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.336 ns               ;
; N/A                                     ; 86.60 MHz ( period = 11.548 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 11.315 ns               ;
; N/A                                     ; 86.60 MHz ( period = 11.547 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 86.63 MHz ( period = 11.543 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 11.310 ns               ;
; N/A                                     ; 86.63 MHz ( period = 11.543 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 86.64 MHz ( period = 11.542 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 11.309 ns               ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.302 ns               ;
; N/A                                     ; 86.85 MHz ( period = 11.514 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 86.86 MHz ( period = 11.513 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.289 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.491 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 11.257 ns               ;
; N/A                                     ; 87.02 MHz ( period = 11.491 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.05 MHz ( period = 11.488 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 11.254 ns               ;
; N/A                                     ; 87.05 MHz ( period = 11.487 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 87.06 MHz ( period = 11.486 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 11.252 ns               ;
; N/A                                     ; 87.07 MHz ( period = 11.485 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 87.09 MHz ( period = 11.483 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 11.249 ns               ;
; N/A                                     ; 87.09 MHz ( period = 11.482 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 11.248 ns               ;
; N/A                                     ; 87.10 MHz ( period = 11.481 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.248 ns               ;
; N/A                                     ; 87.23 MHz ( period = 11.464 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.240 ns               ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.227 ns               ;
; N/A                                     ; 87.30 MHz ( period = 11.455 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.223 ns               ;
; N/A                                     ; 87.40 MHz ( period = 11.442 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 11.208 ns               ;
; N/A                                     ; 87.42 MHz ( period = 11.439 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.202 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.53 MHz ( period = 11.425 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.56 MHz ( period = 11.421 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 87.58 MHz ( period = 11.418 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 87.62 MHz ( period = 11.413 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 87.62 MHz ( period = 11.413 ns )                    ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 87.63 MHz ( period = 11.412 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 87.63 MHz ( period = 11.411 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 87.64 MHz ( period = 11.410 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.174 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.406 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.161 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.169 ns               ;
; N/A                                     ; 87.76 MHz ( period = 11.395 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.159 ns               ;
; N/A                                     ; 87.77 MHz ( period = 11.394 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 87.80 MHz ( period = 11.389 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 87.81 MHz ( period = 11.388 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 87.82 MHz ( period = 11.387 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 87.82 MHz ( period = 11.387 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.155 ns               ;
; N/A                                     ; 87.85 MHz ( period = 11.383 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.151 ns               ;
; N/A                                     ; 87.90 MHz ( period = 11.376 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 87.93 MHz ( period = 11.373 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 87.93 MHz ( period = 11.373 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 87.95 MHz ( period = 11.370 ns )                    ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 87.99 MHz ( period = 11.365 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.137 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.364 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.129 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.364 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 88.02 MHz ( period = 11.361 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.133 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.359 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.13 MHz ( period = 11.347 ns )                    ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; Banco_reg:BancoDeRegistradores|Reg25[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.103 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.110 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.340 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.099 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.332 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 11.098 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.331 ns )                    ; Banco_reg:BancoDeRegistradores|Reg16[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.096 ns               ;
; N/A                                     ; 88.27 MHz ( period = 11.329 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; clock      ; clock    ; None                        ; None                      ; 11.095 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; Banco_reg:BancoDeRegistradores|Reg18[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.086 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.078 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.081 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.078 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.308 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.073 ns               ;
; N/A                                     ; 88.51 MHz ( period = 11.298 ns )                    ; Banco_reg:BancoDeRegistradores|Reg17[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 88.52 MHz ( period = 11.297 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.062 ns               ;
; N/A                                     ; 88.56 MHz ( period = 11.292 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.057 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 88.65 MHz ( period = 11.280 ns )                    ; Banco_reg:BancoDeRegistradores|Reg25[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.041 ns               ;
; N/A                                     ; 88.70 MHz ( period = 11.274 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.043 ns               ;
; N/A                                     ; 88.71 MHz ( period = 11.273 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.045 ns               ;
; N/A                                     ; 88.77 MHz ( period = 11.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg16[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; Banco_reg:BancoDeRegistradores|Reg18[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.252 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.031 ns               ;
; N/A                                     ; 88.92 MHz ( period = 11.246 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 11.001 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.243 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.239 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.003 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.238 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 11.010 ns               ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; Banco_reg:BancoDeRegistradores|Reg17[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.992 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.987 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.224 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.986 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.988 ns               ;
; N/A                                     ; 89.12 MHz ( period = 11.221 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.989 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.220 ns )                    ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.220 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 89.15 MHz ( period = 11.217 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.983 ns               ;
; N/A                                     ; 89.16 MHz ( period = 11.216 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.17 MHz ( period = 11.214 ns )                    ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.976 ns               ;
; N/A                                     ; 89.20 MHz ( period = 11.211 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.974 ns               ;
; N/A                                     ; 89.21 MHz ( period = 11.210 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.972 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.977 ns               ;
; N/A                                     ; 89.24 MHz ( period = 11.206 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.969 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.965 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.194 ns )                    ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.964 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.961 ns               ;
; N/A                                     ; 89.38 MHz ( period = 11.188 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.955 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.180 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.939 ns               ;
; N/A                                     ; 89.48 MHz ( period = 11.176 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.943 ns               ;
; N/A                                     ; 89.52 MHz ( period = 11.171 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.938 ns               ;
; N/A                                     ; 89.52 MHz ( period = 11.171 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.947 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 89.54 MHz ( period = 11.168 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.930 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.155 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 89.65 MHz ( period = 11.154 ns )                    ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.68 MHz ( period = 11.151 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.909 ns               ;
; N/A                                     ; 89.69 MHz ( period = 11.150 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 89.70 MHz ( period = 11.148 ns )                    ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 89.72 MHz ( period = 11.146 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.904 ns               ;
; N/A                                     ; 89.72 MHz ( period = 11.146 ns )                    ; Banco_reg:BancoDeRegistradores|Reg25[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.903 ns               ;
; N/A                                     ; 89.73 MHz ( period = 11.144 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 89.75 MHz ( period = 11.142 ns )                    ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 89.83 MHz ( period = 11.132 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.896 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.128 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.890 ns               ;
; N/A                                     ; 89.89 MHz ( period = 11.125 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.892 ns               ;
; N/A                                     ; 89.90 MHz ( period = 11.124 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.891 ns               ;
; N/A                                     ; 89.93 MHz ( period = 11.120 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.887 ns               ;
; N/A                                     ; 89.94 MHz ( period = 11.119 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 89.94 MHz ( period = 11.119 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.02 MHz ( period = 11.109 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.876 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.107 ns )                    ; Banco_reg:BancoDeRegistradores|Reg11[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.876 ns               ;
; N/A                                     ; 90.06 MHz ( period = 11.104 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.07 MHz ( period = 11.103 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.870 ns               ;
; N/A                                     ; 90.07 MHz ( period = 11.103 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.866 ns               ;
; N/A                                     ; 90.07 MHz ( period = 11.102 ns )                    ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.868 ns               ;
; N/A                                     ; 90.08 MHz ( period = 11.101 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.872 ns               ;
; N/A                                     ; 90.09 MHz ( period = 11.100 ns )                    ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.868 ns               ;
; N/A                                     ; 90.11 MHz ( period = 11.098 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.861 ns               ;
; N/A                                     ; 90.12 MHz ( period = 11.096 ns )                    ; Banco_reg:BancoDeRegistradores|Reg16[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.861 ns               ;
; N/A                                     ; 90.13 MHz ( period = 11.095 ns )                    ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.863 ns               ;
; N/A                                     ; 90.14 MHz ( period = 11.094 ns )                    ; Banco_reg:BancoDeRegistradores|Reg29[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.849 ns               ;
; N/A                                     ; 90.14 MHz ( period = 11.094 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.871 ns               ;
; N/A                                     ; 90.15 MHz ( period = 11.093 ns )                    ; Banco_reg:BancoDeRegistradores|Reg1[4]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.855 ns               ;
; N/A                                     ; 90.18 MHz ( period = 11.089 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.866 ns               ;
; N/A                                     ; 90.21 MHz ( period = 11.085 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.864 ns               ;
; N/A                                     ; 90.25 MHz ( period = 11.080 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 90.25 MHz ( period = 11.080 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 90.25 MHz ( period = 11.080 ns )                    ; Banco_reg:BancoDeRegistradores|Reg25[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.841 ns               ;
; N/A                                     ; 90.26 MHz ( period = 11.079 ns )                    ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.858 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.832 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.841 ns               ;
; N/A                                     ; 90.28 MHz ( period = 11.077 ns )                    ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.849 ns               ;
; N/A                                     ; 90.29 MHz ( period = 11.075 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.843 ns               ;
; N/A                                     ; 90.32 MHz ( period = 11.072 ns )                    ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 90.32 MHz ( period = 11.072 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[1]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.070 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; clock      ; clock    ; None                        ; None                      ; 10.825 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 90.40 MHz ( period = 11.062 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.828 ns               ;
; N/A                                     ; 90.44 MHz ( period = 11.057 ns )                    ; Banco_reg:BancoDeRegistradores|Reg24[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.829 ns               ;
; N/A                                     ; 90.45 MHz ( period = 11.056 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.055 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; clock      ; clock    ; None                        ; None                      ; 10.829 ns               ;
; N/A                                     ; 90.46 MHz ( period = 11.054 ns )                    ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.813 ns               ;
; N/A                                     ; 90.48 MHz ( period = 11.052 ns )                    ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.816 ns               ;
; N/A                                     ; 90.49 MHz ( period = 11.051 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 90.50 MHz ( period = 11.050 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; clock      ; clock    ; None                        ; None                      ; 10.824 ns               ;
; N/A                                     ; 90.50 MHz ( period = 11.050 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.049 ns )                    ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; clock      ; clock    ; None                        ; None                      ; 10.823 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.049 ns )                    ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.825 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; clock      ; clock    ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 90.55 MHz ( period = 11.044 ns )                    ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Memoria:Memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; clock      ; clock    ; None                        ; None                      ; 10.812 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.233 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.782 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 0.782 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.641 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 20.461 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 20.248 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 19.652 ns  ; Banco_reg:BancoDeRegistradores|Reg9[5]  ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 19.621 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.539 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.482 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.479 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.241 ns  ; Instr_Reg:inst_reg|Instr20_16[1]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.218 ns  ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.215 ns  ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.210 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.191 ns  ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.167 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.116 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.097 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.076 ns  ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.046 ns  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 19.014 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.958 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.954 ns  ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.945 ns  ; Banco_reg:BancoDeRegistradores|Reg1[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.931 ns  ; Banco_reg:BancoDeRegistradores|Reg27[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.927 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.906 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.903 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.894 ns  ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.877 ns  ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.873 ns  ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.843 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.813 ns  ; Banco_reg:BancoDeRegistradores|Reg25[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.798 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.790 ns  ; Banco_reg:BancoDeRegistradores|Reg18[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.788 ns  ; Banco_reg:BancoDeRegistradores|Reg21[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.785 ns  ; Banco_reg:BancoDeRegistradores|Reg6[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.765 ns  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.755 ns  ; Banco_reg:BancoDeRegistradores|Reg1[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.698 ns  ; Banco_reg:BancoDeRegistradores|Reg13[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.687 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.681 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.675 ns  ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.674 ns  ; Banco_reg:BancoDeRegistradores|Reg6[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.635 ns  ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.609 ns  ; Banco_reg:BancoDeRegistradores|Reg25[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.604 ns  ; Banco_reg:BancoDeRegistradores|Reg29[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.595 ns  ; Banco_reg:BancoDeRegistradores|Reg9[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.575 ns  ; Banco_reg:BancoDeRegistradores|Reg17[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.574 ns  ; Banco_reg:BancoDeRegistradores|Reg11[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.572 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.560 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.560 ns  ; Banco_reg:BancoDeRegistradores|Reg16[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.558 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.539 ns  ; Banco_reg:BancoDeRegistradores|Reg4[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.521 ns  ; Banco_reg:BancoDeRegistradores|Reg24[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.520 ns  ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.517 ns  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.499 ns  ; Banco_reg:BancoDeRegistradores|Reg30[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.495 ns  ; Banco_reg:BancoDeRegistradores|Reg31[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.485 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; ReadData2[5]   ; clock      ;
; N/A                                     ; None                                                ; 18.478 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.475 ns  ; Banco_reg:BancoDeRegistradores|Reg25[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.469 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.463 ns  ; Banco_reg:BancoDeRegistradores|Reg17[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.462 ns  ; Banco_reg:BancoDeRegistradores|Reg12[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.438 ns  ; Banco_reg:BancoDeRegistradores|Reg19[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.433 ns  ; Banco_reg:BancoDeRegistradores|Reg23[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.432 ns  ; Banco_reg:BancoDeRegistradores|Reg9[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.429 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.426 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.417 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.407 ns  ; Banco_reg:BancoDeRegistradores|Reg11[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.395 ns  ; Banco_reg:BancoDeRegistradores|Reg17[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.386 ns  ; Banco_reg:BancoDeRegistradores|Reg7[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.385 ns  ; Banco_reg:BancoDeRegistradores|Reg18[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.378 ns  ; Banco_reg:BancoDeRegistradores|Reg3[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.377 ns  ; Banco_reg:BancoDeRegistradores|Reg25[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.372 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.356 ns  ; Banco_reg:BancoDeRegistradores|Reg30[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.334 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.325 ns  ; Banco_reg:BancoDeRegistradores|Reg4[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.324 ns  ; Banco_reg:BancoDeRegistradores|Reg13[5] ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 18.318 ns  ; Banco_reg:BancoDeRegistradores|Reg22[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.293 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.283 ns  ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.261 ns  ; Instr_Reg:inst_reg|Instr25_21[4]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 18.258 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.253 ns  ; Banco_reg:BancoDeRegistradores|Reg16[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.252 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.250 ns  ; Banco_reg:BancoDeRegistradores|Reg1[5]  ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 18.231 ns  ; Banco_reg:BancoDeRegistradores|Reg23[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.218 ns  ; Banco_reg:BancoDeRegistradores|Reg7[1]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.213 ns  ; Banco_reg:BancoDeRegistradores|Reg31[5] ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 18.208 ns  ; Banco_reg:BancoDeRegistradores|Reg31[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.208 ns  ; Banco_reg:BancoDeRegistradores|Reg14[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.204 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 18.201 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 18.185 ns  ; Banco_reg:BancoDeRegistradores|Reg0[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.164 ns  ; Banco_reg:BancoDeRegistradores|Reg8[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.162 ns  ; Banco_reg:BancoDeRegistradores|Reg17[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.139 ns  ; Banco_reg:BancoDeRegistradores|Reg31[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Banco_reg:BancoDeRegistradores|Reg28[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Banco_reg:BancoDeRegistradores|Reg22[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.119 ns  ; Banco_reg:BancoDeRegistradores|Reg20[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.108 ns  ; Banco_reg:BancoDeRegistradores|Reg26[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.095 ns  ; Banco_reg:BancoDeRegistradores|Reg19[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.075 ns  ; Banco_reg:BancoDeRegistradores|Reg5[5]  ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 18.049 ns  ; Banco_reg:BancoDeRegistradores|Reg24[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.037 ns  ; Banco_reg:BancoDeRegistradores|Reg26[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.026 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.025 ns  ; Banco_reg:BancoDeRegistradores|Reg16[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.011 ns  ; Instr_Reg:inst_reg|Instr15_0[5]         ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.008 ns  ; Banco_reg:BancoDeRegistradores|Reg6[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 18.000 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.991 ns  ; Banco_reg:BancoDeRegistradores|Reg7[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.991 ns  ; Banco_reg:BancoDeRegistradores|Reg24[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.983 ns  ; Banco_reg:BancoDeRegistradores|Reg20[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.982 ns  ; Banco_reg:BancoDeRegistradores|Reg23[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.981 ns  ; Banco_reg:BancoDeRegistradores|Reg23[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.974 ns  ; Banco_reg:BancoDeRegistradores|Reg14[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.958 ns  ; Instr_Reg:inst_reg|Instr15_0[1]         ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.952 ns  ; Instr_Reg:inst_reg|Instr31_26[4]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.948 ns  ; Banco_reg:BancoDeRegistradores|Reg15[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.943 ns  ; Banco_reg:BancoDeRegistradores|Reg9[2]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.935 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.934 ns  ; Banco_reg:BancoDeRegistradores|Reg8[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.922 ns  ; Banco_reg:BancoDeRegistradores|Reg7[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.917 ns  ; Banco_reg:BancoDeRegistradores|Reg11[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.913 ns  ; Banco_reg:BancoDeRegistradores|Reg10[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.912 ns  ; Banco_reg:BancoDeRegistradores|Reg5[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.909 ns  ; Banco_reg:BancoDeRegistradores|Reg25[5] ; ReadData1[5]   ; clock      ;
; N/A                                     ; None                                                ; 17.906 ns  ; Banco_reg:BancoDeRegistradores|Reg26[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.903 ns  ; Banco_reg:BancoDeRegistradores|Reg15[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.900 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; ReadData2[5]   ; clock      ;
; N/A                                     ; None                                                ; 17.889 ns  ; Banco_reg:BancoDeRegistradores|Reg28[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.889 ns  ; Instr_Reg:inst_reg|Instr25_21[3]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.870 ns  ; Banco_reg:BancoDeRegistradores|Reg31[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.866 ns  ; Banco_reg:BancoDeRegistradores|Reg12[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.865 ns  ; Banco_reg:BancoDeRegistradores|Reg21[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.838 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.837 ns  ; Banco_reg:BancoDeRegistradores|Reg25[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.832 ns  ; Banco_reg:BancoDeRegistradores|Reg0[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.822 ns  ; Instr_Reg:inst_reg|Instr20_16[3]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.818 ns  ; Instr_Reg:inst_reg|Instr31_26[2]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.812 ns  ; Banco_reg:BancoDeRegistradores|Reg27[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.801 ns  ; Banco_reg:BancoDeRegistradores|Reg14[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.800 ns  ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.800 ns  ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.798 ns  ; Banco_reg:BancoDeRegistradores|Reg20[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.795 ns  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.789 ns  ; Banco_reg:BancoDeRegistradores|Reg16[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.784 ns  ; Instr_Reg:inst_reg|Instr31_26[3]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; Banco_reg:BancoDeRegistradores|Reg18[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.771 ns  ; Banco_reg:BancoDeRegistradores|Reg18[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.770 ns  ; Banco_reg:BancoDeRegistradores|Reg29[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.769 ns  ; Instr_Reg:inst_reg|Instr20_16[1]        ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.768 ns  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.760 ns  ; Banco_reg:BancoDeRegistradores|Reg20[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.759 ns  ; Banco_reg:BancoDeRegistradores|Reg28[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.758 ns  ; Banco_reg:BancoDeRegistradores|Reg19[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.754 ns  ; Banco_reg:BancoDeRegistradores|Reg11[1] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.744 ns  ; Instr_Reg:inst_reg|Instr25_21[1]        ; EntradaULA1[4] ; clock      ;
; N/A                                     ; None                                                ; 17.736 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.735 ns  ; Banco_reg:BancoDeRegistradores|Reg4[3]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.707 ns  ; Banco_reg:BancoDeRegistradores|Reg4[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.705 ns  ; Banco_reg:BancoDeRegistradores|Reg2[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.696 ns  ; Banco_reg:BancoDeRegistradores|Reg29[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.680 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.676 ns  ; Banco_reg:BancoDeRegistradores|Reg24[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.672 ns  ; Banco_reg:BancoDeRegistradores|Reg10[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.661 ns  ; Banco_reg:BancoDeRegistradores|Reg21[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.649 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.634 ns  ; Banco_reg:BancoDeRegistradores|Reg11[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.628 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.625 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.619 ns  ; Banco_reg:BancoDeRegistradores|Reg12[2] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.602 ns  ; Banco_reg:BancoDeRegistradores|Reg14[2] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.595 ns  ; Banco_reg:BancoDeRegistradores|Reg27[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.590 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.583 ns  ; Banco_reg:BancoDeRegistradores|Reg30[4] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.574 ns  ; Banco_reg:BancoDeRegistradores|Reg6[4]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.571 ns  ; Banco_reg:BancoDeRegistradores|Reg27[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.570 ns  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.565 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.561 ns  ; controlador:ctrl|state[2]               ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.550 ns  ; Banco_reg:BancoDeRegistradores|Reg13[2] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.550 ns  ; Banco_reg:BancoDeRegistradores|Reg19[3] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.535 ns  ; Banco_reg:BancoDeRegistradores|Reg25[1] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.534 ns  ; Banco_reg:BancoDeRegistradores|Reg26[3] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.520 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.515 ns  ; Banco_reg:BancoDeRegistradores|Reg18[2] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.510 ns  ; Instr_Reg:inst_reg|Instr25_21[2]        ; EntradaULA1[4] ; clock      ;
; N/A                                     ; None                                                ; 17.507 ns  ; Banco_reg:BancoDeRegistradores|Reg6[1]  ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.506 ns  ; Instr_Reg:inst_reg|Instr20_16[4]        ; ReadData2[5]   ; clock      ;
; N/A                                     ; None                                                ; 17.500 ns  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.500 ns  ; Banco_reg:BancoDeRegistradores|Reg5[2]  ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.498 ns  ; controlador:ctrl|state[3]               ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.487 ns  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; Alu[3]         ; clock      ;
; N/A                                     ; None                                                ; 17.485 ns  ; Instr_Reg:inst_reg|Instr31_26[1]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.474 ns  ; Instr_Reg:inst_reg|Instr31_26[0]        ; Alu[5]         ; clock      ;
; N/A                                     ; None                                                ; 17.472 ns  ; Instr_Reg:inst_reg|Instr20_16[2]        ; EntradaULA2[3] ; clock      ;
; N/A                                     ; None                                                ; 17.468 ns  ; Banco_reg:BancoDeRegistradores|Reg22[2] ; Alu[5]         ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+----------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.393 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -0.496 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.534 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.534 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 12 17:30:20 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 82.84 MHz between source register "Instr_Reg:inst_reg|Instr25_21[4]" and destination memory "Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5" (period= 12.072 ns)
    Info: + Longest register to memory delay is 11.837 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y29_N11; Fanout = 46; REG Node = 'Instr_Reg:inst_reg|Instr25_21[4]'
        Info: 2: + IC(1.037 ns) + CELL(0.544 ns) = 1.581 ns; Loc. = LCCOMB_X51_Y31_N22; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux30~10'
        Info: 3: + IC(0.821 ns) + CELL(0.178 ns) = 2.580 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux30~11'
        Info: 4: + IC(1.125 ns) + CELL(0.521 ns) = 4.226 ns; Loc. = LCCOMB_X53_Y30_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux30~19'
        Info: 5: + IC(0.287 ns) + CELL(0.178 ns) = 4.691 ns; Loc. = LCCOMB_X53_Y30_N22; Fanout = 2; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux30~20'
        Info: 6: + IC(0.893 ns) + CELL(0.178 ns) = 5.762 ns; Loc. = LCCOMB_X52_Y27_N10; Fanout = 4; COMB Node = 'mux2entradas32bits_real:EntradaULA1Selection|saidaMux[1]~1'
        Info: 7: + IC(0.568 ns) + CELL(0.545 ns) = 6.875 ns; Loc. = LCCOMB_X53_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 8: + IC(0.303 ns) + CELL(0.178 ns) = 7.356 ns; Loc. = LCCOMB_X53_Y27_N2; Fanout = 2; COMB Node = 'Ula32:ULA|Mux28~2'
        Info: 9: + IC(0.298 ns) + CELL(0.178 ns) = 7.832 ns; Loc. = LCCOMB_X53_Y27_N14; Fanout = 1; COMB Node = 'mux2entradas32bits_real:IouDMux|saidaMux[3]~8'
        Info: 10: + IC(0.297 ns) + CELL(0.322 ns) = 8.451 ns; Loc. = LCCOMB_X53_Y27_N10; Fanout = 7; COMB Node = 'mux2entradas32bits_real:IouDMux|saidaMux[3]~5'
        Info: 11: + IC(0.347 ns) + CELL(0.512 ns) = 9.310 ns; Loc. = LCCOMB_X53_Y27_N18; Fanout = 3; COMB Node = 'Memoria:Memory|Add4~2'
        Info: 12: + IC(0.576 ns) + CELL(0.521 ns) = 10.407 ns; Loc. = LCCOMB_X54_Y27_N22; Fanout = 1; COMB Node = 'Memoria:Memory|Add4~4'
        Info: 13: + IC(1.271 ns) + CELL(0.159 ns) = 11.837 ns; Loc. = M4K_X55_Y28; Fanout = 8; MEM Node = 'Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
        Info: Total cell delay = 4.014 ns ( 33.91 % )
        Info: Total interconnect delay = 7.823 ns ( 66.09 % )
    Info: - Smallest clock skew is 0.082 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 3.151 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.254 ns) + CELL(0.747 ns) = 3.151 ns; Loc. = M4K_X55_Y28; Fanout = 8; MEM Node = 'Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5'
            Info: Total cell delay = 1.773 ns ( 56.27 % )
            Info: Total interconnect delay = 1.378 ns ( 43.73 % )
        Info: - Longest clock path from clock "clock" to source register is 3.069 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.317 ns) + CELL(0.602 ns) = 3.069 ns; Loc. = LCFF_X51_Y29_N11; Fanout = 46; REG Node = 'Instr_Reg:inst_reg|Instr25_21[4]'
            Info: Total cell delay = 1.628 ns ( 53.05 % )
            Info: Total interconnect delay = 1.441 ns ( 46.95 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for register "controlador:ctrl|state[3]" (data pin = "reset", clock pin = "clock") is 1.233 ns
    Info: + Longest pin to register delay is 4.343 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'
        Info: 2: + IC(2.307 ns) + CELL(0.451 ns) = 3.784 ns; Loc. = LCCOMB_X50_Y27_N30; Fanout = 1; COMB Node = 'controlador:ctrl|state~14'
        Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 4.247 ns; Loc. = LCCOMB_X50_Y27_N6; Fanout = 1; COMB Node = 'controlador:ctrl|state~15'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.343 ns; Loc. = LCFF_X50_Y27_N7; Fanout = 13; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.751 ns ( 40.32 % )
        Info: Total interconnect delay = 2.592 ns ( 59.68 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X50_Y27_N7; Fanout = 13; REG Node = 'controlador:ctrl|state[3]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
Info: tco from clock "clock" to destination pin "ReadData1[5]" through register "Instr_Reg:inst_reg|Instr25_21[1]" is 20.461 ns
    Info: + Longest clock path from clock "clock" to source register is 3.070 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.318 ns) + CELL(0.602 ns) = 3.070 ns; Loc. = LCFF_X53_Y30_N19; Fanout = 46; REG Node = 'Instr_Reg:inst_reg|Instr25_21[1]'
        Info: Total cell delay = 1.628 ns ( 53.03 % )
        Info: Total interconnect delay = 1.442 ns ( 46.97 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 17.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y30_N19; Fanout = 46; REG Node = 'Instr_Reg:inst_reg|Instr25_21[1]'
        Info: 2: + IC(2.225 ns) + CELL(0.521 ns) = 2.746 ns; Loc. = LCCOMB_X54_Y30_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux26~4'
        Info: 3: + IC(1.273 ns) + CELL(0.545 ns) = 4.564 ns; Loc. = LCCOMB_X54_Y31_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux26~5'
        Info: 4: + IC(1.206 ns) + CELL(0.521 ns) = 6.291 ns; Loc. = LCCOMB_X51_Y28_N8; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux26~6'
        Info: 5: + IC(1.865 ns) + CELL(0.319 ns) = 8.475 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux26~9'
        Info: 6: + IC(1.479 ns) + CELL(0.178 ns) = 10.132 ns; Loc. = LCCOMB_X53_Y26_N24; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux26~20'
        Info: 7: + IC(3.966 ns) + CELL(3.016 ns) = 17.114 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'ReadData1[5]'
        Info: Total cell delay = 5.100 ns ( 29.80 % )
        Info: Total interconnect delay = 12.014 ns ( 70.20 % )
Info: th for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is -0.393 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 361; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.320 ns) + CELL(0.602 ns) = 3.072 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 13; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.99 % )
        Info: Total interconnect delay = 1.444 ns ( 47.01 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.751 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'
        Info: 2: + IC(2.307 ns) + CELL(0.322 ns) = 3.655 ns; Loc. = LCCOMB_X50_Y27_N0; Fanout = 1; COMB Node = 'controlador:ctrl|state~11'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.751 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 13; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.444 ns ( 38.50 % )
        Info: Total interconnect delay = 2.307 ns ( 61.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Apr 12 17:30:20 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


