Verilator Tree Dump (format 0x3900) from <e1391> to <e1541>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab60a0d0 <e1125> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab60bac0 <e1392#> {c1ai}  MultiFunctionShiftRegister_NegEdge_4Bit -> MultiFunctionShiftRegister_NegEdge_4Bit [scopep=0]
    1:2: VAR 0xaaaaab60a350 <e1129> {c2al} @dt=0xaaaaab601d80@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60a6f0 <e1134> {c3al} @dt=0xaaaaab601d80@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60aa90 <e1140> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60ae30 <e1146> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab615ee0 <e1401#> {c2al} @dt=0xaaaaab601d80@(G/w1)
    1:2:1: VARREF 0xaaaaab615dc0 <e1398#> {c2al} @dt=0xaaaaab601d80@(G/w1)  clk [RV] <- VAR 0xaaaaab60a350 <e1129> {c2al} @dt=0xaaaaab601d80@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab615ca0 <e1399#> {c2al} @dt=0xaaaaab601d80@(G/w1)  clk [LV] => VAR 0xaaaaab610440 <e1439#> {c2al} @dt=0xaaaaab601d80@(G/w1)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6161e0 <e1410#> {c3al} @dt=0xaaaaab601d80@(G/w1)
    1:2:1: VARREF 0xaaaaab6160c0 <e1407#> {c3al} @dt=0xaaaaab601d80@(G/w1)  inp [RV] <- VAR 0xaaaaab60a6f0 <e1134> {c3al} @dt=0xaaaaab601d80@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab615fa0 <e1408#> {c3al} @dt=0xaaaaab601d80@(G/w1)  inp [LV] => VAR 0xaaaaab6105c0 <e571> {c3al} @dt=0xaaaaab601d80@(G/w1)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6164e0 <e1419#> {c4ar} @dt=0xaaaaab5ed590@(G/w3)
    1:2:1: VARREF 0xaaaaab6163c0 <e1416#> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  sel [RV] <- VAR 0xaaaaab60aa90 <e1140> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6162a0 <e1417#> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  sel [LV] => VAR 0xaaaaab610740 <e579> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__sel [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6167e0 <e1428#> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:1: VARREF 0xaaaaab6166c0 <e1425#> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  D [RV] <- VAR 0xaaaaab60ae30 <e1146> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6165a0 <e1426#> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  D [LV] => VAR 0xaaaaab6108c0 <e587> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab616b20 <e1437#> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:1: VARREF 0xaaaaab616a00 <e1434#> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab6168e0 <e1435#> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab610a40 <e963> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610440 <e1439#> {c2al} @dt=0xaaaaab601d80@(G/w1)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6105c0 <e571> {c3al} @dt=0xaaaaab601d80@(G/w1)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610740 <e579> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__sel [VSTATIC]  PORT
    1:2: VAR 0xaaaaab6108c0 <e587> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab610a40 <e963> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  MultiFunctionShiftRegister_NegEdge_4Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab610bc0 <e401> {c8af}
    1:2:1: SENTREE 0xaaaaab610c80 <e410> {c8am}
    1:2:1:1: SENITEM 0xaaaaab610d40 <e105> {c8ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab610e00 <e596> {c8aw} @dt=0xaaaaab601d80@(G/w1)  clk [RV] <- VAR 0xaaaaab60a350 <e1129> {c2al} @dt=0xaaaaab601d80@(G/w1)  clk [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: CASE 0xaaaaab610f20 <e1184> {c10aj}
    1:2:2:1: VARREF 0xaaaaab610ff0 <e597> {c10ao} @dt=0xaaaaab5ed590@(G/w3)  sel [RV] <- VAR 0xaaaaab60aa90 <e1140> {c4ar} @dt=0xaaaaab5ed590@(G/w3)  sel [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611110 <e126> {c11at}
    1:2:2:2:1: CONST 0xaaaaab6111d0 <e964> {c11an} @dt=0xaaaaab5ed590@(G/w3)  3'h0
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611310 <e967> {c11ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: CONST 0xaaaaab6113d0 <e965> {c11ba} @dt=0xaaaaab5ee5c0@(G/w4)  4'h0
    1:2:2:2:2:2: VARREF 0xaaaaab611510 <e966> {c11av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611630 <e139> {c12at}
    1:2:2:2:1: CONST 0xaaaaab6116f0 <e968> {c12an} @dt=0xaaaaab5ed590@(G/w3)  3'h1
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611830 <e970> {c12ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: VARREF 0xaaaaab6118f0 <e602> {c12ba} @dt=0xaaaaab5ee5c0@(G/w4)  D [RV] <- VAR 0xaaaaab60ae30 <e1146> {c5ar} @dt=0xaaaaab5ee5c0@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0xaaaaab611a10 <e969> {c12av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab611b30 <e161> {c13at}
    1:2:2:2:1: CONST 0xaaaaab611bf0 <e971> {c13an} @dt=0xaaaaab5ed590@(G/w3)  3'h2
    1:2:2:2:2: ASSIGNDLY 0xaaaaab611d30 <e984> {c13ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: SHIFTR 0xaaaaab611df0 <e982> {c13bc} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: VARREF 0xaaaaab611eb0 <e972> {c13ba} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: CONST 0xaaaaab611fd0 <e981> {c13bf} @dt=0xaaaaab608870@(G/sw32)  32'sh1
    1:2:2:2:2:2: VARREF 0xaaaaab612110 <e983> {c13av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab612230 <e183> {c14at}
    1:2:2:2:1: CONST 0xaaaaab6122f0 <e985> {c14an} @dt=0xaaaaab5ed590@(G/w3)  3'h3
    1:2:2:2:2: ASSIGNDLY 0xaaaaab612430 <e999> {c14ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: SHIFTL 0xaaaaab6124f0 <e997> {c14bc} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: VARREF 0xaaaaab6125b0 <e986> {c14ba} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: CONST 0xaaaaab6126d0 <e996> {c14bf} @dt=0xaaaaab608870@(G/sw32)  32'sh1
    1:2:2:2:2:2: VARREF 0xaaaaab612810 <e998> {c14av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab612930 <e237> {c15at}
    1:2:2:2:1: CONST 0xaaaaab6129f0 <e1000> {c15an} @dt=0xaaaaab5ed590@(G/w3)  3'h4
    1:2:2:2:2: ASSIGNDLY 0xaaaaab612b30 <e1028> {c15ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: CONCAT 0xaaaaab612bf0 <e1160> {c15bf} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: SEL 0xaaaaab612cb0 <e1011> {c15bc} @dt=0xaaaaab601d80@(G/w1) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab612d80 <e1001> {c15bb} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab612ea0 <e658> {c15bd} @dt=0xaaaaab6024d0@(G/sw2)  2'h3
    1:2:2:2:2:1:1:3: CONST 0xaaaaab612fe0 <e1010> {c15bc} @dt=0xaaaaab608cb0@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0xaaaaab613120 <e1023> {c15bi} @dt=0xaaaaab5ed590@(G/w3) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab6131f0 <e1012> {c15bh} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab613310 <e698> {c15bl} @dt=0xaaaaab6024d0@(G/sw2)  2'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab613450 <e1022> {c15bj} @dt=0xaaaaab608cb0@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0xaaaaab613590 <e1027> {c15av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab6136b0 <e284> {c16at}
    1:2:2:2:1: CONST 0xaaaaab613770 <e1029> {c16an} @dt=0xaaaaab5ed590@(G/w3)  3'h5
    1:2:2:2:2: ASSIGNDLY 0xaaaaab6138b0 <e1046> {c16ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: CONCAT 0xaaaaab613970 <e1166> {c16be} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: VARREF 0xaaaaab613a30 <e711> {c16bb} @dt=0xaaaaab601d80@(G/w1)  inp [RV] <- VAR 0xaaaaab60a6f0 <e1134> {c3al} @dt=0xaaaaab601d80@(G/w1)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2: SEL 0xaaaaab613b50 <e1041> {c16bh} @dt=0xaaaaab5ed590@(G/w3) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab613c20 <e1030> {c16bg} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab613d40 <e752> {c16bk} @dt=0xaaaaab6024d0@(G/sw2)  2'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab613e80 <e1040> {c16bi} @dt=0xaaaaab608cb0@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0xaaaaab613fc0 <e1045> {c16av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab6140e0 <e340> {c17at}
    1:2:2:2:1: CONST 0xaaaaab6141a0 <e1047> {c17an} @dt=0xaaaaab5ed590@(G/w3)  3'h6
    1:2:2:2:2: ASSIGNDLY 0xaaaaab6142e0 <e1076> {c17ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: CONCAT 0xaaaaab6143a0 <e1172> {c17bf} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: SEL 0xaaaaab614460 <e1059> {c17bc} @dt=0xaaaaab601d80@(G/w1) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab614530 <e1048> {c17bb} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab614650 <e802> {c17bd} @dt=0xaaaaab6024d0@(G/sw2)  2'h0
    1:2:2:2:2:1:1:3: CONST 0xaaaaab614790 <e1058> {c17bc} @dt=0xaaaaab608cb0@(G/w32)  32'h1
    1:2:2:2:2:1:2: SEL 0xaaaaab6148d0 <e1071> {c17bi} @dt=0xaaaaab5ed590@(G/w3) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab6149a0 <e1060> {c17bh} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab614ac0 <e843> {c17bl} @dt=0xaaaaab6024d0@(G/sw2)  2'h1
    1:2:2:2:2:1:2:3: CONST 0xaaaaab614c00 <e1070> {c17bj} @dt=0xaaaaab608cb0@(G/w32)  32'h3
    1:2:2:2:2:2: VARREF 0xaaaaab614d40 <e1075> {c17av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CASEITEM 0xaaaaab614e60 <e396> {c18at}
    1:2:2:2:1: CONST 0xaaaaab614f20 <e1077> {c18an} @dt=0xaaaaab5ed590@(G/w3)  3'h7
    1:2:2:2:2: ASSIGNDLY 0xaaaaab615060 <e1106> {c18ax} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1: CONCAT 0xaaaaab615120 <e1178> {c18bh} @dt=0xaaaaab5ee5c0@(G/w4)
    1:2:2:2:2:1:1: SEL 0xaaaaab6151e0 <e1089> {c18bc} @dt=0xaaaaab5ed590@(G/w3) decl[3:0]]
    1:2:2:2:2:1:1:1: VARREF 0xaaaaab6152b0 <e1078> {c18bb} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2: CONST 0xaaaaab6153d0 <e896> {c18bf} @dt=0xaaaaab6024d0@(G/sw2)  2'h0
    1:2:2:2:2:1:1:3: CONST 0xaaaaab615510 <e1088> {c18bd} @dt=0xaaaaab608cb0@(G/w32)  32'h3
    1:2:2:2:2:1:2: SEL 0xaaaaab615650 <e1101> {c18bk} @dt=0xaaaaab601d80@(G/w1) decl[3:0]]
    1:2:2:2:2:1:2:1: VARREF 0xaaaaab615720 <e1090> {c18bj} @dt=0xaaaaab5ee5c0@(G/w4)  Q [RV] <- VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:2:2: CONST 0xaaaaab615840 <e934> {c18bl} @dt=0xaaaaab6024d0@(G/sw2)  2'h3
    1:2:2:2:2:1:2:3: CONST 0xaaaaab615980 <e1100> {c18bk} @dt=0xaaaaab608cb0@(G/w32)  32'h1
    1:2:2:2:2:2: VARREF 0xaaaaab615ac0 <e1105> {c18av} @dt=0xaaaaab5ee5c0@(G/w4)  Q [LV] => VAR 0xaaaaab60b1d0 <e1152> {c6aw} @dt=0xaaaaab5ee5c0@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab60d3c0 <e1197> {c15bc} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab601d80 <e562> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab60d3c0 <e1197> {c15bc} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab60cfc0 <e1190> {c15bc} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab6024d0 <e650> {c15bc} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ed590 <e578> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ee5c0 <e586> {c5al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab608cb0 <e1005> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab608870 <e976> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5eccf0 <e28> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ed180 <e33> {c4ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f7880 <e115> {c11an} @dt=this@(w3)  logic kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5f7dd0 <e121> {c11ba} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab5fb950 <e224> {c15ba} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5fba80 <e231> {c15ba} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ec4e0 <e558> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab601d80 <e562> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ec860 <e565> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5ed590 <e578> {c4al} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5ee5c0 <e586> {c5al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab5f66d0 <e594> {c6am} @dt=this@(w4)  logic kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab602240 <e632> {c15bc} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6023f0 <e640> {c15bc} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab6024d0 <e650> {c15bc} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab6026f0 <e654> {c15bd} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab602960 <e667> {c15bj} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab608870 <e976> {c13bf} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab608cb0 <e1005> {c15bc} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab60cfc0 <e1190> {c15bc} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab60d3c0 <e1197> {c15bc} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
