Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.84 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.86 secs
 
--> Reading design: REU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "REU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "REU"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : REU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Reg.v" in library work
Compiling verilog file "../RAM.v" in library work
Module <REUReg> compiled
Compiling verilog file "../Glue.v" in library work
Module <RAM> compiled
Compiling verilog file "../DMASeq.v" in library work
Module <Glue> compiled
Compiling verilog file "../REU.v" in library work
Module <DMASeq> compiled
Module <REU> compiled
No errors in compilation
Analysis of file <"REU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <REU> in library <work>.

Analyzing hierarchy for module <RAM> in library <work>.

Analyzing hierarchy for module <REUReg> in library <work>.

Analyzing hierarchy for module <DMASeq> in library <work>.

Analyzing hierarchy for module <Glue> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <REU>.
Module <REU> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
Module <RAM> is correct for synthesis.
 
Analyzing module <REUReg> in library <work>.
Module <REUReg> is correct for synthesis.
 
Analyzing module <DMASeq> in library <work>.
Module <DMASeq> is correct for synthesis.
 
Analyzing module <Glue> in library <work>.
Module <Glue> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM>.
    Related source file is "../RAM.v".
    Found 8x1-bit ROM for signal <nCAS$mux0000> created at line 54.
    Found 1-bit register for signal <nRAS>.
    Found 1-bit register for signal <nCAS>.
    Found 10-bit register for signal <RA>.
    Found 8-bit tristate buffer for signal <RD>.
    Found 8-bit register for signal <RDD>.
    Found 1-bit register for signal <nRWE>.
    Found 1-bit register for signal <InitDone>.
    Found 1-bit register for signal <nRESETr>.
    Found 2-bit register for signal <PHI2r>.
    Found 1-bit register for signal <PORDone>.
    Found 1-bit register for signal <RDOE>.
    Found 3-bit up counter for signal <S>.
    Found 8-bit register for signal <WRDr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <RAM> synthesized.


Synthesizing Unit <REUReg>.
    Related source file is "../Reg.v".
    Found 8-bit adder for signal <$add0000> created at line 138.
    Found 8-bit adder for signal <$add0001> created at line 152.
    Found 8-bit adder for signal <$add0002> created at line 167.
    Found 8-bit adder for signal <$add0003> created at line 182.
    Found 3-bit adder for signal <$add0004> created at line 197.
    Found 8-bit subtractor for signal <$sub0000> created at line 212.
    Found 8-bit subtractor for signal <$sub0001> created at line 227.
    Found 1-bit register for signal <AutoloadEN>.
    Found 16-bit register for signal <CA>.
    Found 16-bit register for signal <CAWritten>.
    Found 2-bit register for signal <DF01Reserved32>.
    Found 1-bit register for signal <DF01Reserved6>.
    Found 1-bit register for signal <EndOfBlock>.
    Found 1-bit register for signal <EndOfBlockMask>.
    Found 1-bit register for signal <ExecuteEN>.
    Found 1-bit register for signal <Fault>.
    Found 1-bit register for signal <FF00DecodeEN>.
    Found 2-bit register for signal <IncMode>.
    Found 1-bit register for signal <IntEnable>.
    Found 1-bit register for signal <IntPending>.
    Found 16-bit register for signal <Length>.
    Found 16-bit register for signal <LengthWritten>.
    Found 19-bit register for signal <REUA>.
    Found 19-bit register for signal <REUAWritten>.
    Found 1-bit register for signal <VerifyErrMask>.
    Found 2-bit register for signal <XferType>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
Unit <REUReg> synthesized.


Synthesizing Unit <DMASeq>.
    Related source file is "../DMASeq.v".
    Found 1-bit register for signal <RAMRD>.
    Found 1-bit register for signal <DMA>.
    Found 1-bit register for signal <RAMWR>.
    Found 1-bit register for signal <nWEDMA>.
    Found 1-bit register for signal <BAr>.
    Found 1-bit register for signal <DMAr>.
    Found 1-bit register for signal <Equalr>.
    Found 2-bit register for signal <nRESETr>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DMASeq> synthesized.


Synthesizing Unit <Glue>.
    Related source file is "../Glue.v".
Unit <Glue> synthesized.


Synthesizing Unit <REU>.
    Related source file is "../REU.v".
WARNING:Xst:647 - Input <nIO1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <RegCS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit tristate buffer for signal <A>.
    Found 8-bit tristate buffer for signal <D>.
    Found 1-bit tristate buffer for signal <nWE>.
    Found 8-bit comparator equal for signal <$cmp_eq0000> created at line 65.
    Summary:
	inferred   1 Comparator(s).
	inferred  25 Tristate(s).
Unit <REU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 144
 1-bit register                                        : 138
 2-bit register                                        : 4
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 1
 16-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block PORDone.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block InitDone.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch PORDone hinder the constant cleaning in the block RAM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch InitDone hinder the constant cleaning in the block RAM.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1348 - Unit RAM is merged (output interface has tristates)

Optimizing unit <REU> ...
  implementation constraint: INIT=r	 : ram/nRESETr
  implementation constraint: INIT=r	 : ram/PORDone
  implementation constraint: INIT=r	 : ram/PHI2r_0
  implementation constraint: INIT=r	 : ram/PHI2r_1
  implementation constraint: INIT=r	 : ram/InitDone
  implementation constraint: INIT=r	 : ram/RDOE

Optimizing unit <Glue> ...

Optimizing unit <REUReg> ...

Optimizing unit <DMASeq> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : REU.ngr
Top Level Output File Name         : REU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 1408
#      AND2                        : 530
#      AND3                        : 43
#      AND4                        : 6
#      AND5                        : 1
#      AND6                        : 1
#      AND8                        : 10
#      GND                         : 3
#      INV                         : 465
#      OR2                         : 274
#      OR3                         : 20
#      VCC                         : 1
#      XOR2                        : 54
# FlipFlops/Latches                : 165
#      FD                          : 31
#      FDCE                        : 134
# IO Buffers                       : 53
#      IBUF                        : 5
#      IOBUFE                      : 33
#      OBUF                        : 15
=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.59 secs
 
--> 

Total memory usage is 235604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

