[2024-12-07 20:24:47.278568] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-07 20:24:47.278724] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-07 20:24:47.278880] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_115111_temp/
[2024-12-07 20:24:47.279096] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/tag_ram.py
[2024-12-07 20:24:47.282182] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/
[2024-12-07 20:24:47.282508] [openram.globals/install_conda]: Creating conda setup...
[2024-12-07 20:24:47.287320] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 20:24:47.287559] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-07 20:24:47.287767] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 20:24:47.296962] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_115111_temp/
[2024-12-07 20:24:47.565322] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 20:24:49.644168] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-07 20:24:49.656117] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-07 20:24:49.670668] [openram.verify/<module>]: Initializing verify...
[2024-12-07 20:24:49.682440] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-07 20:24:49.683292] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 20:24:49.683368] |==============================================================================|
[2024-12-07 20:24:49.683409] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-07 20:24:49.683444] |=========                                                            =========|
[2024-12-07 20:24:49.683478] |=========               VLSI Design and Automation Lab               =========|
[2024-12-07 20:24:49.683508] |=========        Computer Science and Engineering Department         =========|
[2024-12-07 20:24:49.683537] |=========            University of California Santa Cruz             =========|
[2024-12-07 20:24:49.683566] |=========                                                            =========|
[2024-12-07 20:24:49.683594] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-07 20:24:49.683623] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-07 20:24:49.683650] |=========                See LICENSE for license info                =========|
[2024-12-07 20:24:49.683679] |==============================================================================|
[2024-12-07 20:24:49.683716] ** Start: 12/07/2024 20:24:49
[2024-12-07 20:24:49.683751] Technology: freepdk45
[2024-12-07 20:24:49.683782] Total size: 704 bits
[2024-12-07 20:24:49.683818] Word size: 22
Words: 32
Banks: 1
[2024-12-07 20:24:49.683850] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-07 20:24:49.683879] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-07 20:24:49.683908] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-07 20:24:49.683935] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-07 20:24:49.683963] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-07 20:24:49.683990] Only generating nominal corner timing.
[2024-12-07 20:24:49.684020] Words per row: None
[2024-12-07 20:24:49.684064] Output files are: 
[2024-12-07 20:24:49.684096] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.lvs
[2024-12-07 20:24:49.684133] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.sp
[2024-12-07 20:24:49.684162] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.v
[2024-12-07 20:24:49.684189] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.lib
[2024-12-07 20:24:49.684222] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.py
[2024-12-07 20:24:49.684251] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.html
[2024-12-07 20:24:49.684278] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.log
[2024-12-07 20:24:49.684306] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.lef
[2024-12-07 20:24:49.684333] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.gds
[2024-12-07 20:24:49.698300] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[2024-12-07 20:24:49.698648] [openram.sram_config/recompute_sizes]: Rows: 32 Cols: 22
[2024-12-07 20:24:49.698984] [openram.sram_config/recompute_sizes]: Row addr size: 5 Col addr size: 0 Bank addr size: 5
[2024-12-07 20:24:49.699241] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[2024-12-07 20:24:49.718646] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_capped_replica_bitcell_array 32 x 22
[2024-12-07 20:24:49.719162] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_capped_replica_bitcell_array 32 x 22 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 20:24:49.720786] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_replica_bitcell_array 32 x 22
[2024-12-07 20:24:49.721396] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_replica_bitcell_array 32 x 22 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 20:24:49.722771] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_bitcell_array 32 x 22
[2024-12-07 20:24:49.723491] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_bitcell_array 32 x 22
[2024-12-07 20:24:50.072019] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_replica_column 34 x 1
[2024-12-07 20:24:50.100413] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_replica_column_0 34 x 1
[2024-12-07 20:24:50.113561] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dummy_array 1 x 22
[2024-12-07 20:24:50.169972] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dummy_array_0 1 x 24
[2024-12-07 20:24:50.180999] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dummy_array_1 1 x 24
[2024-12-07 20:24:50.192031] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dummy_array_2 36 x 1
[2024-12-07 20:24:50.205642] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dummy_array_3 36 x 1
[2024-12-07 20:24:50.305794] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-07 20:24:50.315723] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-07 20:24:50.338573] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-07 20:24:50.399087] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_wordline_driver_array
[2024-12-07 20:24:50.400179] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-07 20:24:50.424816] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-07 20:24:50.457498] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_precharge_array
[2024-12-07 20:24:50.470688] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_write_driver_array
[2024-12-07 20:24:50.514683] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_precharge_array_0
[2024-12-07 20:24:50.527793] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_sense_amp_array
[2024-12-07 20:24:50.618305] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_row_addr_dff rows=5 cols=1
[2024-12-07 20:24:50.621834] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_data_dff rows=1 cols=22
[2024-12-07 20:24:50.632541] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-07 20:24:50.633651] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dff_buf
[2024-12-07 20:24:50.641112] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dff_buf_array
[2024-12-07 20:24:50.641833] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_22_32_freepdk45_dff_buf_0
[2024-12-07 20:24:50.645136] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-07 20:24:50.648988] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-07 20:24:50.654609] [openram.modules.pbuf/__init__]: creating pbuf with size of 22
[2024-12-07 20:24:50.662653] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-07 20:24:50.679818] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-07 20:24:50.687039] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-07 20:24:50.690216] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-07 20:24:50.696985] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-07 20:24:50.697779] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-07 20:24:50.702610] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-07 20:24:50.710288] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-07 20:24:50.738877] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-07 20:24:50.749847] ** Submodules: 1.1 seconds
[2024-12-07 20:24:50.765909] ** Placement: 0.0 seconds
[2024-12-07 20:24:59.344984] [openram.base.hierarchy_layout/get_bbox]: Size: 90.065 x 86.73 with perimeter margin 0
[2024-12-07 20:24:59.369464] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-07 20:24:59.370016] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-07 20:24:59.370547] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-07 20:24:59.370984] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-07 20:25:05.011945] ** Routing: 14.2 seconds
[2024-12-07 20:25:05.014970] ** Verification: 0.0 seconds
[2024-12-07 20:25:05.015078] ** SRAM creation: 15.3 seconds
[2024-12-07 20:25:05.015145] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.sp
[2024-12-07 20:25:05.041184] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733603105039516480
[2024-12-07 20:25:05.068355] ** Spice writing: 0.1 seconds
[2024-12-07 20:25:05.068460] DELAY: Writing stimulus...
[2024-12-07 20:25:05.201789] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_22_32_freepdk45.xbank0.bl_1_21
[2024-12-07 20:25:05.205468] ** DELAY: 0.1 seconds
[2024-12-07 20:25:05.229549] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.gds
[2024-12-07 20:25:05.301488] ** GDS: 0.1 seconds
[2024-12-07 20:25:05.301631] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.lef
[2024-12-07 20:25:05.310335] ** LEF: 0.0 seconds
[2024-12-07 20:25:05.310441] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.lvs.sp
[2024-12-07 20:25:05.334780] ** LVS writing: 0.0 seconds
[2024-12-07 20:25:05.334892] LIB: Characterizing... 
[2024-12-07 20:25:05.337139] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-07 20:25:05.337869] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-07 20:25:05.338409] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-07 20:25:05.338829] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-07 20:25:05.339226] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-07 20:25:05.339667] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45_TT_1p0V_25C.lib
[2024-12-07 20:25:05.340764] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-07 20:25:05.456709] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 0.4107376983221111 mW
[2024-12-07 20:25:05.457366] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.001191 mW
[2024-12-07 20:25:05.457903] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-07 20:25:05.458685] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.22711960546875, 0.000716101171875
[2024-12-07 20:25:05.459390] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.22734014062500002, 0.0007381546875
[2024-12-07 20:25:05.460062] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.22822228125000005, 0.00082636875
[2024-12-07 20:25:05.460724] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.22711960546875, 0.000716101171875
[2024-12-07 20:25:05.461378] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.22734014062500002, 0.0007381546875
[2024-12-07 20:25:05.462031] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.22822228125000005, 0.00082636875
[2024-12-07 20:25:05.462701] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.22711960546875, 0.000716101171875
[2024-12-07 20:25:05.463355] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.22734014062500002, 0.0007381546875
[2024-12-07 20:25:05.464007] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.22822228125000005, 0.00082636875
[2024-12-07 20:25:05.473090] ** Characterization: 0.1 seconds
[2024-12-07 20:25:05.473271] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.py
[2024-12-07 20:25:05.473333] ** Config: 0.0 seconds
[2024-12-07 20:25:05.476522] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.html
[2024-12-07 20:25:05.479642] ** Datasheet: 0.0 seconds
[2024-12-07 20:25:05.479719] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_32_freepdk45/sram_0rw1r1w_22_32_freepdk45.v
[2024-12-07 20:25:05.479920] ** Verilog: 0.0 seconds
[2024-12-07 20:25:05.480373] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_115111_temp/
[2024-12-07 20:25:05.480714] ** End: 15.8 seconds
