# ğŸ”³ RISC-V SoC Tapeout Program â€” Week 0 

Welcome to the beginning of my journey in the **VSD RISC-V SoC Tapeout Program** ğŸš€.  
This repository captures my **Week 0 progress**, where I focused on understanding the program, setting up the required tools, and preparing my environment for upcoming digital VLSI experiments.  

---

## ğŸ“– About the Program ğŸ”¥ 
The **VSD SoC Tapeout Program** is a nationwide initiative designed to teach the complete **RTL-GDSII design flow** using open-source tools.  
Here, participants like me will work through every step â€” from **RTL design â¡ï¸ GDSII â¡ï¸ Tapeout** â€” and contribute to Indiaâ€™s growing **semiconductor ecosystem** ğŸŒâš¡.

**ğŸ‘ Special Thanks ( à´¦àµà´¦à´¿ Ë™á—œË™ )**

 I sincerely thank all the organizations and their key members for making the RISC-V SoC Tapeout Program possible:

- VLSI System Design (VSD) â€“ [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) for mentoring and guiding the program.

- Efabless â€“ [Michael Wishart](https://www.linkedin.com/in/mike-wishart-81480612/) and [Mohamed Kassem](https://www.linkedin.com/in/mkkassem/) for enabling collaborative open-source chip design.

- [Semiconductor Laboratory](https://www.scl.gov.in/), India (SCL) â€“ for PDK and foundry support.

- [IIT Gandhinagar (IITGN)](https://www.linkedin.com/school/indian-institute-of-technology-gandhinagar-iitgn-/?originalSubdomain=in) â€“ for on-site training and project facilitation.

- Synopsys â€“ [Sassine Ghazi](https://www.linkedin.com/in/sassine-ghazi/) for providing industry-grade EDA tools under C2S program.

Their collective vision and support have empowered students like me to contribute to India's semiconductor journey ğŸš€.

<img width="1024" height="576" alt="VSD_IITGN_SYNP_SCL-1024x576 png" src="https://github.com/user-attachments/assets/05c2fa67-4c85-4c91-b654-76de7ae5f442" />

---

## ğŸ¯ Week 0 Goals  
- ğŸ—ï¸ Understand the program structure and tapeout process  
- ğŸ› ï¸ Install and configure open-source EDA tools  
- âœ… Verify tool functionality with simple runs  
- ğŸ“‚ Set up a dedicated GitHub repository for documentation  

---

## âœ… Tasks Completed  

| ğŸ“ Task | ğŸ“Œ Activity | ğŸ¯ Completion |
|---------|------------|---------------|
| 0 | Getting started with Digital VLSI SoC design and planning | âœ… |
| 1 | Installed **Yosys** (Logic synthesis) âš™ï¸ | âœ… |
| 2 | Installed **Icarus Verilog** (Simulation) ğŸ“ | âœ… |
| 3 | Installed **GTKWave** (Waveform analysis) ğŸ“Š | âœ… |
| 4 | Created repo `RISC-V-SoC-Tapeout_Week-0` ğŸ“‚ | âœ… |

---

