// Seed: 2855294637
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    inout supply0 id_10
);
  always id_10 = id_5;
  assign id_10 = id_5;
  reg id_12 = 1;
  id_13(
      .id_0(-1)
  );
  logic [7:0] id_14, id_15;
  logic id_16, id_17;
  assign id_14[1] = id_14;
  initial id_12 <= id_17;
  wire id_18;
  assign id_17 = id_1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  wire id_19;
endmodule
