// Seed: 3965351249
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3
);
  assign module_1.id_2 = 0;
  logic id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input wire id_3
);
  wire id_5;
  ;
  assign id_5 = -1 ? id_3 : -1;
  assign id_2 = 1;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input uwire id_8,
    inout wire id_9,
    input supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    output supply0 id_13,
    output supply0 id_14,
    output supply0 id_15,
    input wor id_16,
    input supply0 id_17,
    input tri id_18
    , id_29,
    output tri id_19,
    input supply0 id_20,
    input supply1 id_21,
    output tri0 id_22,
    output wire id_23,
    input uwire id_24,
    input tri1 id_25,
    output tri0 id_26[-1 : -1],
    input tri0 id_27
);
  wire id_30;
  ;
  wire id_31;
  parameter id_32 = "";
  module_0 modCall_1 (
      id_4,
      id_23,
      id_27,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
