==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to ' xc7z045ffg900-2 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.89ns.
INFO: [HLS 200-10] Analyzing design file '/home/gc535/ece5775/final_proj/v3/craft-bnn-master/baseline_cpp/baseline/cifar10_test_accuracy.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'LATENCY' cannot be applied: Function 'top' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:26 ; elapsed = 00:01:56 . Memory (MB): peak = 454.266 ; gain = 16.719 ; free physical = 11896 ; free virtual = 16569
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:37 ; elapsed = 00:02:10 . Memory (MB): peak = 454.266 ; gain = 16.719 ; free physical = 11758 ; free virtual = 16568
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'PROLOG_ROWS' (/home/gc535/ece5775/final_proj/v3/craft-bnn-master/baseline_cpp/baseline/ConvLayer.h:212) in function 'void ConvHelper<8u, 3u, 5u>::init_linebuffer<hls::LineBuffer<2, 8, ap_int<2>, 0> >(hls::LineBuffer<2, 8, ap_int<2>, 0>&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/xilinx/Xilinx_SDx_2017.2_sdx_0823_1/SDx/2017.2/Vivado_HLS/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'hls::LineBuffer<2, 8, ap_int<2>, 0>::shift_pixels_up(int)' completely.
INFO: [XFORM 203-501] Unrolling loop 'PROLOG_ROWS' (/home/gc535/ece5775/final_proj/v3/craft-bnn-master/baseline_cpp/baseline/ConvLayer.h:212) in function 'void ConvHelper<16u, 3u, 5u>::init_linebuffer<hls::LineBuffer<2, 16, ap_int<2>, 0> >(hls::LineBuffer<2, 16, ap_int<2>, 0>&)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/xilinx/Xilinx_SDx_2017.2_sdx_0823_1/SDx/2017.2/Vivado_HLS/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'hls::LineBuffer<2, 16, ap_int<2>, 0>::shift_pixels_up(int)' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:00 ; elapsed = 00:02:39 . Memory (MB): peak = 1158.266 ; gain = 720.719 ; free physical = 10965 ; free virtual = 15949
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-79] The design is empty: cannot find the top function.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
command 'ap_source' returned error code
    while executing
"source /home/gc535/ece5775/final_proj/v3/craft-bnn-master/baseline_cpp/baseline/_sds/vhls/top_run.tcl"
    invoked from within
"hls::main /home/gc535/ece5775/final_proj/v3/craft-bnn-master/baseline_cpp/baseline/_sds/vhls/top_run.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
