0.6
2018.2
Jun 14 2018
20:41:02
C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd,1617646151,vhdl,,,,tb_add_sub_unit,,,,,,,,
C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sources_1/imports/4_bit_Add_Sub/Add_Sub_unit.vhd,1617645967,vhdl,,,,add_sub_unit,,,,,,,,
C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sources_1/imports/4_bit_Add_Sub/FA.vhd,1611702008,vhdl,,,,fa,,,,,,,,
C:/4_bit_Add_Sub/Final Project/Final Project.srcs/sources_1/imports/4_bit_Add_Sub/HA.vhd,1611702012,vhdl,,,,ha,,,,,,,,
