# SystemVerilog-TestBench-Full-Adder
https://www.edaplayground.com/x/BPuu

<img width="1536" height="1024" alt="image" src="https://github.com/user-attachments/assets/b75f4147-7d8c-450a-aa9d-1da79ae03f41" />

