In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_clang_-O3:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
       0:	stp	x29, x30, [sp, #-96]!
       4:	stp	x28, x27, [sp, #16]
       8:	stp	x26, x25, [sp, #32]
       c:	stp	x24, x23, [sp, #48]
      10:	stp	x22, x21, [sp, #64]
      14:	stp	x20, x19, [sp, #80]
      18:	mov	x29, sp
      1c:	sub	sp, sp, #0x490
      20:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      24:	mov	x21, x0
      28:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      2c:	add	x20, x20, #0x0
      30:	mov	x19, x1
      34:	add	x0, x0, #0x0
      38:	mov	w2, #0x5d00                	// #23808
      3c:	mov	x1, x20
      40:	bl	0 <memcpy>
      44:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      48:	add	x0, x0, #0x0
      4c:	mov	w2, #0x5d00                	// #23808
      50:	mov	x1, x20
      54:	bl	0 <memcpy>
      58:	ldp	x8, x9, [x19]
      5c:	mov	w22, #0x2                   	// #2
      60:	cmp	x8, x9
      64:	b.ne	228 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x228>  // b.any
      68:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      6c:	ldr	d0, [x8]
      70:	add	x11, sp, #0x248
      74:	add	x23, x11, #0x20
      78:	add	x9, x11, #0x50
      7c:	add	x10, x11, #0x70
      80:	add	x8, x11, #0xa8
      84:	add	x0, sp, #0x240
      88:	str	xzr, [sp, #592]
      8c:	str	xzr, [sp, #584]
      90:	strb	wzr, [sp, #616]
      94:	str	xzr, [sp, #632]
      98:	str	wzr, [sp, #640]
      9c:	strb	wzr, [sp, #664]
      a0:	strb	wzr, [sp, #696]
      a4:	str	xzr, [sp, #712]
      a8:	str	xzr, [sp, #720]
      ac:	str	x23, [sp, #600]
      b0:	str	xzr, [sp, #608]
      b4:	stp	x10, x9, [sp, #48]
      b8:	str	x9, [sp, #648]
      bc:	str	xzr, [sp, #656]
      c0:	str	x10, [sp, #680]
      c4:	str	xzr, [sp, #688]
      c8:	str	xzr, [sp, #728]
      cc:	str	x8, [sp, #736]
      d0:	str	d0, [sp, #744]
      d4:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
      d8:	ldr	q0, [x21]
      dc:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      e0:	add	x8, x8, #0x0
      e4:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      e8:	mov	w9, #0x2                   	// #2
      ec:	str	x8, [sp, #544]
      f0:	add	x4, x4, #0x0
      f4:	add	x8, sp, #0x238
      f8:	add	x0, sp, #0x210
      fc:	add	x1, sp, #0x248
     100:	add	x2, sp, #0x240
     104:	mov	w3, #0x1                   	// #1
     108:	mov	x5, xzr
     10c:	str	q0, [sp, #528]
     110:	str	x9, [sp, #552]
     114:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     118:	ldr	x19, [sp, #568]
     11c:	cbz	x19, c60 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc60>
     120:	bl	0 <_ZN4llvm4errsEv>
     124:	mov	x1, x0
     128:	mov	x0, x19
     12c:	mov	x2, xzr
     130:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
     134:	tbnz	w0, #0, c60 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc60>
     138:	ldr	x8, [sp, #568]
     13c:	mov	w9, #0x104                 	// #260
     140:	add	x0, sp, #0x1d8
     144:	sub	x1, x29, #0xd0
     148:	add	x8, x8, #0xf0
     14c:	str	x21, [sp, #72]
     150:	sturh	w9, [x29, #-192]
     154:	stp	x8, xzr, [x29, #-208]
     158:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     15c:	add	x0, sp, #0x140
     160:	bl	1480 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     164:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     168:	add	x8, sp, #0x120
     16c:	add	x20, x20, #0x0
     170:	add	x8, x8, #0x10
     174:	add	x1, sp, #0x1d8
     178:	add	x2, sp, #0x120
     17c:	mov	x0, x20
     180:	str	x8, [sp, #40]
     184:	stp	x8, xzr, [sp, #288]
     188:	strb	wzr, [sp, #304]
     18c:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
     190:	ldr	x8, [sp, #568]
     194:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     198:	mov	x19, x0
     19c:	add	x0, x20, #0x100
     1a0:	ldp	x24, x25, [x8, #240]
     1a4:	add	x1, x1, #0x0
     1a8:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     1ac:	str	w22, [sp, #84]
     1b0:	str	x23, [sp, #64]
     1b4:	cbz	w0, 26c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x26c>
     1b8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     1bc:	add	x8, x8, #0x0
     1c0:	ldp	x20, x21, [x8]
     1c4:	add	x8, sp, #0x100
     1c8:	add	x0, x8, #0x10
     1cc:	str	x0, [sp, #256]
     1d0:	cbnz	x20, 1d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x1d8>
     1d4:	cbnz	x21, c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc54>
     1d8:	cmp	x21, #0x10
     1dc:	stur	x21, [x29, #-208]
     1e0:	b.cc	200 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x200>  // b.lo, b.ul, b.last
     1e4:	add	x0, sp, #0x100
     1e8:	sub	x1, x29, #0xd0
     1ec:	mov	x2, xzr
     1f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     1f4:	ldur	x8, [x29, #-208]
     1f8:	str	x0, [sp, #256]
     1fc:	str	x8, [sp, #272]
     200:	cbz	x21, 2a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2a4>
     204:	cmp	x21, #0x1
     208:	b.ne	298 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x298>  // b.any
     20c:	ldrb	w8, [x20]
     210:	strb	w8, [x0]
     214:	b	2a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2a4>
     218:	and	w22, w10, #0xff
     21c:	add	x8, x8, #0x8
     220:	cmp	x9, x8
     224:	b.eq	68 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x68>  // b.none
     228:	ldr	x10, [x8]
     22c:	ldrb	w11, [x10]
     230:	cmp	w11, #0x2d
     234:	b.ne	21c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x21c>  // b.any
     238:	ldrb	w11, [x10, #1]
     23c:	cmp	w11, #0x4f
     240:	b.ne	21c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x21c>  // b.any
     244:	ldrb	w10, [x10, #2]
     248:	sub	w10, w10, #0x30
     24c:	cmp	w10, #0x4
     250:	b.cc	218 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x218>  // b.lo, b.ul, b.last
     254:	bl	0 <_ZN4llvm4errsEv>
     258:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     25c:	add	x1, x1, #0x0
     260:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     264:	mov	w0, #0x1                   	// #1
     268:	bl	0 <exit>
     26c:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     270:	add	x8, sp, #0x100
     274:	mov	x20, x0
     278:	add	x0, x8, #0x10
     27c:	str	x0, [sp, #256]
     280:	cbz	x20, bdc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbdc>
     284:	mov	x21, x1
     288:	cmp	x1, #0x10
     28c:	stur	x1, [x29, #-208]
     290:	b.cc	200 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x200>  // b.lo, b.ul, b.last
     294:	b	1e4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x1e4>
     298:	mov	x1, x20
     29c:	mov	x2, x21
     2a0:	bl	0 <memcpy>
     2a4:	ldur	x8, [x29, #-208]
     2a8:	ldr	x9, [sp, #256]
     2ac:	str	x8, [sp, #264]
     2b0:	strb	wzr, [x9, x8]
     2b4:	ldp	x21, x22, [sp, #256]
     2b8:	add	x0, sp, #0xe0
     2bc:	add	x26, sp, #0xe0
     2c0:	bl	1770 <_ZL14getFeaturesStrB5cxx11v>
     2c4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2c8:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2cc:	add	x8, x8, #0x0
     2d0:	add	x10, x10, #0x0
     2d4:	stp	x24, x25, [x29, #-224]
     2d8:	ldp	x20, x23, [sp, #224]
     2dc:	ldrh	w9, [x8]
     2e0:	ldr	w8, [x8, #128]
     2e4:	ldrh	w11, [x10]
     2e8:	ldr	x25, [x19, #88]
     2ec:	ldr	w10, [x10, #128]
     2f0:	cbz	x25, 440 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x440>
     2f4:	cmp	w11, #0x0
     2f8:	and	w11, w10, #0xff
     2fc:	cset	w12, ne  // ne = any
     300:	csel	w11, wzr, w11, eq  // eq = none
     304:	cmp	w9, #0x0
     308:	mov	w9, #0x105                 	// #261
     30c:	strh	w9, [sp, #208]
     310:	and	w9, w8, #0xff
     314:	and	x10, x10, #0xffffff00
     318:	and	x8, x8, #0xffffff00
     31c:	csel	w9, wzr, w9, eq  // eq = none
     320:	orr	x27, x11, x10
     324:	sub	x10, x29, #0xe0
     328:	cset	w11, ne  // ne = any
     32c:	orr	x24, x9, x8
     330:	sub	x0, x29, #0xd0
     334:	add	x1, sp, #0xc0
     338:	bfi	x27, x12, #32, #1
     33c:	bfi	x24, x11, #32, #1
     340:	stp	x10, xzr, [sp, #192]
     344:	sub	x28, x29, #0xd0
     348:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     34c:	ldr	w8, [sp, #84]
     350:	sub	x1, x29, #0xd0
     354:	add	x6, sp, #0x140
     358:	mov	x0, x19
     35c:	mov	x2, x21
     360:	mov	x3, x22
     364:	mov	x4, x20
     368:	mov	x5, x23
     36c:	mov	x7, x24
     370:	strb	wzr, [sp, #16]
     374:	str	w8, [sp, #8]
     378:	str	x27, [sp]
     37c:	blr	x25
     380:	ldur	x8, [x29, #-208]
     384:	add	x9, x28, #0x10
     388:	mov	x24, x0
     38c:	cmp	x8, x9
     390:	b.eq	39c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x39c>  // b.none
     394:	mov	x0, x8
     398:	bl	0 <_ZdlPv>
     39c:	ldr	x20, [sp, #224]
     3a0:	add	x8, x26, #0x10
     3a4:	cmp	x20, x8
     3a8:	b.eq	3b4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3b4>  // b.none
     3ac:	mov	x0, x20
     3b0:	bl	0 <_ZdlPv>
     3b4:	ldr	x0, [sp, #256]
     3b8:	add	x8, sp, #0x100
     3bc:	add	x8, x8, #0x10
     3c0:	cmp	x0, x8
     3c4:	b.eq	3cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3cc>  // b.none
     3c8:	bl	0 <_ZdlPv>
     3cc:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3d0:	add	x20, x20, #0x0
     3d4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3d8:	add	x1, x1, #0x0
     3dc:	mov	x0, x20
     3e0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     3e4:	cbz	w0, 454 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x454>
     3e8:	ldp	x19, x20, [x20]
     3ec:	add	x8, sp, #0x100
     3f0:	add	x0, x8, #0x10
     3f4:	str	x0, [sp, #256]
     3f8:	cbnz	x19, 400 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x400>
     3fc:	cbnz	x20, c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc54>
     400:	cmp	x20, #0x10
     404:	stur	x20, [x29, #-208]
     408:	b.cc	428 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x428>  // b.lo, b.ul, b.last
     40c:	add	x0, sp, #0x100
     410:	sub	x1, x29, #0xd0
     414:	mov	x2, xzr
     418:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     41c:	ldur	x8, [x29, #-208]
     420:	str	x0, [sp, #256]
     424:	str	x8, [sp, #272]
     428:	cbz	x20, 48c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x48c>
     42c:	cmp	x20, #0x1
     430:	b.ne	480 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x480>  // b.any
     434:	ldrb	w8, [x19]
     438:	strb	w8, [x0]
     43c:	b	48c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x48c>
     440:	mov	x24, xzr
     444:	add	x8, x26, #0x10
     448:	cmp	x20, x8
     44c:	b.ne	3ac <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3ac>  // b.any
     450:	b	3b4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3b4>
     454:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     458:	add	x8, sp, #0x100
     45c:	mov	x19, x0
     460:	add	x0, x8, #0x10
     464:	str	x0, [sp, #256]
     468:	cbz	x19, be8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbe8>
     46c:	mov	x20, x1
     470:	cmp	x1, #0x10
     474:	stur	x1, [x29, #-208]
     478:	b.cc	428 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x428>  // b.lo, b.ul, b.last
     47c:	b	40c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x40c>
     480:	mov	x1, x19
     484:	mov	x2, x20
     488:	bl	0 <memcpy>
     48c:	ldur	x8, [x29, #-208]
     490:	ldr	x9, [sp, #256]
     494:	str	x8, [sp, #264]
     498:	strb	wzr, [x9, x8]
     49c:	ldr	x8, [sp, #256]
     4a0:	add	x0, sp, #0xe0
     4a4:	add	x20, sp, #0xe0
     4a8:	str	x8, [sp, #88]
     4ac:	ldr	x8, [sp, #264]
     4b0:	str	x8, [sp, #144]
     4b4:	bl	1770 <_ZL14getFeaturesStrB5cxx11v>
     4b8:	ldr	x8, [sp, #568]
     4bc:	ldr	x0, [sp, #224]
     4c0:	ldr	x19, [x8, #32]
     4c4:	add	x8, x8, #0x18
     4c8:	str	x8, [sp, #136]
     4cc:	cmp	x8, x19
     4d0:	b.eq	7dc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7dc>  // b.none
     4d4:	ldr	x20, [sp, #232]
     4d8:	sub	x8, x29, #0xd0
     4dc:	adrp	x22, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4e0:	adrp	x26, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4e4:	add	x9, x8, #0x10
     4e8:	add	x22, x22, #0x0
     4ec:	add	x26, x26, #0x0
     4f0:	stp	x0, x9, [sp, #96]
     4f4:	add	x9, x8, #0x18
     4f8:	add	x8, x8, #0x48
     4fc:	str	x24, [sp, #32]
     500:	stp	x8, x9, [sp, #120]
     504:	str	x20, [sp, #112]
     508:	b	548 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x548>
     50c:	sub	x0, x29, #0xe0
     510:	sub	x3, x29, #0xd0
     514:	mov	w2, #0xffffffff            	// #-1
     518:	mov	x1, x27
     51c:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
     520:	ldr	x8, [sp, #152]
     524:	str	x0, [x8, #112]
     528:	ldur	x1, [x29, #-176]
     52c:	ldr	x0, [sp, #104]
     530:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     534:	ldr	x19, [x19, #8]
     538:	ldr	x8, [sp, #136]
     53c:	ldr	x20, [sp, #112]
     540:	cmp	x8, x19
     544:	b.eq	7d0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7d0>  // b.none
     548:	ldrb	w8, [x19]
     54c:	tbnz	w8, #2, c34 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc34>
     550:	sub	x8, x19, #0x38
     554:	cmp	x19, #0x0
     558:	csel	x21, xzr, x8, eq  // eq = none
     55c:	mov	x0, x21
     560:	bl	0 <_ZNK4llvm8Function10getContextEv>
     564:	ldr	x8, [x21, #112]
     568:	ldr	x9, [sp, #128]
     56c:	movi	v0.2d, #0x0
     570:	stp	xzr, xzr, [x29, #-208]
     574:	stur	x8, [x29, #-224]
     578:	ldr	x8, [sp, #120]
     57c:	stur	wzr, [x29, #-184]
     580:	stp	xzr, x9, [x29, #-176]
     584:	stp	x9, xzr, [x29, #-160]
     588:	stur	wzr, [x29, #-144]
     58c:	stp	q0, q0, [x8]
     590:	ldr	x8, [sp, #144]
     594:	mov	x27, x0
     598:	str	x21, [sp, #152]
     59c:	cbz	x8, 5d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5d8>
     5a0:	ldr	x8, [sp, #152]
     5a4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5a8:	mov	w2, #0xa                   	// #10
     5ac:	add	x1, x1, #0x0
     5b0:	add	x0, x8, #0x70
     5b4:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
     5b8:	tbnz	w0, #0, 5d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5d8>
     5bc:	ldr	x3, [sp, #88]
     5c0:	ldr	x4, [sp, #144]
     5c4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5c8:	sub	x0, x29, #0xd0
     5cc:	mov	w2, #0xa                   	// #10
     5d0:	add	x1, x1, #0x0
     5d4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     5d8:	cbz	x20, 5f8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5f8>
     5dc:	ldr	x3, [sp, #96]
     5e0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5e4:	sub	x0, x29, #0xd0
     5e8:	mov	w2, #0xf                   	// #15
     5ec:	add	x1, x1, #0x0
     5f0:	mov	x4, x20
     5f4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     5f8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5fc:	ldrh	w8, [x8]
     600:	cbz	w8, 680 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x680>
     604:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     608:	ldr	w8, [x8]
     60c:	cmp	w8, #0x2
     610:	b.eq	660 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x660>  // b.none
     614:	cmp	w8, #0x1
     618:	b.eq	640 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x640>  // b.none
     61c:	cbnz	w8, 680 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x680>
     620:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     624:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     628:	sub	x0, x29, #0xd0
     62c:	mov	w2, #0xd                   	// #13
     630:	mov	w4, #0x3                   	// #3
     634:	add	x1, x1, #0x0
     638:	add	x3, x3, #0x0
     63c:	b	67c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x67c>
     640:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     644:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     648:	sub	x0, x29, #0xd0
     64c:	mov	w2, #0xd                   	// #13
     650:	mov	w4, #0x8                   	// #8
     654:	add	x1, x1, #0x0
     658:	add	x3, x3, #0x0
     65c:	b	67c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x67c>
     660:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     664:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     668:	sub	x0, x29, #0xd0
     66c:	mov	w2, #0xd                   	// #13
     670:	mov	w4, #0x4                   	// #4
     674:	add	x1, x1, #0x0
     678:	add	x3, x3, #0x0
     67c:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     680:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     684:	ldrh	w8, [x8]
     688:	cbz	w8, 6c8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6c8>
     68c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     690:	ldrb	w8, [x8]
     694:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     698:	add	x9, x9, #0x0
     69c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6a0:	cmp	w8, #0x0
     6a4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6a8:	add	x8, x8, #0x0
     6ac:	csel	x3, x9, x8, ne  // ne = any
     6b0:	mov	w8, #0x4                   	// #4
     6b4:	cinc	x4, x8, eq  // eq = none
     6b8:	sub	x0, x29, #0xd0
     6bc:	mov	w2, #0x12                  	// #18
     6c0:	add	x1, x1, #0x0
     6c4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     6c8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6cc:	ldrb	w8, [x8]
     6d0:	cbz	w8, 6f0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x6f0>
     6d4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6d8:	sub	x0, x29, #0xd0
     6dc:	mov	w2, #0xc                   	// #12
     6e0:	add	x1, x1, #0x0
     6e4:	mov	x3, xzr
     6e8:	mov	x4, xzr
     6ec:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     6f0:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     6f4:	ldrh	w8, [x8]
     6f8:	cbz	w8, 50c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x50c>
     6fc:	ldr	x8, [sp, #152]
     700:	ldr	x25, [x8, #80]
     704:	add	x20, x8, #0x48
     708:	b	710 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x710>
     70c:	ldr	x25, [x25, #8]
     710:	cmp	x20, x25
     714:	b.eq	50c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x50c>  // b.none
     718:	ldrb	w8, [x25]
     71c:	tbnz	w8, #2, c14 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc14>
     720:	sub	x8, x25, #0x18
     724:	cmp	x25, #0x0
     728:	csel	x8, xzr, x8, eq  // eq = none
     72c:	ldr	x24, [x8, #48]
     730:	add	x23, x8, #0x28
     734:	b	77c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x77c>
     738:	ldp	x3, x4, [x22]
     73c:	mov	w2, #0xe                   	// #14
     740:	mov	x0, x27
     744:	mov	x1, x26
     748:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
     74c:	ldr	x8, [x28, #56]
     750:	mov	x21, x0
     754:	mov	x0, x28
     758:	str	x8, [sp, #192]
     75c:	bl	0 <_ZNK4llvm5Value10getContextEv>
     760:	mov	x1, x0
     764:	add	x0, sp, #0xc0
     768:	mov	w2, #0xffffffff            	// #-1
     76c:	mov	x3, x21
     770:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
     774:	str	x0, [x28, #56]
     778:	ldr	x24, [x24, #8]
     77c:	cmp	x23, x24
     780:	b.eq	70c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x70c>  // b.none
     784:	ldrb	w8, [x24]
     788:	tbnz	w8, #2, bf4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbf4>
     78c:	sub	x8, x24, #0x18
     790:	cmp	x24, #0x0
     794:	csel	x28, xzr, x8, eq  // eq = none
     798:	cbz	x24, 778 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x778>
     79c:	ldrb	w8, [x28, #16]
     7a0:	cmp	w8, #0x50
     7a4:	b.ne	778 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x778>  // b.any
     7a8:	ldur	x8, [x28, #-24]
     7ac:	cbz	x8, 778 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x778>
     7b0:	ldrb	w9, [x8, #16]
     7b4:	cbnz	w9, 778 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x778>
     7b8:	ldr	w8, [x8, #36]
     7bc:	cmp	w8, #0xf9
     7c0:	b.eq	738 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x738>  // b.none
     7c4:	cmp	w8, #0x2d
     7c8:	b.eq	738 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x738>  // b.none
     7cc:	b	778 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x778>
     7d0:	ldr	x0, [sp, #224]
     7d4:	ldr	x24, [sp, #32]
     7d8:	add	x20, sp, #0xe0
     7dc:	ldr	w23, [sp, #84]
     7e0:	add	x8, x20, #0x10
     7e4:	cmp	x0, x8
     7e8:	b.eq	7f0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7f0>  // b.none
     7ec:	bl	0 <_ZdlPv>
     7f0:	ldr	x0, [sp, #256]
     7f4:	add	x8, sp, #0x100
     7f8:	add	x8, x8, #0x10
     7fc:	cmp	x0, x8
     800:	b.eq	808 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x808>  // b.none
     804:	bl	0 <_ZdlPv>
     808:	sub	x0, x29, #0xe0
     80c:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
     810:	mov	w0, #0x118                 	// #280
     814:	bl	0 <_Znwm>
     818:	add	x1, sp, #0x1d8
     81c:	mov	x19, x0
     820:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
     824:	sub	x0, x29, #0xe0
     828:	mov	x1, x19
     82c:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     830:	add	x8, sp, #0x100
     834:	mov	x0, x24
     838:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
     83c:	add	x0, sp, #0x100
     840:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
     844:	mov	x1, x0
     848:	sub	x0, x29, #0xe0
     84c:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     850:	ldr	x8, [sp, #272]
     854:	cbz	x8, 868 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x868>
     858:	add	x0, sp, #0x100
     85c:	add	x1, sp, #0x100
     860:	mov	w2, #0x3                   	// #3
     864:	blr	x8
     868:	ldr	x8, [x24]
     86c:	sub	x1, x29, #0xe0
     870:	mov	x0, x24
     874:	ldr	x8, [x8, #104]
     878:	blr	x8
     87c:	mov	x1, x0
     880:	sub	x0, x29, #0xe0
     884:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     888:	mov	w0, #0x1                   	// #1
     88c:	mov	w19, #0x1                   	// #1
     890:	bl	0 <_ZN4llvm18createVerifierPassEb>
     894:	mov	x1, x0
     898:	sub	x0, x29, #0xe0
     89c:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     8a0:	sub	x0, x29, #0xd0
     8a4:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
     8a8:	mov	w0, w23
     8ac:	mov	w1, wzr
     8b0:	mov	w2, wzr
     8b4:	stp	w23, wzr, [x29, #-208]
     8b8:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
     8bc:	stur	x0, [x29, #-192]
     8c0:	sub	x0, x29, #0xd0
     8c4:	sub	x1, x29, #0xe0
     8c8:	sturb	w19, [x29, #-165]
     8cc:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
     8d0:	sub	x0, x29, #0xd0
     8d4:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
     8d8:	strb	wzr, [sp, #240]
     8dc:	stur	w19, [x29, #-176]
     8e0:	stp	xzr, xzr, [x29, #-192]
     8e4:	adrp	x9, 0 <_ZTVN4llvm18raw_string_ostreamE>
     8e8:	ldr	x9, [x9]
     8ec:	add	x8, sp, #0xe0
     8f0:	add	x10, sp, #0xc0
     8f4:	stur	x8, [x29, #-168]
     8f8:	add	x22, x8, #0x10
     8fc:	add	x8, x9, #0x10
     900:	add	x19, x10, #0x10
     904:	sub	x0, x29, #0xd0
     908:	add	x1, sp, #0xc0
     90c:	mov	w2, wzr
     910:	stp	x22, xzr, [sp, #224]
     914:	stp	x8, xzr, [x29, #-208]
     918:	stp	x19, xzr, [sp, #192]
     91c:	strb	wzr, [sp, #208]
     920:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
     924:	mov	x1, x0
     928:	sub	x0, x29, #0xe0
     92c:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     930:	ldr	x0, [sp, #192]
     934:	cmp	x0, x19
     938:	b.eq	940 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x940>  // b.none
     93c:	bl	0 <_ZdlPv>
     940:	ldr	x1, [sp, #568]
     944:	sub	x0, x29, #0xe0
     948:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
     94c:	ldur	x8, [x29, #-184]
     950:	ldur	x9, [x29, #-200]
     954:	cmp	x8, x9
     958:	b.eq	964 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x964>  // b.none
     95c:	sub	x0, x29, #0xd0
     960:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     964:	ldur	x8, [x29, #-168]
     968:	add	x9, sp, #0xc0
     96c:	add	x21, x9, #0x10
     970:	str	x21, [sp, #192]
     974:	ldp	x19, x20, [x8]
     978:	cbnz	x19, 980 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x980>
     97c:	cbnz	x20, c54 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc54>
     980:	cmp	x20, #0x10
     984:	stur	x20, [x29, #-16]
     988:	b.cc	9b0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9b0>  // b.lo, b.ul, b.last
     98c:	add	x0, sp, #0xc0
     990:	sub	x1, x29, #0x10
     994:	mov	x2, xzr
     998:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     99c:	ldur	x8, [x29, #-16]
     9a0:	str	x0, [sp, #192]
     9a4:	str	x8, [sp, #208]
     9a8:	cbnz	x20, 9b8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9b8>
     9ac:	b	9d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9d8>
     9b0:	mov	x0, x21
     9b4:	cbz	x20, 9d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9d8>
     9b8:	cmp	x20, #0x1
     9bc:	b.ne	9cc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9cc>  // b.any
     9c0:	ldrb	w8, [x19]
     9c4:	strb	w8, [x0]
     9c8:	b	9d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x9d8>
     9cc:	mov	x1, x19
     9d0:	mov	x2, x20
     9d4:	bl	0 <memcpy>
     9d8:	ldur	x8, [x29, #-16]
     9dc:	ldr	x9, [sp, #192]
     9e0:	sub	x0, x29, #0xd0
     9e4:	str	x8, [sp, #200]
     9e8:	strb	wzr, [x9, x8]
     9ec:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
     9f0:	ldr	x0, [sp, #224]
     9f4:	cmp	x0, x22
     9f8:	b.eq	a00 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa00>  // b.none
     9fc:	bl	0 <_ZdlPv>
     a00:	sub	x0, x29, #0xe0
     a04:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
     a08:	ldr	x8, [x24]
     a0c:	mov	x0, x24
     a10:	ldr	x8, [x8, #8]
     a14:	blr	x8
     a18:	ldr	x0, [sp, #288]
     a1c:	ldr	x8, [sp, #40]
     a20:	cmp	x0, x8
     a24:	b.eq	a2c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa2c>  // b.none
     a28:	bl	0 <_ZdlPv>
     a2c:	ldp	x19, x20, [sp, #448]
     a30:	cmp	x19, x20
     a34:	b.ne	ad4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xad4>  // b.any
     a38:	cbz	x19, a44 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa44>
     a3c:	mov	x0, x19
     a40:	bl	0 <_ZdlPv>
     a44:	ldr	x0, [sp, #416]
     a48:	add	x19, sp, #0x140
     a4c:	add	x8, x19, #0x70
     a50:	cmp	x0, x8
     a54:	b.eq	a5c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa5c>  // b.none
     a58:	bl	0 <_ZdlPv>
     a5c:	ldr	x0, [sp, #384]
     a60:	add	x8, x19, #0x50
     a64:	cmp	x0, x8
     a68:	b.eq	a70 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa70>  // b.none
     a6c:	bl	0 <_ZdlPv>
     a70:	ldr	x0, [sp, #472]
     a74:	add	x8, sp, #0x1d8
     a78:	add	x8, x8, #0x10
     a7c:	cmp	x0, x8
     a80:	b.eq	a88 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa88>  // b.none
     a84:	bl	0 <_ZdlPv>
     a88:	ldr	x19, [sp, #568]
     a8c:	cbz	x19, aa0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xaa0>
     a90:	mov	x0, x19
     a94:	bl	0 <_ZN4llvm6ModuleD1Ev>
     a98:	mov	x0, x19
     a9c:	bl	0 <_ZdlPv>
     aa0:	add	x8, sp, #0x248
     aa4:	add	x0, sp, #0x240
     aa8:	add	x20, x8, #0x98
     aac:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     ab0:	ldr	w8, [sp, #744]
     ab4:	ldr	x19, [sp, #736]
     ab8:	cbz	w8, b1c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb1c>
     abc:	add	x8, x8, x8, lsl #1
     ac0:	lsl	x22, x8, #4
     ac4:	b	af0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xaf0>
     ac8:	add	x19, x19, #0x10
     acc:	cmp	x19, x20
     ad0:	b.eq	b0c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb0c>  // b.none
     ad4:	ldr	x0, [x19], #16
     ad8:	cmp	x0, x19
     adc:	b.eq	ac8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xac8>  // b.none
     ae0:	bl	0 <_ZdlPv>
     ae4:	b	ac8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xac8>
     ae8:	subs	x22, x22, #0x30
     aec:	b.eq	b18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb18>  // b.none
     af0:	add	x8, x19, x22
     af4:	ldur	x0, [x8, #-32]
     af8:	sub	x8, x8, #0x10
     afc:	cmp	x8, x0
     b00:	b.eq	ae8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xae8>  // b.none
     b04:	bl	0 <_ZdlPv>
     b08:	b	ae8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xae8>
     b0c:	ldr	x19, [sp, #448]
     b10:	cbnz	x19, a3c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa3c>
     b14:	b	a44 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa44>
     b18:	ldr	x19, [sp, #736]
     b1c:	add	x8, x20, #0x10
     b20:	cmp	x19, x8
     b24:	b.eq	b30 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb30>  // b.none
     b28:	mov	x0, x19
     b2c:	bl	0 <free>
     b30:	ldr	x0, [sp, #712]
     b34:	cbz	x0, b3c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb3c>
     b38:	bl	0 <_ZdlPv>
     b3c:	ldr	x0, [sp, #680]
     b40:	ldr	x8, [sp, #48]
     b44:	cmp	x0, x8
     b48:	b.eq	b50 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb50>  // b.none
     b4c:	bl	0 <_ZdlPv>
     b50:	ldr	x0, [sp, #648]
     b54:	ldr	x8, [sp, #56]
     b58:	cmp	x0, x8
     b5c:	b.eq	b64 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb64>  // b.none
     b60:	bl	0 <_ZdlPv>
     b64:	ldr	x0, [sp, #600]
     b68:	ldr	x8, [sp, #64]
     b6c:	cmp	x0, x8
     b70:	b.eq	b78 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xb78>  // b.none
     b74:	bl	0 <_ZdlPv>
     b78:	add	x0, sp, #0xc0
     b7c:	mov	w1, w23
     b80:	bl	c98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     b84:	ldr	x0, [sp, #72]
     b88:	mov	w1, wzr
     b8c:	bl	c98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     b90:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b94:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b98:	add	x0, x0, #0x0
     b9c:	add	x1, x1, #0x0
     ba0:	mov	w2, #0x5d00                	// #23808
     ba4:	bl	0 <bcmp>
     ba8:	cbnz	w0, c7c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc7c>
     bac:	ldr	x0, [sp, #192]
     bb0:	cmp	x0, x21
     bb4:	b.eq	bbc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xbbc>  // b.none
     bb8:	bl	0 <_ZdlPv>
     bbc:	add	sp, sp, #0x490
     bc0:	ldp	x20, x19, [sp, #80]
     bc4:	ldp	x22, x21, [sp, #64]
     bc8:	ldp	x24, x23, [sp, #48]
     bcc:	ldp	x26, x25, [sp, #32]
     bd0:	ldp	x28, x27, [sp, #16]
     bd4:	ldp	x29, x30, [sp], #96
     bd8:	ret
     bdc:	str	xzr, [sp, #264]
     be0:	strb	wzr, [sp, #272]
     be4:	b	2b4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2b4>
     be8:	str	xzr, [sp, #264]
     bec:	strb	wzr, [sp, #272]
     bf0:	b	49c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x49c>
     bf4:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bf8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bfc:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c00:	add	x0, x0, #0x0
     c04:	add	x1, x1, #0x0
     c08:	add	x3, x3, #0x0
     c0c:	mov	w2, #0x8b                  	// #139
     c10:	bl	0 <__assert_fail>
     c14:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c18:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c1c:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c20:	add	x0, x0, #0x0
     c24:	add	x1, x1, #0x0
     c28:	add	x3, x3, #0x0
     c2c:	mov	w2, #0x8b                  	// #139
     c30:	bl	0 <__assert_fail>
     c34:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c38:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c3c:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c40:	add	x0, x0, #0x0
     c44:	add	x1, x1, #0x0
     c48:	add	x3, x3, #0x0
     c4c:	mov	w2, #0x8b                  	// #139
     c50:	bl	0 <__assert_fail>
     c54:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c58:	add	x0, x0, #0x0
     c5c:	bl	0 <_ZSt19__throw_logic_errorPKc>
     c60:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c64:	add	x1, x1, #0x0
     c68:	sub	x0, x29, #0xd0
     c6c:	add	x2, sp, #0x140
     c70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     c74:	sub	x0, x29, #0xd0
     c78:	bl	1444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     c7c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c80:	add	x1, x1, #0x0
     c84:	add	x0, sp, #0xa0
     c88:	add	x2, sp, #0x248
     c8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     c90:	add	x0, sp, #0xa0
     c94:	bl	1444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

0000000000000c98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     c98:	stp	x29, x30, [sp, #-96]!
     c9c:	stp	x28, x27, [sp, #16]
     ca0:	stp	x26, x25, [sp, #32]
     ca4:	stp	x24, x23, [sp, #48]
     ca8:	stp	x22, x21, [sp, #64]
     cac:	stp	x20, x19, [sp, #80]
     cb0:	mov	x29, sp
     cb4:	sub	sp, sp, #0x4b0
     cb8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     cbc:	ldr	d0, [x8]
     cc0:	add	x26, sp, #0x320
     cc4:	mov	x20, x0
     cc8:	add	x23, x26, #0x20
     ccc:	add	x24, x26, #0x50
     cd0:	add	x25, x26, #0x70
     cd4:	add	x8, x26, #0xa8
     cd8:	add	x0, sp, #0x318
     cdc:	mov	w19, w1
     ce0:	add	x28, sp, #0xd0
     ce4:	str	xzr, [sp, #808]
     ce8:	str	xzr, [sp, #800]
     cec:	strb	wzr, [sp, #832]
     cf0:	str	xzr, [sp, #848]
     cf4:	str	wzr, [sp, #856]
     cf8:	strb	wzr, [sp, #880]
     cfc:	strb	wzr, [sp, #912]
     d00:	str	xzr, [sp, #928]
     d04:	str	xzr, [sp, #936]
     d08:	str	x23, [sp, #816]
     d0c:	str	xzr, [sp, #824]
     d10:	str	x24, [sp, #864]
     d14:	str	xzr, [sp, #872]
     d18:	str	x25, [sp, #896]
     d1c:	str	xzr, [sp, #904]
     d20:	str	xzr, [sp, #944]
     d24:	str	x8, [sp, #952]
     d28:	str	d0, [sp, #960]
     d2c:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     d30:	ldr	q0, [x20]
     d34:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d38:	add	x8, x8, #0x0
     d3c:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d40:	mov	w9, #0x2                   	// #2
     d44:	str	q0, [x28, #544]
     d48:	str	x8, [sp, #768]
     d4c:	add	x4, x4, #0x0
     d50:	add	x8, sp, #0x310
     d54:	add	x0, sp, #0x2f0
     d58:	add	x1, sp, #0x320
     d5c:	add	x2, sp, #0x318
     d60:	mov	w3, #0x1                   	// #1
     d64:	mov	x5, xzr
     d68:	str	x9, [sp, #776]
     d6c:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     d70:	ldr	x0, [sp, #784]
     d74:	cbz	x0, 13e4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x74c>
     d78:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d7c:	add	x1, x1, #0x0
     d80:	mov	w2, #0x3                   	// #3
     d84:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     d88:	cbz	x0, 1400 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x768>
     d8c:	ldr	x9, [sp, #784]
     d90:	add	x8, sp, #0x290
     d94:	mov	x20, x0
     d98:	add	x27, x8, #0x10
     d9c:	add	x0, sp, #0xd0
     da0:	add	x1, sp, #0xc8
     da4:	str	x27, [sp, #656]
     da8:	str	xzr, [sp, #664]
     dac:	strb	wzr, [sp, #672]
     db0:	str	xzr, [sp, #784]
     db4:	str	x9, [sp, #200]
     db8:	add	x22, sp, #0xd0
     dbc:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     dc0:	ldr	x21, [sp, #200]
     dc4:	cbz	x21, dd8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x140>
     dc8:	mov	x0, x21
     dcc:	bl	0 <_ZN4llvm6ModuleD1Ev>
     dd0:	mov	x0, x21
     dd4:	bl	0 <_ZdlPv>
     dd8:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ddc:	add	x21, x21, #0x0
     de0:	ldp	x3, x4, [x21]
     de4:	ldr	x2, [sp, #448]
     de8:	add	x0, x22, #0xe8
     dec:	mov	x1, xzr
     df0:	str	x23, [sp]
     df4:	str	xzr, [sp, #200]
     df8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     dfc:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     e00:	add	x0, x21, #0x100
     e04:	add	x1, x1, #0x0
     e08:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     e0c:	cbz	w0, e74 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1dc>
     e10:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     e14:	add	x8, x8, #0x0
     e18:	ldp	x21, x22, [x8]
     e1c:	add	x8, sp, #0x28
     e20:	add	x23, x8, #0x10
     e24:	str	x23, [sp, #40]
     e28:	cbnz	x21, e30 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x198>
     e2c:	cbnz	x22, 1438 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x7a0>
     e30:	cmp	x22, #0x10
     e34:	mov	x0, x23
     e38:	stur	x22, [x29, #-40]
     e3c:	b.cc	e5c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c4>  // b.lo, b.ul, b.last
     e40:	add	x0, sp, #0x28
     e44:	sub	x1, x29, #0x28
     e48:	mov	x2, xzr
     e4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
     e50:	ldur	x8, [x29, #-40]
     e54:	str	x0, [sp, #40]
     e58:	str	x8, [sp, #56]
     e5c:	cbz	x22, eb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x218>
     e60:	cmp	x22, #0x1
     e64:	b.ne	ea4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x20c>  // b.any
     e68:	ldrb	w8, [x21]
     e6c:	strb	w8, [x0]
     e70:	b	eb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x218>
     e74:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     e78:	add	x8, sp, #0x28
     e7c:	add	x23, x8, #0x10
     e80:	str	x23, [sp, #40]
     e84:	cbz	x0, f60 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2c8>
     e88:	mov	x21, x0
     e8c:	mov	x22, x1
     e90:	cmp	x1, #0x10
     e94:	mov	x0, x23
     e98:	stur	x1, [x29, #-40]
     e9c:	b.cc	e5c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c4>  // b.lo, b.ul, b.last
     ea0:	b	e40 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1a8>
     ea4:	mov	x1, x21
     ea8:	mov	x2, x22
     eac:	bl	0 <memcpy>
     eb0:	ldur	x8, [x29, #-40]
     eb4:	ldr	x9, [sp, #40]
     eb8:	str	x8, [sp, #48]
     ebc:	strb	wzr, [x9, x8]
     ec0:	ldp	x3, x4, [sp, #40]
     ec4:	ldr	x2, [sp, #480]
     ec8:	add	x8, sp, #0xd0
     ecc:	add	x0, x8, #0x108
     ed0:	mov	x1, xzr
     ed4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     ed8:	ldr	x0, [sp, #40]
     edc:	cmp	x0, x23
     ee0:	b.eq	ee8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x250>  // b.none
     ee4:	bl	0 <_ZdlPv>
     ee8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     eec:	add	x1, x1, #0x0
     ef0:	sub	x0, x29, #0x28
     ef4:	mov	x2, xzr
     ef8:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     efc:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f00:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f04:	add	x0, x0, #0x0
     f08:	add	x1, x1, #0x0
     f0c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     f10:	cbnz	w0, ffc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x364>
     f14:	mov	x8, #0x1000000000          	// #68719476736
     f18:	add	x0, sp, #0x28
     f1c:	stp	xzr, xzr, [sp, #40]
     f20:	str	x8, [sp, #56]
     f24:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     f28:	tbz	w0, #0, fb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>
     f2c:	ldr	w8, [sp, #48]
     f30:	ldr	x9, [sp, #40]
     f34:	cbz	w8, f6c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d4>
     f38:	add	x10, x9, #0x8
     f3c:	mov	x21, x9
     f40:	b	f4c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2b4>
     f44:	mov	x21, x10
     f48:	add	x10, x10, #0x8
     f4c:	ldur	x11, [x10, #-8]
     f50:	cbz	x11, f44 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2ac>
     f54:	cmn	x11, #0x8
     f58:	b.eq	f44 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2ac>  // b.none
     f5c:	b	f70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2d8>
     f60:	str	xzr, [sp, #48]
     f64:	strb	wzr, [sp, #56]
     f68:	b	ec0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x228>
     f6c:	mov	x21, x9
     f70:	add	x22, x9, x8, lsl #3
     f74:	cmp	x22, x21
     f78:	b.eq	fb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x318>  // b.none
     f7c:	ldr	x8, [x21], #8
     f80:	sub	x0, x29, #0x28
     f84:	ldr	x2, [x8]
     f88:	ldrb	w3, [x8, #8]
     f8c:	add	x1, x8, #0x10
     f90:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     f94:	b	f9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x304>
     f98:	add	x21, x21, #0x8
     f9c:	ldr	x8, [x21]
     fa0:	cbz	x8, f98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>
     fa4:	cmn	x8, #0x8
     fa8:	b.eq	f98 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x300>  // b.none
     fac:	b	f74 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2dc>
     fb0:	ldr	w8, [sp, #52]
     fb4:	cbz	w8, ff4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>
     fb8:	ldr	w8, [sp, #48]
     fbc:	cbz	w8, ff4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>
     fc0:	mov	x21, xzr
     fc4:	lsl	x22, x8, #3
     fc8:	b	fd8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x340>
     fcc:	add	x21, x21, #0x8
     fd0:	cmp	x22, x21
     fd4:	b.eq	ff4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x35c>  // b.none
     fd8:	ldr	x8, [sp, #40]
     fdc:	ldr	x0, [x8, x21]
     fe0:	cmn	x0, #0x8
     fe4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
     fe8:	b.eq	fcc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x334>  // b.none
     fec:	bl	0 <free>
     ff0:	b	fcc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x334>
     ff4:	ldr	x0, [sp, #40]
     ff8:	bl	0 <free>
     ffc:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1000:	add	x21, x21, #0x0
    1004:	ldp	x8, x9, [x21]
    1008:	cmp	x9, x8
    100c:	b.eq	1044 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ac>  // b.none
    1010:	mov	x9, xzr
    1014:	mov	w22, #0x1                   	// #1
    1018:	add	x8, x8, x9, lsl #5
    101c:	ldp	x1, x2, [x8]
    1020:	sub	x0, x29, #0x28
    1024:	mov	w3, #0x1                   	// #1
    1028:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    102c:	ldp	x8, x10, [x21]
    1030:	mov	w9, w22
    1034:	add	w22, w22, #0x1
    1038:	sub	x10, x10, x8
    103c:	cmp	x9, x10, asr #5
    1040:	b.ne	1018 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x380>  // b.any
    1044:	add	x0, sp, #0x28
    1048:	sub	x1, x29, #0x28
    104c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1050:	ldp	x21, x22, [x29, #-40]
    1054:	cmp	x21, x22
    1058:	b.ne	1090 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3f8>  // b.any
    105c:	cbz	x21, 1068 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d0>
    1060:	mov	x0, x21
    1064:	bl	0 <_ZdlPv>
    1068:	ldr	w8, [sp, #512]
    106c:	add	x9, sp, #0xd0
    1070:	add	x21, x9, #0x128
    1074:	cbz	w8, 10c8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x430>
    1078:	ldr	x22, [sp, #504]
    107c:	lsl	x23, x8, #5
    1080:	b	10ac <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x414>
    1084:	add	x21, x21, #0x10
    1088:	cmp	x21, x22
    108c:	b.eq	134c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6b4>  // b.none
    1090:	ldr	x0, [x21], #16
    1094:	cmp	x0, x21
    1098:	b.eq	1084 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ec>  // b.none
    109c:	bl	0 <_ZdlPv>
    10a0:	b	1084 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ec>
    10a4:	subs	x23, x23, #0x20
    10a8:	b.eq	10c8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x430>  // b.none
    10ac:	add	x8, x22, x23
    10b0:	ldur	x0, [x8, #-32]
    10b4:	sub	x8, x8, #0x10
    10b8:	cmp	x8, x0
    10bc:	b.eq	10a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>  // b.none
    10c0:	bl	0 <_ZdlPv>
    10c4:	b	10a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x40c>
    10c8:	ldp	x1, x2, [sp, #40]
    10cc:	mov	x0, x21
    10d0:	str	wzr, [sp, #512]
    10d4:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10d8:	ldp	x21, x22, [sp, #40]
    10dc:	cmp	x21, x22
    10e0:	b.ne	12f4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x65c>  // b.any
    10e4:	cbz	x21, 10f0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>
    10e8:	mov	x0, x21
    10ec:	bl	0 <_ZdlPv>
    10f0:	add	x8, sp, #0x290
    10f4:	mov	w9, #0x1                   	// #1
    10f8:	mov	w0, #0x1010                	// #4112
    10fc:	str	x8, [sp, #224]
    1100:	str	w9, [sp, #216]
    1104:	bl	0 <_Znwm>
    1108:	mov	x1, xzr
    110c:	mov	x21, x0
    1110:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
    1114:	add	x0, sp, #0xd0
    1118:	add	x1, sp, #0xc0
    111c:	str	x21, [sp, #192]
    1120:	add	x21, sp, #0xd0
    1124:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
    1128:	ldr	x0, [sp, #192]
    112c:	cbz	x0, 113c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a4>
    1130:	ldr	x8, [x0]
    1134:	ldr	x8, [x8, #8]
    1138:	blr	x8
    113c:	add	x0, sp, #0x28
    1140:	str	xzr, [sp, #192]
    1144:	str	w19, [sp, #232]
    1148:	add	x22, sp, #0x28
    114c:	bl	1480 <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    1150:	ldur	q0, [sp, #40]
    1154:	ldur	q1, [sp, #56]
    1158:	ldur	q2, [sp, #72]
    115c:	ldp	x8, x9, [sp, #88]
    1160:	add	x0, x21, #0x80
    1164:	add	x1, x22, #0x40
    1168:	stp	q0, q1, [x28, #64]
    116c:	str	q2, [x28, #96]
    1170:	stp	x8, x9, [sp, #320]
    1174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1178:	add	x0, x21, #0xa0
    117c:	add	x1, x22, #0x60
    1180:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1184:	add	x0, x21, #0xc0
    1188:	add	x1, x22, #0x80
    118c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1190:	ldp	x21, x22, [sp, #168]
    1194:	cmp	x21, x22
    1198:	b.ne	1314 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x67c>  // b.any
    119c:	cbz	x21, 11a8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>
    11a0:	mov	x0, x21
    11a4:	bl	0 <_ZdlPv>
    11a8:	ldr	x0, [sp, #136]
    11ac:	add	x21, sp, #0x28
    11b0:	add	x8, x21, #0x70
    11b4:	cmp	x0, x8
    11b8:	b.eq	11c0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x528>  // b.none
    11bc:	bl	0 <_ZdlPv>
    11c0:	ldr	x0, [sp, #104]
    11c4:	add	x8, x21, #0x50
    11c8:	cmp	x0, x8
    11cc:	b.eq	11d4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x53c>  // b.none
    11d0:	bl	0 <_ZdlPv>
    11d4:	add	x0, sp, #0xd0
    11d8:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
    11dc:	mov	x1, x0
    11e0:	add	x0, sp, #0xd0
    11e4:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
    11e8:	cbz	x0, 141c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x784>
    11ec:	ldr	x8, [x0]
    11f0:	mov	x21, x0
    11f4:	add	x22, x26, #0x98
    11f8:	ldr	x8, [x8, #112]
    11fc:	blr	x8
    1200:	ldr	x8, [x21]
    1204:	mov	x0, x21
    1208:	mov	w1, wzr
    120c:	ldr	x8, [x8, #120]
    1210:	blr	x8
    1214:	ldr	x8, [x21]
    1218:	mov	x0, x21
    121c:	mov	x1, x20
    1220:	ldr	x8, [x8, #128]
    1224:	blr	x8
    1228:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    122c:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1230:	add	x8, x8, #0x0
    1234:	add	x9, x9, #0x0
    1238:	cmp	w19, #0x0
    123c:	mov	x20, x0
    1240:	mov	w23, #0x1f                  	// #31
    1244:	mov	w26, #0x1f00                	// #7936
    1248:	csel	x19, x9, x8, eq  // eq = none
    124c:	mov	w28, #0x3e00                	// #15872
    1250:	add	x1, x19, x26
    1254:	add	x2, x19, x28
    1258:	mov	w3, #0x40                  	// #64
    125c:	mov	x0, x19
    1260:	blr	x20
    1264:	subs	x23, x23, #0x1
    1268:	add	x19, x19, #0x100
    126c:	b.ne	1250 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5b8>  // b.any
    1270:	ldr	x8, [x21]
    1274:	mov	w1, #0x1                   	// #1
    1278:	mov	x0, x21
    127c:	ldr	x8, [x8, #120]
    1280:	blr	x8
    1284:	ldr	x8, [x21]
    1288:	mov	x0, x21
    128c:	ldr	x8, [x8, #16]
    1290:	blr	x8
    1294:	add	x0, sp, #0xd0
    1298:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
    129c:	ldr	x0, [sp, #656]
    12a0:	cmp	x0, x27
    12a4:	b.eq	12ac <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x614>  // b.none
    12a8:	bl	0 <_ZdlPv>
    12ac:	ldr	x19, [sp, #784]
    12b0:	ldr	x21, [sp]
    12b4:	cbz	x19, 12c8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x630>
    12b8:	mov	x0, x19
    12bc:	bl	0 <_ZN4llvm6ModuleD1Ev>
    12c0:	mov	x0, x19
    12c4:	bl	0 <_ZdlPv>
    12c8:	add	x0, sp, #0x318
    12cc:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    12d0:	ldr	w8, [sp, #960]
    12d4:	ldr	x19, [sp, #952]
    12d8:	cbz	w8, 1374 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6dc>
    12dc:	add	x8, x8, x8, lsl #1
    12e0:	lsl	x20, x8, #4
    12e4:	b	1330 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x698>
    12e8:	add	x21, x21, #0x10
    12ec:	cmp	x21, x22
    12f0:	b.eq	1358 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c0>  // b.none
    12f4:	ldr	x0, [x21], #16
    12f8:	cmp	x0, x21
    12fc:	b.eq	12e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x650>  // b.none
    1300:	bl	0 <_ZdlPv>
    1304:	b	12e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x650>
    1308:	add	x21, x21, #0x10
    130c:	cmp	x21, x22
    1310:	b.eq	1364 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6cc>  // b.none
    1314:	ldr	x0, [x21], #16
    1318:	cmp	x0, x21
    131c:	b.eq	1308 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>  // b.none
    1320:	bl	0 <_ZdlPv>
    1324:	b	1308 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x670>
    1328:	subs	x20, x20, #0x30
    132c:	b.eq	1370 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6d8>  // b.none
    1330:	add	x8, x19, x20
    1334:	ldur	x0, [x8, #-32]
    1338:	sub	x8, x8, #0x10
    133c:	cmp	x8, x0
    1340:	b.eq	1328 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x690>  // b.none
    1344:	bl	0 <_ZdlPv>
    1348:	b	1328 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x690>
    134c:	ldur	x21, [x29, #-40]
    1350:	cbnz	x21, 1060 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c8>
    1354:	b	1068 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d0>
    1358:	ldr	x21, [sp, #40]
    135c:	cbnz	x21, 10e8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x450>
    1360:	b	10f0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>
    1364:	ldr	x21, [sp, #168]
    1368:	cbnz	x21, 11a0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x508>
    136c:	b	11a8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x510>
    1370:	ldr	x19, [sp, #952]
    1374:	add	x8, x22, #0x10
    1378:	cmp	x19, x8
    137c:	b.eq	1388 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6f0>  // b.none
    1380:	mov	x0, x19
    1384:	bl	0 <free>
    1388:	ldr	x0, [sp, #928]
    138c:	cbz	x0, 1394 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6fc>
    1390:	bl	0 <_ZdlPv>
    1394:	ldr	x0, [sp, #896]
    1398:	cmp	x0, x25
    139c:	b.eq	13a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x70c>  // b.none
    13a0:	bl	0 <_ZdlPv>
    13a4:	ldr	x0, [sp, #864]
    13a8:	cmp	x0, x24
    13ac:	b.eq	13b4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x71c>  // b.none
    13b0:	bl	0 <_ZdlPv>
    13b4:	ldr	x0, [sp, #816]
    13b8:	cmp	x0, x21
    13bc:	b.eq	13c4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x72c>  // b.none
    13c0:	bl	0 <_ZdlPv>
    13c4:	add	sp, sp, #0x4b0
    13c8:	ldp	x20, x19, [sp, #80]
    13cc:	ldp	x22, x21, [sp, #64]
    13d0:	ldp	x24, x23, [sp, #48]
    13d4:	ldp	x26, x25, [sp, #32]
    13d8:	ldp	x28, x27, [sp, #16]
    13dc:	ldp	x29, x30, [sp], #96
    13e0:	ret
    13e4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    13e8:	add	x1, x1, #0x0
    13ec:	add	x0, sp, #0x2d0
    13f0:	add	x2, sp, #0xd0
    13f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    13f8:	add	x0, sp, #0x2d0
    13fc:	bl	1444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1400:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1404:	add	x1, x1, #0x0
    1408:	add	x0, sp, #0x2b0
    140c:	add	x2, sp, #0xd0
    1410:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    1414:	add	x0, sp, #0x2b0
    1418:	bl	1444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    141c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1420:	add	x1, x1, #0x0
    1424:	add	x0, sp, #0x8
    1428:	add	x2, sp, #0x28
    142c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
    1430:	add	x0, sp, #0x8
    1434:	bl	1444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    1438:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    143c:	add	x0, x0, #0x0
    1440:	bl	0 <_ZSt19__throw_logic_errorPKc>

0000000000001444 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
    1444:	stp	x29, x30, [sp, #-32]!
    1448:	str	x19, [sp, #16]
    144c:	mov	x29, sp
    1450:	mov	x19, x0
    1454:	bl	0 <_ZN4llvm4errsEv>
    1458:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    145c:	add	x1, x1, #0x0
    1460:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1464:	mov	x1, x19
    1468:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    146c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1470:	add	x1, x1, #0x0
    1474:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1478:	mov	w0, #0x1                   	// #1
    147c:	bl	0 <exit>

0000000000001480 <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
    1480:	sub	sp, sp, #0xa0
    1484:	stp	x29, x30, [sp, #96]
    1488:	str	x23, [sp, #112]
    148c:	stp	x22, x21, [sp, #128]
    1490:	stp	x20, x19, [sp, #144]
    1494:	add	x29, sp, #0x60
    1498:	ldrb	w9, [x0, #16]
    149c:	mov	w8, #0x1                   	// #1
    14a0:	str	w8, [x0, #12]
    14a4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    14a8:	ldr	q0, [x8]
    14ac:	ldrh	w8, [x0]
    14b0:	and	w9, w9, #0xfc
    14b4:	strb	w9, [x0, #16]
    14b8:	ldrb	w9, [x0, #8]
    14bc:	and	w8, w8, #0xfe00
    14c0:	orr	w8, w8, #0x10
    14c4:	strh	w8, [x0]
    14c8:	and	w8, w9, #0xf8
    14cc:	orr	w8, w8, #0x1
    14d0:	strb	w8, [x0, #8]
    14d4:	ldr	w8, [x0, #24]
    14d8:	add	x20, x0, #0x38
    14dc:	mov	x19, x0
    14e0:	str	wzr, [x0, #4]
    14e4:	and	w8, w8, #0xff800000
    14e8:	orr	w8, w8, #0x8
    14ec:	str	xzr, [x0, #48]
    14f0:	str	wzr, [x0, #44]
    14f4:	stur	q0, [x0, #28]
    14f8:	stp	wzr, w8, [x0, #20]
    14fc:	mov	x0, x20
    1500:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
    1504:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1508:	add	x8, x8, #0x0
    150c:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1510:	add	x9, x9, #0x0
    1514:	ldr	w10, [x8, #608]
    1518:	ldrh	w11, [x19]
    151c:	ldrb	w12, [x9]
    1520:	ldrb	w13, [x9, #200]
    1524:	str	w10, [x19, #32]
    1528:	ldrb	w10, [x9, #400]
    152c:	and	w11, w11, #0xffffff81
    1530:	orr	w11, w11, w12, lsl #1
    1534:	ldrb	w12, [x9, #600]
    1538:	orr	w11, w11, w13, lsl #2
    153c:	orr	w10, w11, w10, lsl #3
    1540:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1544:	orr	w10, w10, w12, lsl #5
    1548:	ldrb	w12, [x9, #800]
    154c:	ldrb	w13, [x9, #1000]
    1550:	ldr	w11, [x11]
    1554:	ldr	w9, [x8]
    1558:	orr	w8, w10, w12, lsl #4
    155c:	orr	w8, w8, w13, lsl #6
    1560:	str	w11, [x19, #48]
    1564:	strh	w8, [x19]
    1568:	cbz	w9, 1570 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0xf0>
    156c:	str	w9, [x19, #28]
    1570:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1574:	add	x21, x21, #0x0
    1578:	ldrb	w14, [x21, #2600]
    157c:	ldr	w15, [x21, #3400]
    1580:	and	w8, w8, #0xfffffe7f
    1584:	ldrb	w9, [x19, #8]
    1588:	adrp	x22, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    158c:	add	x22, x22, #0x0
    1590:	ldrb	w10, [x19, #16]
    1594:	orr	w8, w8, w14, lsl #7
    1598:	ldrb	w14, [x21, #3200]
    159c:	str	w15, [x19, #4]
    15a0:	ldrb	w15, [x22]
    15a4:	ldr	w11, [x19, #24]
    15a8:	and	w9, w9, #0xfe
    15ac:	mov	w12, #0x30                  	// #48
    15b0:	orr	w9, w9, w14
    15b4:	ldrb	w14, [x22, #200]
    15b8:	and	w10, w10, #0xfe
    15bc:	movk	w12, #0xff8d, lsl #16
    15c0:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    15c4:	orr	w10, w10, w15
    15c8:	ldrh	w15, [x22, #872]
    15cc:	and	w11, w11, w12
    15d0:	ldrb	w12, [x21, #2800]
    15d4:	ldr	w13, [x13]
    15d8:	orr	w11, w11, w14
    15dc:	ldrb	w14, [x22, #400]
    15e0:	cmp	w15, #0x0
    15e4:	ldrb	w15, [x22, #600]
    15e8:	str	w13, [x19, #52]
    15ec:	ldrb	w13, [x22, #1200]
    15f0:	orr	w8, w8, w12, lsl #8
    15f4:	ldr	w12, [x22, #800]
    15f8:	strb	w9, [x19, #8]
    15fc:	ldrb	w9, [x22, #1000]
    1600:	orr	w11, w11, w14, lsl #2
    1604:	orr	w11, w11, w15, lsl #1
    1608:	ldrb	w14, [x22, #1400]
    160c:	ubfiz	w12, w12, #6, #8
    1610:	orr	w11, w11, w13, lsl #3
    1614:	strh	w8, [x19]
    1618:	ldrb	w8, [x22, #1600]
    161c:	eor	w10, w10, #0x1
    1620:	orr	w11, w11, w12
    1624:	strb	w10, [x19, #16]
    1628:	ldrb	w10, [x22, #1800]
    162c:	cset	w15, ne  // ne = any
    1630:	orr	w9, w11, w9, lsl #14
    1634:	ldrb	w13, [x22, #2000]
    1638:	orr	w9, w9, w15, lsl #15
    163c:	orr	w9, w9, w14, lsl #17
    1640:	orr	w8, w9, w8, lsl #20
    1644:	orr	w8, w8, w10, lsl #21
    1648:	orr	w8, w8, w13, lsl #22
    164c:	mov	x0, sp
    1650:	str	w8, [x19, #24]
    1654:	mov	x23, sp
    1658:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
    165c:	ldrh	w9, [sp]
    1660:	ldrb	w8, [x21]
    1664:	ldrb	w12, [x21, #200]
    1668:	mov	w10, #0xfd7e                	// #64894
    166c:	ldrb	w13, [x21, #600]
    1670:	ldr	w11, [x21, #400]
    1674:	and	w9, w9, w10
    1678:	orr	w8, w9, w8
    167c:	orr	w8, w8, w12, lsl #7
    1680:	orr	w8, w8, w13, lsl #9
    1684:	add	x0, x23, #0x8
    1688:	add	x1, x22, #0x978
    168c:	str	w11, [sp, #4]
    1690:	strh	w8, [sp]
    1694:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1698:	ldrh	w8, [sp]
    169c:	ldrb	w9, [x21, #800]
    16a0:	ldrb	w10, [x21, #1000]
    16a4:	ldrb	w11, [x21, #1200]
    16a8:	and	w8, w8, #0xffffffe3
    16ac:	orr	w8, w8, w9, lsl #2
    16b0:	orr	w8, w8, w10, lsl #3
    16b4:	orr	w8, w8, w11, lsl #4
    16b8:	mov	x1, sp
    16bc:	mov	x0, x20
    16c0:	strh	w8, [sp]
    16c4:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    16c8:	ldp	x20, x21, [sp, #72]
    16cc:	cmp	x20, x21
    16d0:	b.ne	1750 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2d0>  // b.any
    16d4:	cbz	x20, 16e0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x260>
    16d8:	mov	x0, x20
    16dc:	bl	0 <_ZdlPv>
    16e0:	ldr	x0, [sp, #40]
    16e4:	mov	x20, sp
    16e8:	add	x8, x20, #0x38
    16ec:	cmp	x0, x8
    16f0:	b.eq	16f8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x278>  // b.none
    16f4:	bl	0 <_ZdlPv>
    16f8:	ldr	x0, [sp, #8]
    16fc:	add	x8, x20, #0x18
    1700:	cmp	x0, x8
    1704:	b.eq	170c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x28c>  // b.none
    1708:	bl	0 <_ZdlPv>
    170c:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1710:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1714:	add	x9, x9, #0x0
    1718:	ldr	w8, [x8]
    171c:	ldr	w10, [x9]
    1720:	ldr	w9, [x9, #608]
    1724:	ldp	x22, x21, [sp, #128]
    1728:	ldr	x23, [sp, #112]
    172c:	stp	w8, w10, [x19, #36]
    1730:	str	w9, [x19, #44]
    1734:	ldp	x20, x19, [sp, #144]
    1738:	ldp	x29, x30, [sp, #96]
    173c:	add	sp, sp, #0xa0
    1740:	ret
    1744:	add	x20, x20, #0x10
    1748:	cmp	x20, x21
    174c:	b.eq	1764 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2e4>  // b.none
    1750:	ldr	x0, [x20], #16
    1754:	cmp	x0, x20
    1758:	b.eq	1744 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2c4>  // b.none
    175c:	bl	0 <_ZdlPv>
    1760:	b	1744 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2c4>
    1764:	ldr	x20, [sp, #72]
    1768:	cbnz	x20, 16d8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x258>
    176c:	b	16e0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x260>

0000000000001770 <_ZL14getFeaturesStrB5cxx11v>:
    1770:	sub	sp, sp, #0x70
    1774:	stp	x29, x30, [sp, #64]
    1778:	str	x21, [sp, #80]
    177c:	stp	x20, x19, [sp, #96]
    1780:	add	x29, sp, #0x40
    1784:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1788:	mov	x19, x0
    178c:	add	x1, x1, #0x0
    1790:	sub	x0, x29, #0x18
    1794:	mov	x2, xzr
    1798:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
    179c:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    17a0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    17a4:	add	x0, x0, #0x0
    17a8:	add	x1, x1, #0x0
    17ac:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
    17b0:	cbnz	w0, 1890 <_ZL14getFeaturesStrB5cxx11v+0x120>
    17b4:	mov	x8, #0x1000000000          	// #68719476736
    17b8:	add	x0, sp, #0x8
    17bc:	stp	xzr, xzr, [sp, #8]
    17c0:	str	x8, [sp, #24]
    17c4:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
    17c8:	tbz	w0, #0, 1844 <_ZL14getFeaturesStrB5cxx11v+0xd4>
    17cc:	ldr	w8, [sp, #16]
    17d0:	ldr	x9, [sp, #8]
    17d4:	cbz	w8, 1800 <_ZL14getFeaturesStrB5cxx11v+0x90>
    17d8:	add	x10, x9, #0x8
    17dc:	mov	x20, x9
    17e0:	b	17ec <_ZL14getFeaturesStrB5cxx11v+0x7c>
    17e4:	mov	x20, x10
    17e8:	add	x10, x10, #0x8
    17ec:	ldur	x11, [x10, #-8]
    17f0:	cbz	x11, 17e4 <_ZL14getFeaturesStrB5cxx11v+0x74>
    17f4:	cmn	x11, #0x8
    17f8:	b.eq	17e4 <_ZL14getFeaturesStrB5cxx11v+0x74>  // b.none
    17fc:	b	1804 <_ZL14getFeaturesStrB5cxx11v+0x94>
    1800:	mov	x20, x9
    1804:	add	x21, x9, x8, lsl #3
    1808:	cmp	x21, x20
    180c:	b.eq	1844 <_ZL14getFeaturesStrB5cxx11v+0xd4>  // b.none
    1810:	ldr	x8, [x20], #8
    1814:	sub	x0, x29, #0x18
    1818:	ldr	x2, [x8]
    181c:	ldrb	w3, [x8, #8]
    1820:	add	x1, x8, #0x10
    1824:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    1828:	b	1830 <_ZL14getFeaturesStrB5cxx11v+0xc0>
    182c:	add	x20, x20, #0x8
    1830:	ldr	x8, [x20]
    1834:	cbz	x8, 182c <_ZL14getFeaturesStrB5cxx11v+0xbc>
    1838:	cmn	x8, #0x8
    183c:	b.eq	182c <_ZL14getFeaturesStrB5cxx11v+0xbc>  // b.none
    1840:	b	1808 <_ZL14getFeaturesStrB5cxx11v+0x98>
    1844:	ldr	w8, [sp, #20]
    1848:	cbz	w8, 1888 <_ZL14getFeaturesStrB5cxx11v+0x118>
    184c:	ldr	w8, [sp, #16]
    1850:	cbz	w8, 1888 <_ZL14getFeaturesStrB5cxx11v+0x118>
    1854:	mov	x20, xzr
    1858:	lsl	x21, x8, #3
    185c:	b	186c <_ZL14getFeaturesStrB5cxx11v+0xfc>
    1860:	add	x20, x20, #0x8
    1864:	cmp	x21, x20
    1868:	b.eq	1888 <_ZL14getFeaturesStrB5cxx11v+0x118>  // b.none
    186c:	ldr	x8, [sp, #8]
    1870:	ldr	x0, [x8, x20]
    1874:	cmn	x0, #0x8
    1878:	ccmp	x0, #0x0, #0x4, ne  // ne = any
    187c:	b.eq	1860 <_ZL14getFeaturesStrB5cxx11v+0xf0>  // b.none
    1880:	bl	0 <free>
    1884:	b	1860 <_ZL14getFeaturesStrB5cxx11v+0xf0>
    1888:	ldr	x0, [sp, #8]
    188c:	bl	0 <free>
    1890:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1894:	add	x20, x20, #0x0
    1898:	ldp	x8, x9, [x20]
    189c:	cmp	x9, x8
    18a0:	b.eq	18d8 <_ZL14getFeaturesStrB5cxx11v+0x168>  // b.none
    18a4:	mov	x9, xzr
    18a8:	mov	w21, #0x1                   	// #1
    18ac:	add	x8, x8, x9, lsl #5
    18b0:	ldp	x1, x2, [x8]
    18b4:	sub	x0, x29, #0x18
    18b8:	mov	w3, #0x1                   	// #1
    18bc:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    18c0:	ldp	x8, x10, [x20]
    18c4:	mov	w9, w21
    18c8:	add	w21, w21, #0x1
    18cc:	sub	x10, x10, x8
    18d0:	cmp	x9, x10, asr #5
    18d4:	b.ne	18ac <_ZL14getFeaturesStrB5cxx11v+0x13c>  // b.any
    18d8:	sub	x0, x29, #0x18
    18dc:	mov	x8, x19
    18e0:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
    18e4:	ldp	x19, x20, [x29, #-24]
    18e8:	cmp	x19, x20
    18ec:	b.ne	191c <_ZL14getFeaturesStrB5cxx11v+0x1ac>  // b.any
    18f0:	cbz	x19, 18fc <_ZL14getFeaturesStrB5cxx11v+0x18c>
    18f4:	mov	x0, x19
    18f8:	bl	0 <_ZdlPv>
    18fc:	ldp	x20, x19, [sp, #96]
    1900:	ldr	x21, [sp, #80]
    1904:	ldp	x29, x30, [sp, #64]
    1908:	add	sp, sp, #0x70
    190c:	ret
    1910:	add	x19, x19, #0x10
    1914:	cmp	x19, x20
    1918:	b.eq	1930 <_ZL14getFeaturesStrB5cxx11v+0x1c0>  // b.none
    191c:	ldr	x0, [x19], #16
    1920:	cmp	x0, x19
    1924:	b.eq	1910 <_ZL14getFeaturesStrB5cxx11v+0x1a0>  // b.none
    1928:	bl	0 <_ZdlPv>
    192c:	b	1910 <_ZL14getFeaturesStrB5cxx11v+0x1a0>
    1930:	ldur	x19, [x29, #-24]
    1934:	cbnz	x19, 18f4 <_ZL14getFeaturesStrB5cxx11v+0x184>
    1938:	b	18fc <_ZL14getFeaturesStrB5cxx11v+0x18c>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x22, x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x20
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZTVN4llvm2cl5aliasE>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x19, x0
  74:	str	wzr, [x0, #120]
  78:	add	x9, x9, #0x10
  7c:	str	d0, [x0, #72]
  80:	str	x9, [x0]
  84:	str	x8, [x0, #64]
  88:	str	xzr, [x0, #136]
  8c:	mov	x0, x1
  90:	mov	x20, x3
  94:	mov	x21, x2
  98:	mov	x22, x1
  9c:	bl	0 <strlen>
  a0:	mov	x2, x0
  a4:	mov	x0, x19
  a8:	mov	x1, x22
  ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  b0:	ldr	q0, [x21]
  b4:	ldr	x8, [x19, #136]
  b8:	str	q0, [x19, #32]
  bc:	ldr	x20, [x20]
  c0:	cbz	x8, f4 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_+0xf4>
  c4:	adrp	x8, 0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  c8:	add	x8, x8, #0x0
  cc:	mov	w9, #0x103                 	// #259
  d0:	stp	x8, xzr, [sp, #8]
  d4:	strh	w9, [sp, #24]
  d8:	bl	0 <_ZN4llvm4errsEv>
  dc:	mov	x4, x0
  e0:	add	x1, sp, #0x8
  e4:	mov	x0, x19
  e8:	mov	x2, xzr
  ec:	mov	x3, xzr
  f0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  f4:	mov	x0, x19
  f8:	str	x20, [x19, #136]
  fc:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
 100:	ldp	x20, x19, [sp, #64]
 104:	ldp	x22, x21, [sp, #48]
 108:	ldp	x29, x30, [sp, #32]
 10c:	add	sp, sp, #0x50
 110:	ret

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  74:	ldp	x8, x0, [x19, #96]
  78:	ldr	x9, [x9]
  7c:	cmp	x0, x8
  80:	add	x9, x9, #0x10
  84:	str	x9, [x19]
  88:	b.eq	90 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x90>  // b.none
  8c:	bl	0 <free>
  90:	ldr	x8, [x19, #88]
  94:	ldr	x0, [x19, #64]
  98:	add	x9, x19, #0x50
  9c:	add	x8, x8, #0x1
  a0:	cmp	x0, x9
  a4:	str	x8, [x19, #88]
  a8:	b.eq	b8 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0xb8>  // b.none
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #32
  b4:	b	0 <free>
  b8:	ldr	x19, [sp, #16]
  bc:	ldp	x29, x30, [sp], #32
  c0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldrh	w8, [x0, #10]
  18:	movi	v0.2d, #0x0
  1c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  20:	strh	wzr, [x0, #8]
  24:	str	wzr, [x0, #60]
  28:	stur	q0, [x0, #12]
  2c:	stur	q0, [x0, #28]
  30:	stur	q0, [x0, #44]
  34:	ldr	d0, [x9]
  38:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  3c:	ldr	x9, [x9]
  40:	and	w8, w8, #0x8000
  44:	orr	w8, w8, #0x1
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	add	x9, x0, #0x80
  58:	str	d0, [x0, #112]
  5c:	stp	xzr, x9, [x0, #88]
  60:	str	x9, [x0, #104]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	ldr	x9, [x9]
  6c:	movi	v0.2s, #0x1
  70:	mov	x20, x0
  74:	mov	x19, x4
  78:	add	x9, x9, #0x10
  7c:	str	x9, [x0]
  80:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  84:	ldr	x9, [x9]
  88:	str	x8, [x0, #64]
  8c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  90:	add	x8, x8, #0x0
  94:	add	x9, x9, #0x10
  98:	stp	xzr, x9, [x0, #176]
  9c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  a0:	add	x9, x9, #0x0
  a4:	str	wzr, [x0, #120]
  a8:	str	d0, [x0, #72]
  ac:	stp	xzr, xzr, [x0, #136]
  b0:	stp	xzr, xzr, [x0, #152]
  b4:	str	xzr, [x0, #168]
  b8:	stp	x8, x9, [x0, #208]
  bc:	mov	x0, x1
  c0:	mov	x21, x3
  c4:	mov	x22, x2
  c8:	mov	x23, x1
  cc:	bl	0 <strlen>
  d0:	mov	x2, x0
  d4:	mov	x0, x20
  d8:	mov	x1, x23
  dc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  e0:	ldr	w8, [x22]
  e4:	cmp	w8, #0x8
  e8:	b.ne	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x104>  // b.any
  ec:	ldr	x8, [x20, #24]
  f0:	cmp	x8, #0x1
  f4:	b.ne	13c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x13c>  // b.any
  f8:	ldrh	w8, [x20, #10]
  fc:	orr	w8, w8, #0x1000
 100:	b	110 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_+0x110>
 104:	ldrh	w9, [x20, #10]
 108:	ubfiz	w8, w8, #9, #5
 10c:	orr	w8, w9, w8
 110:	strh	w8, [x20, #10]
 114:	ldr	q0, [x21]
 118:	mov	x0, x20
 11c:	ldr	x23, [sp, #16]
 120:	str	q0, [x20, #32]
 124:	ldr	q0, [x19]
 128:	str	q0, [x20, #48]
 12c:	ldp	x20, x19, [sp, #48]
 130:	ldp	x22, x21, [sp, #32]
 134:	ldp	x29, x30, [sp], #64
 138:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>
 13c:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 140:	adrp	x1, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 144:	adrp	x3, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x50e                 	// #1294
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xb8>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xd8>  // b.none
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <free>
  ac:	add	x20, x20, #0x10
  b0:	cmp	x20, x21
  b4:	b.eq	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xcc>  // b.none
  b8:	ldr	x0, [x20], #16
  bc:	cmp	x0, x20
  c0:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>  // b.none
  c4:	bl	0 <_ZdlPv>
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0xac>
  cc:	ldr	x20, [x19, #136]
  d0:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x58>
  d4:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x60>
  d8:	ldp	x20, x19, [sp, #32]
  dc:	ldr	x21, [sp, #16]
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	str	x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	ldrh	w8, [x0, #10]
  1c:	movi	v0.2d, #0x0
  20:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  24:	strh	wzr, [x0, #8]
  28:	str	wzr, [x0, #60]
  2c:	stur	q0, [x0, #12]
  30:	stur	q0, [x0, #28]
  34:	stur	q0, [x0, #44]
  38:	ldr	d0, [x9]
  3c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  40:	ldr	x9, [x9]
  44:	and	w8, w8, #0x8000
  48:	strh	w8, [x0, #10]
  4c:	mov	x8, x0
  50:	str	x9, [x8, #80]!
  54:	str	d0, [x0, #112]
  58:	movi	v0.2s, #0x1
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	str	d0, [x0, #72]
  64:	ldr	d0, [x9]
  68:	add	x9, x0, #0x80
  6c:	stp	xzr, x9, [x0, #88]
  70:	str	x9, [x0, #104]
  74:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  78:	ldr	x9, [x9]
  7c:	mov	x22, x0
  80:	mov	x19, x0
  84:	mov	x20, x3
  88:	add	x9, x9, #0x10
  8c:	str	x9, [x0, #144]
  90:	mov	w9, #0x1                   	// #1
  94:	strb	w9, [x0, #156]
  98:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  9c:	ldr	x9, [x9]
  a0:	mov	x21, x2
  a4:	mov	x23, x1
  a8:	add	x9, x9, #0x10
  ac:	str	x9, [x0]
  b0:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b4:	ldr	x9, [x9]
  b8:	str	x8, [x0, #64]
  bc:	str	wzr, [x0, #120]
  c0:	str	wzr, [x0, #136]
  c4:	add	x8, x9, #0x10
  c8:	str	wzr, [x0, #152]
  cc:	str	x8, [x22, #160]!
  d0:	add	x8, x0, #0xc0
  d4:	stp	x0, x8, [x0, #168]
  d8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  dc:	add	x8, x8, #0x0
  e0:	str	x8, [x0, #600]
  e4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e8:	add	x8, x8, #0x0
  ec:	str	d0, [x0, #184]
  f0:	str	x8, [x0, #592]
  f4:	mov	x0, x1
  f8:	bl	0 <strlen>
  fc:	mov	x2, x0
 100:	mov	x0, x19
 104:	mov	x1, x23
 108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 10c:	ldr	q0, [x21]
 110:	str	q0, [x19, #32]
 114:	ldr	w8, [x20, #8]
 118:	cbz	w8, 160 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x160>
 11c:	ldr	x21, [x20]
 120:	mov	x9, sp
 124:	add	x8, x8, x8, lsl #2
 128:	add	x20, x9, #0x10
 12c:	lsl	x23, x8, #3
 130:	ldp	q0, q1, [x21]
 134:	ldr	x5, [x21, #32]
 138:	mov	x0, x22
 13c:	mov	x3, x20
 140:	stp	q0, q1, [sp]
 144:	ldp	x1, x2, [sp]
 148:	ldr	x4, [sp, #24]
 14c:	str	x5, [sp, #32]
 150:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
 154:	subs	x23, x23, #0x28
 158:	add	x21, x21, #0x28
 15c:	b.ne	130 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_+0x130>  // b.any
 160:	mov	x0, x19
 164:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 168:	ldp	x20, x19, [sp, #96]
 16c:	ldp	x22, x21, [sp, #80]
 170:	ldr	x23, [sp, #64]
 174:	ldp	x29, x30, [sp, #48]
 178:	add	sp, sp, #0x70
 17c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	x8, [x22]
 118:	ldr	w9, [x8]
 11c:	strb	w25, [x19, #156]
 120:	str	w9, [x19, #136]
 124:	ldr	w8, [x8]
 128:	str	w8, [x19, #152]
 12c:	ldr	q0, [x21]
 130:	str	q0, [x19, #32]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  3c:	ldp	x8, x0, [x19, #96]
  40:	ldr	x9, [x9]
  44:	cmp	x0, x8
  48:	add	x9, x9, #0x10
  4c:	str	x9, [x19]
  50:	b.eq	58 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	ldr	x8, [x19, #88]
  5c:	ldr	x0, [x19, #64]
  60:	add	x9, x19, #0x50
  64:	add	x8, x8, #0x1
  68:	cmp	x0, x9
  6c:	str	x8, [x19, #88]
  70:	b.eq	80 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x80>  // b.none
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <free>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #48]
   8:	str	x25, [sp, #64]
   c:	stp	x24, x23, [sp, #80]
  10:	stp	x22, x21, [sp, #96]
  14:	stp	x20, x19, [sp, #112]
  18:	add	x29, sp, #0x30
  1c:	strh	wzr, [x0, #8]
  20:	ldrh	w8, [x0, #10]
  24:	movi	v0.2d, #0x0
  28:	str	wzr, [x0, #60]
  2c:	adrp	x9, 0 <_ZN4llvm2cl15GeneralCategoryE>
  30:	adrp	x10, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	ldr	x9, [x9]
  38:	stur	q0, [x0, #12]
  3c:	stur	q0, [x0, #28]
  40:	stur	q0, [x0, #44]
  44:	ldr	d0, [x10]
  48:	mov	x10, x0
  4c:	and	w8, w8, #0x8000
  50:	strh	w8, [x0, #10]
  54:	str	x9, [x10, #80]!
  58:	str	d0, [x0, #112]
  5c:	movi	v0.2s, #0x1
  60:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x9]
  6c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  70:	ldr	x9, [x9]
  74:	add	x8, x0, #0x80
  78:	stp	xzr, x8, [x0, #88]
  7c:	str	x8, [x0, #104]
  80:	add	x8, x9, #0x10
  84:	str	x8, [x0, #144]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	mov	w25, #0x1                   	// #1
  94:	mov	x23, x0
  98:	mov	x19, x0
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [x0]
  a4:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  a8:	ldr	x8, [x8]
  ac:	str	x10, [x0, #64]
  b0:	str	wzr, [x0, #120]
  b4:	str	wzr, [x0, #136]
  b8:	add	x8, x8, #0x10
  bc:	strb	w25, [x0, #156]
  c0:	str	wzr, [x0, #152]
  c4:	str	x8, [x23, #160]!
  c8:	add	x8, x0, #0xc0
  cc:	stp	x0, x8, [x0, #168]
  d0:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  d4:	add	x8, x8, #0x0
  d8:	str	x8, [x0, #600]
  dc:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  e0:	add	x8, x8, #0x0
  e4:	str	d0, [x0, #184]
  e8:	str	x8, [x0, #592]
  ec:	mov	x0, x1
  f0:	mov	x20, x4
  f4:	mov	x21, x3
  f8:	mov	x22, x2
  fc:	mov	x24, x1
 100:	bl	0 <strlen>
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	mov	x1, x24
 110:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 114:	ldr	q0, [x22]
 118:	str	q0, [x19, #32]
 11c:	ldr	x8, [x21]
 120:	ldr	w9, [x8]
 124:	strb	w25, [x19, #156]
 128:	str	w9, [x19, #136]
 12c:	ldr	w8, [x8]
 130:	str	w8, [x19, #152]
 134:	ldr	w8, [x20, #8]
 138:	cbz	w8, 180 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x180>
 13c:	ldr	x21, [x20]
 140:	mov	x9, sp
 144:	add	x8, x8, x8, lsl #2
 148:	add	x20, x9, #0x10
 14c:	lsl	x22, x8, #3
 150:	ldp	q0, q1, [x21]
 154:	ldr	x5, [x21, #32]
 158:	mov	x0, x23
 15c:	mov	x3, x20
 160:	stp	q0, q1, [sp]
 164:	ldp	x1, x2, [sp]
 168:	ldr	x4, [sp, #24]
 16c:	str	x5, [sp, #32]
 170:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
 174:	subs	x22, x22, #0x28
 178:	add	x21, x21, #0x28
 17c:	b.ne	150 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_+0x150>  // b.any
 180:	mov	x0, x19
 184:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 188:	ldp	x20, x19, [sp, #112]
 18c:	ldp	x22, x21, [sp, #96]
 190:	ldp	x24, x23, [sp, #80]
 194:	ldr	x25, [sp, #64]
 198:	ldp	x29, x30, [sp, #48]
 19c:	add	sp, sp, #0x80
 1a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	a4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0xa4>  // b.none
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	b	0 <free>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	54 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x54>  // b.any
  28:	cbz	x2, 48 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x48>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	ldp	x29, x30, [sp], #16
  44:	ret
  48:	mov	w0, wzr
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	w0, #0x1                   	// #1
  58:	ldp	x29, x30, [sp], #16
  5c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #32]
   8:	str	x27, [sp, #48]
   c:	stp	x26, x25, [sp, #64]
  10:	stp	x24, x23, [sp, #80]
  14:	stp	x22, x21, [sp, #96]
  18:	stp	x20, x19, [sp, #112]
  1c:	add	x29, sp, #0x20
  20:	mov	x19, x0
  24:	mov	x8, sp
  28:	mov	w20, w1
  2c:	add	x24, x8, #0x10
  30:	add	x0, x0, #0xb8
  34:	mov	x6, sp
  38:	mov	x1, x19
  3c:	strb	wzr, [sp, #16]
  40:	stp	x24, xzr, [sp]
  44:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  48:	tbz	w0, #0, 84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>
  4c:	mov	w19, #0x1                   	// #1
  50:	ldr	x0, [sp]
  54:	cmp	x0, x24
  58:	b.eq	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x60>  // b.none
  5c:	bl	0 <_ZdlPv>
  60:	mov	w0, w19
  64:	ldp	x20, x19, [sp, #112]
  68:	ldp	x22, x21, [sp, #96]
  6c:	ldp	x24, x23, [sp, #80]
  70:	ldp	x26, x25, [sp, #64]
  74:	ldr	x27, [sp, #48]
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x80
  80:	ret
  84:	ldp	x21, x8, [x19, #144]
  88:	cmp	x21, x8
  8c:	b.eq	e4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xe4>  // b.none
  90:	add	x0, x21, #0x10
  94:	str	x0, [x21]
  98:	ldp	x22, x23, [sp]
  9c:	cbnz	x22, a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa4>
  a0:	cbnz	x23, 228 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x228>
  a4:	cmp	x23, #0x10
  a8:	str	x23, [x29, #24]
  ac:	b.cc	cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xcc>  // b.lo, b.ul, b.last
  b0:	add	x1, x29, #0x18
  b4:	mov	x0, x21
  b8:	mov	x2, xzr
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c0:	str	x0, [x21]
  c4:	ldr	x8, [x29, #24]
  c8:	str	x8, [x21, #16]
  cc:	cbz	x23, 104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
  d0:	cmp	x23, #0x1
  d4:	b.ne	f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xf8>  // b.any
  d8:	ldrb	w8, [x22]
  dc:	strb	w8, [x0]
  e0:	b	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
  e4:	add	x0, x19, #0x88
  e8:	mov	x2, sp
  ec:	mov	x1, x21
  f0:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  f4:	b	120 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x120>
  f8:	mov	x1, x22
  fc:	mov	x2, x23
 100:	bl	0 <memcpy>
 104:	ldr	x8, [x29, #24]
 108:	ldr	x9, [x21]
 10c:	str	x8, [x21, #8]
 110:	strb	wzr, [x9, x8]
 114:	ldr	x8, [x19, #144]
 118:	add	x8, x8, #0x20
 11c:	str	x8, [x19, #144]
 120:	mov	x25, x19
 124:	ldr	x10, [x25, #176]!
 128:	sturh	w20, [x25, #-164]
 12c:	mov	x9, x25
 130:	ldr	x8, [x9, #-8]!
 134:	cmp	x8, x10
 138:	b.eq	174 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x174>  // b.none
 13c:	str	w20, [x8], #4
 140:	mov	x25, x9
 144:	str	x8, [x25]
 148:	ldr	x8, [x19, #208]
 14c:	cbz	x8, 20c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x20c>
 150:	ldr	x8, [x19, #216]
 154:	add	x0, x19, #0xc0
 158:	mov	x1, sp
 15c:	blr	x8
 160:	mov	w19, wzr
 164:	ldr	x0, [sp]
 168:	cmp	x0, x24
 16c:	b.ne	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x5c>  // b.any
 170:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x60>
 174:	ldr	x21, [x19, #160]
 178:	sub	x22, x8, x21
 17c:	mov	x8, #0x7ffffffffffffffc    	// #9223372036854775804
 180:	cmp	x22, x8
 184:	b.eq	234 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x234>  // b.none
 188:	asr	x27, x22, #2
 18c:	cmp	x22, #0x0
 190:	csinc	x8, x27, xzr, ne  // ne = any
 194:	adds	x8, x8, x27
 198:	lsr	x10, x8, #61
 19c:	cset	w9, cs  // cs = hs, nlast
 1a0:	cmp	x10, #0x0
 1a4:	cset	w10, ne  // ne = any
 1a8:	orr	w9, w9, w10
 1ac:	cmp	w9, #0x0
 1b0:	mov	x9, #0x1fffffffffffffff    	// #2305843009213693951
 1b4:	csel	x26, x9, x8, ne  // ne = any
 1b8:	cbz	x26, 210 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x210>
 1bc:	lsl	x0, x26, #2
 1c0:	bl	0 <_Znwm>
 1c4:	mov	x23, x0
 1c8:	add	x27, x23, x27, lsl #2
 1cc:	cmp	x22, #0x1
 1d0:	str	w20, [x27]
 1d4:	b.lt	1e8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1e8>  // b.tstop
 1d8:	mov	x0, x23
 1dc:	mov	x1, x21
 1e0:	mov	x2, x22
 1e4:	bl	0 <memmove>
 1e8:	add	x20, x27, #0x4
 1ec:	cbz	x21, 1f8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1f8>
 1f0:	mov	x0, x21
 1f4:	bl	0 <_ZdlPv>
 1f8:	add	x8, x23, x26, lsl #2
 1fc:	stp	x23, x20, [x19, #160]
 200:	str	x8, [x25]
 204:	ldr	x8, [x19, #208]
 208:	cbnz	x8, 150 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x150>
 20c:	bl	0 <_ZSt25__throw_bad_function_callv>
 210:	mov	x23, xzr
 214:	add	x27, x23, x27, lsl #2
 218:	cmp	x22, #0x1
 21c:	str	w20, [x27]
 220:	b.ge	1d8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1d8>  // b.tcont
 224:	b	1e8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1e8>
 228:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>
 234:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 238:	add	x0, x0, #0x0
 23c:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  14:	ldr	x8, [x0, #208]
  18:	ldr	x9, [x9]
  1c:	mov	x19, x0
  20:	add	x9, x9, #0x10
  24:	str	x9, [x0]
  28:	cbz	x8, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  2c:	add	x0, x19, #0xc0
  30:	mov	w2, #0x3                   	// #3
  34:	mov	x1, x0
  38:	blr	x8
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldp	x20, x21, [x19, #136]
  4c:	cmp	x20, x21
  50:	b.ne	c0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xc0>  // b.any
  54:	cbz	x20, 60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>
  58:	mov	x0, x20
  5c:	bl	0 <_ZdlPv>
  60:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  64:	ldp	x8, x0, [x19, #96]
  68:	ldr	x9, [x9]
  6c:	cmp	x0, x8
  70:	add	x9, x9, #0x10
  74:	str	x9, [x19]
  78:	b.eq	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x8, [x19, #88]
  84:	ldr	x0, [x19, #64]
  88:	add	x9, x19, #0x50
  8c:	add	x8, x8, #0x1
  90:	cmp	x0, x9
  94:	str	x8, [x19, #88]
  98:	b.eq	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa0>  // b.none
  9c:	bl	0 <free>
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZdlPv>
  b4:	add	x20, x20, #0x10
  b8:	cmp	x20, x21
  bc:	b.eq	d4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xd4>  // b.none
  c0:	ldr	x0, [x20], #16
  c4:	cmp	x0, x20
  c8:	b.eq	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	b	b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb4>
  d4:	ldr	x20, [x19, #136]
  d8:	cbnz	x20, 58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>
  dc:	b	60 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x60>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #160]
  14:	mov	x19, x0
  18:	cmp	x9, x8
  1c:	b.eq	24 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x24>  // b.none
  20:	str	x8, [x19, #168]
  24:	ldp	x20, x21, [x19, #136]
  28:	cmp	x21, x20
  2c:	b.eq	5c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x5c>  // b.none
  30:	mov	x22, x20
  34:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  38:	add	x22, x22, #0x10
  3c:	cmp	x22, x21
  40:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x58>  // b.none
  44:	ldr	x0, [x22], #16
  48:	cmp	x0, x22
  4c:	b.eq	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	b	38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x38>
  58:	str	x20, [x19, #144]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	add	x8, sp, #0x8
  18:	mov	x20, x6
  1c:	add	x19, x8, #0x10
  20:	str	x19, [sp, #8]
  24:	cbz	x4, 74 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x74>
  28:	mov	x21, x5
  2c:	mov	x22, x4
  30:	cmp	x5, #0x10
  34:	mov	x0, x19
  38:	stur	x5, [x29, #-8]
  3c:	b.cc	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.lo, b.ul, b.last
  40:	add	x0, sp, #0x8
  44:	sub	x1, x29, #0x8
  48:	mov	x2, xzr
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  50:	ldur	x8, [x29, #-8]
  54:	str	x0, [sp, #8]
  58:	str	x8, [sp, #24]
  5c:	cbz	x21, 8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  60:	cmp	x21, #0x1
  64:	b.ne	80 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x80>  // b.any
  68:	ldrb	w8, [x22]
  6c:	strb	w8, [x0]
  70:	b	8c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x8c>
  74:	str	xzr, [sp, #16]
  78:	strb	wzr, [sp, #24]
  7c:	b	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>
  80:	mov	x1, x22
  84:	mov	x2, x21
  88:	bl	0 <memcpy>
  8c:	ldur	x8, [x29, #-8]
  90:	ldr	x9, [sp, #8]
  94:	str	x8, [sp, #16]
  98:	strb	wzr, [x9, x8]
  9c:	ldr	x8, [sp, #8]
  a0:	cmp	x8, x19
  a4:	b.eq	d8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xd8>  // b.none
  a8:	mov	x11, x20
  ac:	ldr	x10, [x20]
  b0:	ldr	x9, [x11, #16]!
  b4:	str	x8, [x20]
  b8:	ldur	q0, [sp, #16]
  bc:	cmp	x10, x11
  c0:	csel	x8, xzr, x10, eq  // eq = none
  c4:	stur	q0, [x20, #8]
  c8:	cbz	x8, 118 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x118>
  cc:	str	x8, [sp, #8]
  d0:	str	x9, [sp, #24]
  d4:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
  d8:	ldr	x2, [sp, #16]
  dc:	cbz	x2, 100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  e0:	ldr	x0, [x20]
  e4:	cmp	x2, #0x1
  e8:	b.ne	f8 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0xf8>  // b.any
  ec:	ldrb	w8, [sp, #24]
  f0:	strb	w8, [x0]
  f4:	b	100 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x100>
  f8:	mov	x1, x19
  fc:	bl	0 <memcpy>
 100:	ldr	x8, [sp, #16]
 104:	ldr	x9, [x20]
 108:	str	x8, [x20, #8]
 10c:	strb	wzr, [x9, x8]
 110:	ldr	x8, [sp, #8]
 114:	b	120 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x120>
 118:	mov	x8, x19
 11c:	str	x19, [sp, #8]
 120:	str	xzr, [sp, #16]
 124:	strb	wzr, [x8]
 128:	ldr	x0, [sp, #8]
 12c:	cmp	x0, x19
 130:	b.eq	138 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x138>  // b.none
 134:	bl	0 <_ZdlPv>
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldp	x29, x30, [sp, #48]
 144:	mov	w0, wzr
 148:	add	sp, sp, #0x60
 14c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x28, x27, [sp, #32]
   c:	stp	x26, x25, [sp, #48]
  10:	stp	x24, x23, [sp, #64]
  14:	stp	x22, x21, [sp, #80]
  18:	stp	x20, x19, [sp, #96]
  1c:	add	x29, sp, #0x10
  20:	ldp	x20, x26, [x0]
  24:	mov	x9, #0x7fffffffffffffe0    	// #9223372036854775776
  28:	sub	x8, x26, x20
  2c:	cmp	x8, x9
  30:	b.eq	21c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x21c>  // b.none
  34:	asr	x9, x8, #5
  38:	cmp	x8, #0x0
  3c:	csinc	x10, x9, xzr, ne  // ne = any
  40:	adds	x9, x10, x9
  44:	lsr	x11, x9, #58
  48:	cset	w10, cs  // cs = hs, nlast
  4c:	cmp	x11, #0x0
  50:	cset	w11, ne  // ne = any
  54:	orr	w10, w10, w11
  58:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	w10, #0x0
  60:	csel	x27, x8, x9, ne  // ne = any
  64:	sub	x8, x1, x20
  68:	mov	x25, x2
  6c:	mov	x19, x0
  70:	mov	x21, x1
  74:	asr	x28, x8, #5
  78:	cbz	x27, 8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  7c:	lsl	x0, x27, #5
  80:	bl	0 <_Znwm>
  84:	mov	x22, x0
  88:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x90>
  8c:	mov	x22, xzr
  90:	add	x23, x22, x28, lsl #5
  94:	add	x0, x23, #0x10
  98:	str	x0, [x23]
  9c:	ldp	x24, x25, [x25]
  a0:	cbnz	x24, a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa8>
  a4:	cbnz	x25, 228 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x228>
  a8:	cmp	x25, #0x10
  ac:	str	x25, [sp, #8]
  b0:	b.cc	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.lo, b.ul, b.last
  b4:	add	x1, sp, #0x8
  b8:	mov	x0, x23
  bc:	mov	x2, xzr
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  c4:	str	x0, [x23]
  c8:	ldr	x8, [sp, #8]
  cc:	add	x9, x22, x28, lsl #5
  d0:	str	x8, [x9, #16]
  d4:	cbz	x25, f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  d8:	cmp	x25, #0x1
  dc:	b.ne	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xec>  // b.any
  e0:	ldrb	w8, [x24]
  e4:	strb	w8, [x0]
  e8:	b	f8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xf8>
  ec:	mov	x1, x24
  f0:	mov	x2, x25
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #8]
  fc:	add	x9, x22, x28, lsl #5
 100:	cmp	x20, x21
 104:	str	x8, [x9, #8]
 108:	ldr	x9, [x23]
 10c:	strb	wzr, [x9, x8]
 110:	mov	x8, x22
 114:	b.eq	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x170>  // b.none
 118:	add	x8, x22, #0x10
 11c:	add	x9, x20, #0x10
 120:	b	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x150>
 124:	stur	x10, [x8, #-16]
 128:	ldr	x10, [x9]
 12c:	str	x10, [x8]
 130:	ldur	x10, [x9, #-8]
 134:	add	x11, x9, #0x10
 138:	cmp	x11, x21
 13c:	stur	x10, [x8, #-8]
 140:	stp	x9, xzr, [x9, #-16]
 144:	strb	wzr, [x9], #32
 148:	add	x8, x8, #0x20
 14c:	b.eq	16c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x16c>  // b.none
 150:	stur	x8, [x8, #-16]
 154:	ldur	x10, [x9, #-16]
 158:	cmp	x10, x9
 15c:	b.ne	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.any
 160:	ldr	q0, [x10]
 164:	str	q0, [x8]
 168:	b	130 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x130>
 16c:	sub	x8, x8, #0x10
 170:	cmp	x26, x21
 174:	b.eq	1e0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1e0>  // b.none
 178:	mov	x9, xzr
 17c:	b	1b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b0>
 180:	str	x13, [x11, #32]
 184:	ldr	x12, [x12, #16]
 188:	str	x12, [x11, #48]
 18c:	ldur	x11, [x10, #-8]
 190:	add	x13, x10, #0x10
 194:	add	x12, x8, x9
 198:	cmp	x13, x26
 19c:	add	x9, x9, #0x20
 1a0:	str	x11, [x12, #40]
 1a4:	stp	x10, xzr, [x10, #-16]
 1a8:	strb	wzr, [x10]
 1ac:	b.eq	1dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1dc>  // b.none
 1b0:	add	x11, x8, x9
 1b4:	add	x10, x11, #0x30
 1b8:	add	x12, x21, x9
 1bc:	str	x10, [x11, #32]
 1c0:	mov	x10, x12
 1c4:	ldr	x13, [x10], #16
 1c8:	cmp	x13, x10
 1cc:	b.ne	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x180>  // b.any
 1d0:	ldr	q0, [x13]
 1d4:	str	q0, [x11, #48]
 1d8:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x18c>
 1dc:	add	x8, x8, x9
 1e0:	add	x21, x8, #0x20
 1e4:	cbz	x20, 1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1f0>
 1e8:	mov	x0, x20
 1ec:	bl	0 <_ZdlPv>
 1f0:	add	x8, x22, x27, lsl #5
 1f4:	stp	x22, x21, [x19]
 1f8:	str	x8, [x19, #16]
 1fc:	ldp	x20, x19, [sp, #96]
 200:	ldp	x22, x21, [sp, #80]
 204:	ldp	x24, x23, [sp, #64]
 208:	ldp	x26, x25, [sp, #48]
 20c:	ldp	x28, x27, [sp, #32]
 210:	ldp	x29, x30, [sp, #16]
 214:	add	sp, sp, #0x70
 218:	ret
 21c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 220:	add	x0, x0, #0x0
 224:	bl	0 <_ZSt20__throw_length_errorPKc>
 228:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 44 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x44>
  30:	mov	w0, #0x1                   	// #1
  34:	ldp	x20, x19, [sp, #32]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x30
  40:	ret
  44:	ldur	w8, [x29, #-4]
  48:	ldr	x9, [x19, #592]
  4c:	strh	w20, [x19, #12]
  50:	str	w8, [x19, #136]
  54:	cbz	x9, 7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x7c>
  58:	ldr	x8, [x19, #600]
  5c:	add	x0, x19, #0x240
  60:	sub	x1, x29, #0x4
  64:	blr	x8
  68:	mov	w0, wzr
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x30
  78:	ret
  7c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  60:	ldp	x8, x0, [x19, #96]
  64:	ldr	x9, [x9]
  68:	cmp	x0, x8
  6c:	add	x9, x9, #0x10
  70:	str	x9, [x19]
  74:	b.eq	7c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x7c>  // b.none
  78:	bl	0 <free>
  7c:	ldr	x8, [x19, #88]
  80:	ldr	x0, [x19, #64]
  84:	add	x9, x19, #0x50
  88:	add	x8, x8, #0x1
  8c:	cmp	x0, x9
  90:	str	x8, [x19, #88]
  94:	b.eq	9c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x9c>  // b.none
  98:	bl	0 <free>
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #168]
  1c:	ldr	x8, [x8, #24]
  20:	cbz	x8, 3c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x3c>
  24:	ldp	x20, x19, [sp, #64]
  28:	ldp	x22, x21, [sp, #48]
  2c:	ldp	x24, x23, [sp, #32]
  30:	ldr	x25, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret
  3c:	add	x20, x0, #0xa0
  40:	ldr	x8, [x20]
  44:	mov	x0, x20
  48:	mov	x19, x1
  4c:	ldr	x8, [x8, #16]
  50:	blr	x8
  54:	cbz	w0, 24 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  58:	mov	w21, w0
  5c:	mov	w22, wzr
  60:	add	x23, x19, #0x10
  64:	ldr	x8, [x20]
  68:	mov	x0, x20
  6c:	mov	w1, w22
  70:	ldr	x8, [x8, #24]
  74:	blr	x8
  78:	ldp	w8, w9, [x19, #8]
  7c:	mov	x24, x0
  80:	mov	x25, x1
  84:	cmp	w8, w9
  88:	b.cs	bc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xbc>  // b.hs, b.nlast
  8c:	ldr	x9, [x19]
  90:	add	x8, x9, w8, uxtw #4
  94:	stp	x24, x25, [x8]
  98:	ldp	w8, w9, [x19, #8]
  9c:	cmp	w8, w9
  a0:	b.cs	d8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd8>  // b.hs, b.nlast
  a4:	add	w22, w22, #0x1
  a8:	add	w8, w8, #0x1
  ac:	cmp	w21, w22
  b0:	str	w8, [x19, #8]
  b4:	b.ne	64 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x64>  // b.any
  b8:	b	24 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x24>
  bc:	mov	w3, #0x10                  	// #16
  c0:	mov	x0, x19
  c4:	mov	x1, x23
  c8:	mov	x2, xzr
  cc:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  d0:	ldr	w8, [x19, #8]
  d4:	b	8c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x8c>
  d8:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  dc:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e0:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 48 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x48>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stp	x4, x22, [x29, #-16]
  3c:	ldr	w23, [x0, #24]
  40:	cbnz	w23, 5c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x5c>
  44:	b	b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  48:	mov	x21, x2
  4c:	mov	x22, x3
  50:	stp	x2, x22, [x29, #-16]
  54:	ldr	w23, [x0, #24]
  58:	cbz	w23, b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>
  5c:	ldr	x8, [x0, #16]
  60:	add	x24, x8, #0x28
  64:	b	74 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x74>
  68:	subs	x23, x23, #0x1
  6c:	add	x24, x24, #0x30
  70:	b.eq	b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xb4>  // b.none
  74:	cbz	x23, 11c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x11c>
  78:	ldur	x8, [x24, #-32]
  7c:	cmp	x8, x22
  80:	b.ne	68 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>  // b.any
  84:	cbz	x22, 9c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x9c>
  88:	ldur	x0, [x24, #-40]
  8c:	mov	x1, x21
  90:	mov	x2, x22
  94:	bl	0 <bcmp>
  98:	cbnz	w0, 68 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x68>
  9c:	ldrb	w8, [x24, #4]
  a0:	cbz	w8, 13c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x13c>
  a4:	ldr	w8, [x24]
  a8:	mov	w0, wzr
  ac:	str	w8, [x20]
  b0:	b	100 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x100>
  b4:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	adrp	x12, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  bc:	mov	w8, #0x503                 	// #1283
  c0:	add	x9, x9, #0x0
  c4:	sub	x10, x29, #0x10
  c8:	mov	x11, sp
  cc:	add	x12, x12, #0x0
  d0:	mov	w13, #0x302                 	// #770
  d4:	strh	w8, [sp, #16]
  d8:	stp	x9, x10, [sp]
  dc:	stp	x11, x12, [sp, #24]
  e0:	strh	w13, [sp, #40]
  e4:	bl	0 <_ZN4llvm4errsEv>
  e8:	mov	x4, x0
  ec:	add	x1, sp, #0x18
  f0:	mov	x0, x19
  f4:	mov	x2, xzr
  f8:	mov	x3, xzr
  fc:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 100:	ldp	x20, x19, [sp, #112]
 104:	ldp	x22, x21, [sp, #96]
 108:	ldp	x24, x23, [sp, #80]
 10c:	ldp	x29, x30, [sp, #64]
 110:	and	w0, w0, #0x1
 114:	add	sp, sp, #0x80
 118:	ret
 11c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 120:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 124:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 128:	add	x0, x0, #0x0
 12c:	add	x1, x1, #0x0
 130:	add	x3, x3, #0x0
 134:	mov	w2, #0x95                  	// #149
 138:	bl	0 <__assert_fail>
 13c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 140:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 144:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 148:	add	x0, x0, #0x0
 14c:	add	x1, x1, #0x0
 150:	add	x3, x3, #0x0
 154:	mov	w2, #0x23a                 	// #570
 158:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x20
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldp	x8, x0, [x19, #16]
  2c:	sub	x8, x8, x0
  30:	cmp	x21, x8
  34:	b.ls	68 <_ZN4llvm11raw_ostreamlsEPKc+0x68>  // b.plast
  38:	mov	x0, x19
  3c:	mov	x1, x20
  40:	mov	x2, x21
  44:	ldp	x20, x19, [sp, #32]
  48:	ldr	x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x21, xzr
  58:	ldp	x8, x0, [x19, #16]
  5c:	sub	x8, x8, x0
  60:	cmp	x21, x8
  64:	b.hi	38 <_ZN4llvm11raw_ostreamlsEPKc+0x38>  // b.pmore
  68:	cbz	x21, 84 <_ZN4llvm11raw_ostreamlsEPKc+0x84>
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	bl	0 <memcpy>
  78:	ldr	x8, [x19, #24]
  7c:	add	x8, x8, x21
  80:	str	x8, [x19, #24]
  84:	mov	x0, x19
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZN4llvm15MCTargetOptionsaSEOS0_:

0000000000000000 <_ZN4llvm15MCTargetOptionsaSEOS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x1]
  14:	mov	x20, x1
  18:	add	x9, x20, #0x18
  1c:	mov	x19, x0
  20:	str	x8, [x0]
  24:	ldr	x1, [x1, #8]
  28:	cmp	x1, x9
  2c:	b.eq	48 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x48>  // b.none
  30:	ldr	x8, [x19, #8]
  34:	add	x10, x19, #0x18
  38:	cmp	x8, x10
  3c:	b.eq	68 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x68>  // b.none
  40:	ldr	x10, [x19, #24]
  44:	b	6c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x6c>
  48:	ldr	x2, [x20, #16]
  4c:	cbz	x2, a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  50:	ldr	x0, [x19, #8]
  54:	cmp	x2, #0x1
  58:	b.ne	9c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x9c>  // b.any
  5c:	ldrb	w8, [x1]
  60:	strb	w8, [x0]
  64:	b	a0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xa0>
  68:	mov	x8, xzr
  6c:	str	x1, [x19, #8]
  70:	ldr	x11, [x20, #16]
  74:	str	x11, [x19, #16]
  78:	ldr	x11, [x20, #24]
  7c:	str	x11, [x19, #24]
  80:	cbz	x8, 90 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x90>
  84:	str	x8, [x20, #8]
  88:	str	x10, [x20, #24]
  8c:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  90:	mov	x8, x9
  94:	str	x9, [x20, #8]
  98:	b	b4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xb4>
  9c:	bl	0 <memcpy>
  a0:	ldr	x8, [x20, #16]
  a4:	ldr	x9, [x19, #8]
  a8:	str	x8, [x19, #16]
  ac:	strb	wzr, [x9, x8]
  b0:	ldr	x8, [x20, #8]
  b4:	str	xzr, [x20, #16]
  b8:	strb	wzr, [x8]
  bc:	ldr	x1, [x20, #40]
  c0:	add	x9, x20, #0x38
  c4:	cmp	x1, x9
  c8:	b.eq	e4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0xe4>  // b.none
  cc:	ldr	x8, [x19, #40]
  d0:	add	x10, x19, #0x38
  d4:	cmp	x8, x10
  d8:	b.eq	104 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x104>  // b.none
  dc:	ldr	x10, [x19, #56]
  e0:	b	108 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x108>
  e4:	ldr	x2, [x20, #48]
  e8:	cbz	x2, 13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
  ec:	ldr	x0, [x19, #40]
  f0:	cmp	x2, #0x1
  f4:	b.ne	138 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x138>  // b.any
  f8:	ldrb	w8, [x1]
  fc:	strb	w8, [x0]
 100:	b	13c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x13c>
 104:	mov	x8, xzr
 108:	str	x1, [x19, #40]
 10c:	ldr	x11, [x20, #48]
 110:	str	x11, [x19, #48]
 114:	ldr	x11, [x20, #56]
 118:	str	x11, [x19, #56]
 11c:	cbz	x8, 12c <_ZN4llvm15MCTargetOptionsaSEOS0_+0x12c>
 120:	str	x8, [x20, #40]
 124:	str	x10, [x20, #56]
 128:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 12c:	mov	x8, x9
 130:	str	x9, [x20, #40]
 134:	b	150 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x150>
 138:	bl	0 <memcpy>
 13c:	ldr	x8, [x20, #48]
 140:	ldr	x9, [x19, #40]
 144:	str	x8, [x19, #48]
 148:	strb	wzr, [x9, x8]
 14c:	ldr	x8, [x20, #40]
 150:	str	xzr, [x20, #48]
 154:	strb	wzr, [x8]
 158:	ldur	q0, [x20, #72]
 15c:	ldp	x21, x22, [x19, #72]
 160:	stur	q0, [x19, #72]
 164:	ldr	x8, [x20, #88]
 168:	cmp	x22, x21
 16c:	str	x8, [x19, #88]
 170:	stp	xzr, xzr, [x20, #72]
 174:	str	xzr, [x20, #88]
 178:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 17c:	mov	x20, x21
 180:	b	190 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x190>
 184:	add	x20, x20, #0x10
 188:	cmp	x20, x22
 18c:	b.eq	1a4 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1a4>  // b.none
 190:	ldr	x0, [x20], #16
 194:	cmp	x0, x20
 198:	b.eq	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>  // b.none
 19c:	bl	0 <_ZdlPv>
 1a0:	b	184 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x184>
 1a4:	cbz	x21, 1b0 <_ZN4llvm15MCTargetOptionsaSEOS0_+0x1b0>
 1a8:	mov	x0, x21
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	x0, x19
 1b4:	ldp	x20, x19, [sp, #32]
 1b8:	ldp	x22, x21, [sp, #16]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x6c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	b	30 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x30>
  20:	mov	x0, x20
  24:	bl	0 <_ZdlPv>
  28:	mov	x20, x21
  2c:	cbz	x21, 6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x6c>
  30:	ldr	x1, [x20, #24]
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  3c:	ldr	x0, [x20, #64]
  40:	ldr	x21, [x20, #16]
  44:	add	x8, x20, #0x50
  48:	cmp	x0, x8
  4c:	b.eq	54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x54>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	ldr	x0, [x20, #32]
  58:	add	x8, x20, #0x30
  5c:	cmp	x0, x8
  60:	b.eq	20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x20>  // b.none
  64:	bl	0 <_ZdlPv>
  68:	b	20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x20>
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_:

0000000000000000 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldp	w8, w9, [x0, #8]
  1c:	sub	x10, x2, x1
  20:	asr	x25, x10, #5
  24:	mov	x20, x2
  28:	sub	x9, x9, x8
  2c:	mov	x21, x1
  30:	mov	x19, x0
  34:	cmp	x25, x9
  38:	b.ls	48 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x48>  // b.plast
  3c:	add	x1, x25, x8
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  48:	cmp	x21, x20
  4c:	b.eq	e0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xe0>  // b.none
  50:	ldr	x8, [x19]
  54:	ldr	w9, [x19, #8]
  58:	add	x22, x8, x9, lsl #5
  5c:	b	8c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x8c>
  60:	mov	x1, x23
  64:	mov	x2, x24
  68:	bl	0 <memcpy>
  6c:	ldr	x8, [x29, #24]
  70:	ldr	x9, [x22]
  74:	add	x21, x21, #0x20
  78:	cmp	x21, x20
  7c:	str	x8, [x22, #8]
  80:	add	x22, x22, #0x20
  84:	strb	wzr, [x9, x8]
  88:	b.eq	e0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xe0>  // b.none
  8c:	add	x0, x22, #0x10
  90:	str	x0, [x22]
  94:	ldp	x23, x24, [x21]
  98:	cbnz	x23, a0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xa0>
  9c:	cbnz	x24, 10c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x10c>
  a0:	cmp	x24, #0x10
  a4:	str	x24, [x29, #24]
  a8:	b.cc	c8 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xc8>  // b.lo, b.ul, b.last
  ac:	add	x1, x29, #0x18
  b0:	mov	x0, x22
  b4:	mov	x2, xzr
  b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  bc:	str	x0, [x22]
  c0:	ldr	x8, [x29, #24]
  c4:	str	x8, [x22, #16]
  c8:	cbz	x24, 6c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x6c>
  cc:	cmp	x24, #0x1
  d0:	b.ne	60 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x60>  // b.any
  d4:	ldrb	w8, [x23]
  d8:	strb	w8, [x0]
  dc:	b	6c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x6c>
  e0:	ldp	w8, w9, [x19, #8]
  e4:	add	x8, x25, x8
  e8:	cmp	x8, x9
  ec:	b.hi	118 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x118>  // b.pmore
  f0:	str	w8, [x19, #8]
  f4:	ldp	x20, x19, [sp, #64]
  f8:	ldp	x22, x21, [sp, #48]
  fc:	ldp	x24, x23, [sp, #32]
 100:	ldr	x25, [sp, #16]
 104:	ldp	x29, x30, [sp], #80
 108:	ret
 10c:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <_ZSt19__throw_logic_errorPKc>
 118:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 11c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 120:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
 124:	add	x0, x0, #0x0
 128:	add	x1, x1, #0x0
 12c:	add	x3, x3, #0x0
 130:	mov	w2, #0x43                  	// #67
 134:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	b	100 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x100>
  d4:	stur	x11, [x9, #-16]
  d8:	ldr	x11, [x10]
  dc:	str	x11, [x9]
  e0:	ldur	x11, [x10, #-8]
  e4:	add	x12, x10, #0x10
  e8:	cmp	x12, x8
  ec:	stur	x11, [x9, #-8]
  f0:	stp	x10, xzr, [x10, #-16]
  f4:	strb	wzr, [x10], #32
  f8:	add	x9, x9, #0x20
  fc:	b.eq	11c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x11c>  // b.none
 100:	stur	x9, [x9, #-16]
 104:	ldur	x11, [x10, #-16]
 108:	cmp	x11, x10
 10c:	b.ne	d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>  // b.any
 110:	ldr	q0, [x11]
 114:	str	q0, [x9]
 118:	b	e0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe0>
 11c:	ldr	w8, [x19, #8]
 120:	ldr	x21, [x19]
 124:	cbz	w8, 158 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x158>
 128:	lsl	x23, x8, #5
 12c:	b	138 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x138>
 130:	subs	x23, x23, #0x20
 134:	b.eq	154 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x154>  // b.none
 138:	add	x8, x21, x23
 13c:	ldur	x0, [x8, #-32]
 140:	sub	x8, x8, #0x10
 144:	cmp	x8, x0
 148:	b.eq	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>  // b.none
 14c:	bl	0 <_ZdlPv>
 150:	b	130 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x130>
 154:	ldr	x21, [x19]
 158:	add	x8, x19, #0x10
 15c:	cmp	x21, x8
 160:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 164:	mov	x0, x21
 168:	bl	0 <free>
 16c:	str	x20, [x19]
 170:	str	w22, [x19, #12]
 174:	ldp	x20, x19, [sp, #48]
 178:	ldp	x22, x21, [sp, #32]
 17c:	ldr	x23, [sp, #16]
 180:	ldp	x29, x30, [sp], #64
 184:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldp	x9, x8, [x1]
  1c:	mov	x19, x0
  20:	stp	xzr, xzr, [x0]
  24:	mov	x21, x1
  28:	subs	x0, x8, x9
  2c:	asr	x22, x0, #5
  30:	str	xzr, [x19, #16]
  34:	b.eq	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.none
  38:	lsr	x8, x22, #58
  3c:	cbnz	x8, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x110>
  40:	bl	0 <_Znwm>
  44:	mov	x20, x0
  48:	b	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x50>
  4c:	mov	x20, xzr
  50:	add	x8, x20, x22, lsl #5
  54:	stp	x20, x20, [x19]
  58:	str	x8, [x19, #16]
  5c:	ldp	x23, x24, [x21]
  60:	cmp	x23, x24
  64:	b.ne	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xb0>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #64]
  70:	ldp	x22, x21, [sp, #48]
  74:	ldp	x24, x23, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x50
  80:	ret
  84:	mov	x1, x21
  88:	mov	x2, x22
  8c:	bl	0 <memcpy>
  90:	ldr	x8, [sp, #8]
  94:	ldr	x9, [x20]
  98:	add	x23, x23, #0x20
  9c:	cmp	x23, x24
  a0:	str	x8, [x20, #8]
  a4:	add	x20, x20, #0x20
  a8:	strb	wzr, [x9, x8]
  ac:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x68>  // b.none
  b0:	add	x0, x20, #0x10
  b4:	str	x0, [x20]
  b8:	ldp	x21, x22, [x23]
  bc:	cbnz	x21, c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xc4>
  c0:	cbnz	x22, 104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x104>
  c4:	cmp	x22, #0x10
  c8:	str	x22, [sp, #8]
  cc:	b.cc	ec <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0xec>  // b.lo, b.ul, b.last
  d0:	add	x1, sp, #0x8
  d4:	mov	x0, x20
  d8:	mov	x2, xzr
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  e0:	str	x0, [x20]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x8, [x20, #16]
  ec:	cbz	x22, 90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
  f0:	cmp	x22, #0x1
  f4:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x84>  // b.any
  f8:	ldrb	w8, [x21]
  fc:	strb	w8, [x0]
 100:	b	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x90>
 104:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
 108:	add	x0, x0, #0x0
 10c:	bl	0 <_ZSt19__throw_logic_errorPKc>
 110:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x19, x0
  20:	cmp	x1, x0
  24:	b.eq	26c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x26c>  // b.none
  28:	ldp	x20, x26, [x1]
  2c:	ldr	x8, [x19, #16]
  30:	ldr	x22, [x19]
  34:	mov	x23, x1
  38:	sub	x0, x26, x20
  3c:	asr	x25, x0, #5
  40:	sub	x8, x8, x22
  44:	cmp	x25, x8, asr #5
  48:	b.ls	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x6c>  // b.plast
  4c:	cbz	x0, 1a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1a8>
  50:	lsr	x8, x25, #58
  54:	cbnz	x8, 2c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2c4>
  58:	bl	0 <_Znwm>
  5c:	mov	x21, x0
  60:	cmp	x20, x26
  64:	b.ne	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1b4>  // b.any
  68:	b	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>
  6c:	ldr	x21, [x19, #8]
  70:	sub	x9, x21, x22
  74:	asr	x8, x9, #5
  78:	cmp	x8, x25
  7c:	b.cs	150 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x150>  // b.hs, b.nlast
  80:	cmp	x9, #0x1
  84:	b.lt	c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xc0>  // b.tstop
  88:	lsr	x8, x9, #5
  8c:	add	x21, x8, #0x1
  90:	mov	x0, x22
  94:	mov	x1, x20
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  9c:	sub	x21, x21, #0x1
  a0:	add	x20, x20, #0x20
  a4:	cmp	x21, #0x1
  a8:	add	x22, x22, #0x20
  ac:	b.gt	90 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x90>
  b0:	ldp	x8, x21, [x19]
  b4:	ldp	x20, x26, [x23]
  b8:	sub	x8, x21, x8
  bc:	asr	x8, x8, #5
  c0:	add	x23, x20, x8, lsl #5
  c4:	cmp	x23, x26
  c8:	b.ne	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xfc>  // b.any
  cc:	b	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>
  d0:	mov	x1, x20
  d4:	mov	x2, x22
  d8:	bl	0 <memcpy>
  dc:	ldr	x8, [sp, #8]
  e0:	ldr	x9, [x21]
  e4:	add	x23, x23, #0x20
  e8:	cmp	x23, x26
  ec:	str	x8, [x21, #8]
  f0:	add	x21, x21, #0x20
  f4:	strb	wzr, [x9, x8]
  f8:	b.eq	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>  // b.none
  fc:	add	x0, x21, #0x10
 100:	str	x0, [x21]
 104:	ldp	x20, x22, [x23]
 108:	cbnz	x20, 110 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x110>
 10c:	cbnz	x22, 2b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2b8>
 110:	cmp	x22, #0x10
 114:	str	x22, [sp, #8]
 118:	b.cc	138 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x138>  // b.lo, b.ul, b.last
 11c:	add	x1, sp, #0x8
 120:	mov	x0, x21
 124:	mov	x2, xzr
 128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 12c:	str	x0, [x21]
 130:	ldr	x8, [sp, #8]
 134:	str	x8, [x21, #16]
 138:	cbz	x22, dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xdc>
 13c:	cmp	x22, #0x1
 140:	b.ne	d0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd0>  // b.any
 144:	ldrb	w8, [x20]
 148:	strb	w8, [x0]
 14c:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xdc>
 150:	cmp	x0, #0x1
 154:	b.lt	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>  // b.tstop
 158:	lsr	x8, x0, #5
 15c:	add	x21, x8, #0x1
 160:	mov	x0, x22
 164:	mov	x1, x20
 168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 16c:	sub	x21, x21, #0x1
 170:	add	x20, x20, #0x20
 174:	cmp	x21, #0x1
 178:	add	x22, x22, #0x20
 17c:	b.gt	160 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x160>
 180:	ldr	x21, [x19, #8]
 184:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>
 188:	add	x22, x22, #0x10
 18c:	cmp	x22, x21
 190:	b.eq	260 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x260>  // b.none
 194:	ldr	x0, [x22], #16
 198:	cmp	x0, x22
 19c:	b.eq	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>  // b.none
 1a0:	bl	0 <_ZdlPv>
 1a4:	b	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>
 1a8:	mov	x21, xzr
 1ac:	cmp	x20, x26
 1b0:	b.eq	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>  // b.none
 1b4:	mov	x22, x21
 1b8:	b	1e8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1e8>
 1bc:	mov	x1, x23
 1c0:	mov	x2, x24
 1c4:	bl	0 <memcpy>
 1c8:	ldr	x8, [sp, #8]
 1cc:	ldr	x9, [x22]
 1d0:	add	x20, x20, #0x20
 1d4:	cmp	x20, x26
 1d8:	str	x8, [x22, #8]
 1dc:	add	x22, x22, #0x20
 1e0:	strb	wzr, [x9, x8]
 1e4:	b.eq	23c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x23c>  // b.none
 1e8:	add	x0, x22, #0x10
 1ec:	str	x0, [x22]
 1f0:	ldp	x23, x24, [x20]
 1f4:	cbnz	x23, 1fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1fc>
 1f8:	cbnz	x24, 2b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2b8>
 1fc:	cmp	x24, #0x10
 200:	str	x24, [sp, #8]
 204:	b.cc	224 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x224>  // b.lo, b.ul, b.last
 208:	add	x1, sp, #0x8
 20c:	mov	x0, x22
 210:	mov	x2, xzr
 214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
 218:	str	x0, [x22]
 21c:	ldr	x8, [sp, #8]
 220:	str	x8, [x22, #16]
 224:	cbz	x24, 1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>
 228:	cmp	x24, #0x1
 22c:	b.ne	1bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1bc>  // b.any
 230:	ldrb	w8, [x23]
 234:	strb	w8, [x0]
 238:	b	1c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c8>
 23c:	ldp	x20, x22, [x19]
 240:	cmp	x20, x22
 244:	b.ne	298 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x298>  // b.any
 248:	cbz	x20, 254 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x254>
 24c:	mov	x0, x20
 250:	bl	0 <_ZdlPv>
 254:	add	x8, x21, x25, lsl #5
 258:	str	x21, [x19]
 25c:	str	x8, [x19, #16]
 260:	ldr	x8, [x19]
 264:	add	x8, x8, x25, lsl #5
 268:	str	x8, [x19, #8]
 26c:	mov	x0, x19
 270:	ldp	x20, x19, [sp, #80]
 274:	ldp	x22, x21, [sp, #64]
 278:	ldp	x24, x23, [sp, #48]
 27c:	ldp	x26, x25, [sp, #32]
 280:	ldp	x29, x30, [sp, #16]
 284:	add	sp, sp, #0x60
 288:	ret
 28c:	add	x20, x20, #0x10
 290:	cmp	x20, x22
 294:	b.eq	2ac <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x2ac>  // b.none
 298:	ldr	x0, [x20], #16
 29c:	cmp	x0, x20
 2a0:	b.eq	28c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x28c>  // b.none
 2a4:	bl	0 <_ZdlPv>
 2a8:	b	28c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x28c>
 2ac:	ldr	x20, [x19]
 2b0:	cbnz	x20, 24c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x24c>
 2b4:	b	254 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x254>
 2b8:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 2bc:	add	x0, x0, #0x0
 2c0:	bl	0 <_ZSt19__throw_logic_errorPKc>
 2c4:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	ldp	x8, x2, [x1]
   4:	mov	x1, x8
   8:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbz	x8, 74 <_ZN4llvm2cl5alias4doneEv+0x74>
  1c:	ldr	x8, [x19, #136]
  20:	cbz	x8, ac <_ZN4llvm2cl5alias4doneEv+0xac>
  24:	ldp	w8, w9, [x19, #116]
  28:	add	x20, x19, #0x58
  2c:	cmp	w8, w9
  30:	b.ne	ec <_ZN4llvm2cl5alias4doneEv+0xec>  // b.any
  34:	ldr	x8, [x19, #136]
  38:	add	x1, x8, #0x58
  3c:	cmp	x1, x20
  40:	b.eq	50 <_ZN4llvm2cl5alias4doneEv+0x50>  // b.none
  44:	mov	x0, x20
  48:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  4c:	ldr	x8, [x19, #136]
  50:	add	x0, x19, #0x40
  54:	add	x1, x8, #0x40
  58:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  64:	ldp	x20, x19, [sp, #48]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x40
  70:	ret
  74:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  78:	add	x8, x8, #0x0
  7c:	mov	w9, #0x103                 	// #259
  80:	stp	x8, xzr, [sp, #8]
  84:	strh	w9, [sp, #24]
  88:	bl	0 <_ZN4llvm4errsEv>
  8c:	mov	x4, x0
  90:	add	x1, sp, #0x8
  94:	mov	x0, x19
  98:	mov	x2, xzr
  9c:	mov	x3, xzr
  a0:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  a4:	ldr	x8, [x19, #136]
  a8:	cbnz	x8, 24 <_ZN4llvm2cl5alias4doneEv+0x24>
  ac:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  b0:	add	x8, x8, #0x0
  b4:	mov	w9, #0x103                 	// #259
  b8:	stp	x8, xzr, [sp, #8]
  bc:	strh	w9, [sp, #24]
  c0:	bl	0 <_ZN4llvm4errsEv>
  c4:	mov	x4, x0
  c8:	add	x1, sp, #0x8
  cc:	mov	x0, x19
  d0:	mov	x2, xzr
  d4:	mov	x3, xzr
  d8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  dc:	ldp	w8, w9, [x19, #116]
  e0:	add	x20, x19, #0x58
  e4:	cmp	w8, w9
  e8:	b.eq	34 <_ZN4llvm2cl5alias4doneEv+0x34>  // b.none
  ec:	adrp	x8, 0 <_ZN4llvm2cl5alias4doneEv>
  f0:	add	x8, x8, #0x0
  f4:	mov	w9, #0x103                 	// #259
  f8:	stp	x8, xzr, [sp, #8]
  fc:	strh	w9, [sp, #24]
 100:	bl	0 <_ZN4llvm4errsEv>
 104:	mov	x4, x0
 108:	add	x1, sp, #0x8
 10c:	mov	x0, x19
 110:	mov	x2, xzr
 114:	mov	x3, xzr
 118:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 11c:	ldr	x8, [x19, #136]
 120:	add	x1, x8, #0x58
 124:	cmp	x1, x20
 128:	b.ne	44 <_ZN4llvm2cl5alias4doneEv+0x44>  // b.any
 12c:	b	50 <_ZN4llvm2cl5alias4doneEv+0x50>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	cc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xcc>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	68 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x68>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	80 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x80>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	mov	x22, xzr
  58:	ldr	w8, [x21, #8]
  5c:	cmp	x22, x8
  60:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
  64:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  68:	cbz	w20, bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  6c:	ldr	x1, [x21]
  70:	ldr	x0, [x19]
  74:	lsl	x2, x20, #3
  78:	bl	0 <memmove>
  7c:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  80:	cbz	w22, e0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xe0>
  84:	ldr	x1, [x21]
  88:	ldr	x0, [x19]
  8c:	lsl	x2, x22, #3
  90:	bl	0 <memmove>
  94:	ldr	w8, [x21, #8]
  98:	cmp	x22, x8
  9c:	b.eq	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>  // b.none
  a0:	ldr	x9, [x21]
  a4:	ldr	x10, [x19]
  a8:	add	x1, x9, x22, lsl #3
  ac:	add	x8, x9, x8, lsl #3
  b0:	add	x0, x10, x22, lsl #3
  b4:	sub	x2, x8, x1
  b8:	bl	0 <memcpy>
  bc:	ldr	w8, [x19, #12]
  c0:	cmp	w8, w20
  c4:	b.cc	f4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xf4>  // b.lo, b.ul, b.last
  c8:	str	w20, [x19, #8]
  cc:	mov	x0, x19
  d0:	ldp	x20, x19, [sp, #32]
  d4:	ldp	x22, x21, [sp, #16]
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret
  e0:	mov	x22, xzr
  e4:	ldr	w8, [x21, #8]
  e8:	cmp	x22, x8
  ec:	b.ne	a0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xa0>  // b.any
  f0:	b	bc <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xbc>
  f4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  f8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  fc:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 100:	add	x0, x0, #0x0
 104:	add	x1, x1, #0x0
 108:	add	x3, x3, #0x0
 10c:	mov	w2, #0x43                  	// #67
 110:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	x20, [x1]
  18:	add	x8, sp, #0x8
  1c:	add	x22, x8, #0x10
  20:	str	x22, [sp, #8]
  24:	cbz	x20, e4 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xe4>
  28:	mov	x19, x0
  2c:	mov	x0, x20
  30:	bl	0 <strlen>
  34:	mov	x21, x0
  38:	cmp	x0, #0x10
  3c:	stur	x0, [x29, #-8]
  40:	b.cc	68 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x68>  // b.lo, b.ul, b.last
  44:	add	x0, sp, #0x8
  48:	sub	x1, x29, #0x8
  4c:	mov	x2, xzr
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  54:	ldur	x8, [x29, #-8]
  58:	str	x0, [sp, #8]
  5c:	str	x8, [sp, #24]
  60:	cbnz	x21, 70 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x70>
  64:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  68:	mov	x0, x22
  6c:	cbz	x21, 90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  70:	cmp	x21, #0x1
  74:	b.ne	84 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x84>  // b.any
  78:	ldrb	w8, [x20]
  7c:	strb	w8, [x0]
  80:	b	90 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x90>
  84:	mov	x1, x20
  88:	mov	x2, x21
  8c:	bl	0 <memcpy>
  90:	ldur	x8, [x29, #-8]
  94:	ldr	x9, [sp, #8]
  98:	add	x0, x19, #0x88
  9c:	add	x1, sp, #0x8
  a0:	str	x8, [sp, #16]
  a4:	strb	wzr, [x9, x8]
  a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  ac:	mov	w8, #0x1                   	// #1
  b0:	add	x0, x19, #0xb0
  b4:	add	x1, sp, #0x8
  b8:	strb	w8, [x19, #208]
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  c0:	ldr	x0, [sp, #8]
  c4:	cmp	x0, x22
  c8:	b.eq	d0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0xd0>  // b.none
  cc:	bl	0 <_ZdlPv>
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldp	x29, x30, [sp, #48]
  dc:	add	sp, sp, #0x60
  e0:	ret
  e4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  e8:	add	x0, x0, #0x0
  ec:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x22, x5
  18:	mov	x23, x4
  1c:	mov	x24, x3
  20:	mov	x19, x2
  24:	mov	x20, x1
  28:	mov	x21, x0
  2c:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  30:	ldr	w8, [x21, #24]
  34:	cmp	w8, w0
  38:	b.ne	c4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xc4>  // b.any
  3c:	ldr	w8, [x21, #28]
  40:	ldr	w24, [x24]
  44:	cmp	w0, w8
  48:	b.cs	b0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xb0>  // b.hs, b.nlast
  4c:	adrp	x10, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x8, [x21, #16]
  54:	ldr	x10, [x10]
  58:	mov	w9, #0x30                  	// #48
  5c:	umaddl	x8, w0, w9, x8
  60:	mov	w9, #0x1                   	// #1
  64:	add	x10, x10, #0x10
  68:	stp	x20, x19, [x8]
  6c:	stp	x23, x22, [x8, #16]
  70:	str	w24, [x8, #40]
  74:	strb	w9, [x8, #44]
  78:	str	x10, [x8, #32]
  7c:	ldp	w8, w9, [x21, #24]
  80:	cmp	w8, w9
  84:	b.cs	e4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0xe4>  // b.hs, b.nlast
  88:	add	w8, w8, #0x1
  8c:	str	w8, [x21, #24]
  90:	ldr	x0, [x21, #8]
  94:	mov	x1, x20
  98:	mov	x2, x19
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  b0:	add	x0, x21, #0x10
  b4:	mov	x1, xzr
  b8:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  bc:	ldr	w0, [x21, #24]
  c0:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x4c>
  c4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  c8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  cc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  d0:	add	x0, x0, #0x0
  d4:	add	x1, x1, #0x0
  d8:	add	x3, x3, #0x0
  dc:	mov	w2, #0x355                 	// #853
  e0:	bl	0 <__assert_fail>
  e4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  e8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  ec:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  f0:	add	x0, x0, #0x0
  f4:	add	x1, x1, #0x0
  f8:	add	x3, x3, #0x0
  fc:	mov	w2, #0x43                  	// #67
 100:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_handle_llvm.cpp>:
       0:	sub	sp, sp, #0x170
       4:	str	d10, [sp, #240]
       8:	stp	d9, d8, [sp, #256]
       c:	stp	x29, x30, [sp, #272]
      10:	stp	x28, x27, [sp, #288]
      14:	stp	x26, x25, [sp, #304]
      18:	stp	x24, x23, [sp, #320]
      1c:	stp	x22, x21, [sp, #336]
      20:	stp	x20, x19, [sp, #352]
      24:	add	x29, sp, #0xf0
      28:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      2c:	add	x20, x20, #0x0
      30:	adrp	x15, 0 <_ZN4llvm2cl15GeneralCategoryE>
      34:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      38:	adrp	x12, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
      3c:	adrp	x13, 0 <_ZTVN4llvm2cl6parserIbEE>
      40:	ldr	x15, [x15]
      44:	ldr	x11, [x11]
      48:	ldr	x12, [x12]
      4c:	ldr	x13, [x13]
      50:	ldrh	w9, [x20, #154]
      54:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      58:	ldr	d8, [x8]
      5c:	movi	v0.2d, #0x0
      60:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      64:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      68:	add	x22, x20, #0x90
      6c:	mov	x10, x20
      70:	add	x8, x20, #0x110
      74:	and	w9, w9, #0x8000
      78:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      7c:	movi	v9.2s, #0x1
      80:	mov	w14, #0x1                   	// #1
      84:	add	x21, x21, #0x0
      88:	add	x19, x19, #0x0
      8c:	strh	wzr, [x20, #152]
      90:	stur	q0, [x20, #156]
      94:	stur	q0, [x20, #172]
      98:	stur	q0, [x20, #188]
      9c:	str	wzr, [x20, #204]
      a0:	strh	w9, [x20, #154]
      a4:	add	x11, x11, #0x10
      a8:	str	x15, [x10, #224]!
      ac:	stp	xzr, x8, [x20, #232]
      b0:	str	x8, [x20, #248]
      b4:	add	x8, x12, #0x10
      b8:	add	x9, x13, #0x10
      bc:	add	x1, x1, #0x0
      c0:	mov	w2, #0xc                   	// #12
      c4:	mov	x0, x22
      c8:	mov	x24, x15
      cc:	str	x10, [x20, #208]
      d0:	str	d8, [x20, #256]
      d4:	str	wzr, [x20, #264]
      d8:	str	d9, [x20, #216]
      dc:	strb	wzr, [x20, #280]
      e0:	str	x11, [x20, #288]
      e4:	mov	x28, x11
      e8:	strb	w14, [x22, #153]
      ec:	strb	wzr, [x20, #296]
      f0:	str	x8, [x20, #144]
      f4:	mov	x26, x8
      f8:	str	x9, [x20, #304]
      fc:	mov	x27, x9
     100:	str	x9, [sp, #24]
     104:	stp	x19, x21, [x20, #328]
     108:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     10c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     110:	add	x8, x8, #0x0
     114:	mov	w9, #0x48                  	// #72
     118:	mov	x0, x22
     11c:	stp	x8, x9, [x20, #176]
     120:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     124:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     128:	adrp	x25, 0 <__dso_handle>
     12c:	add	x23, x23, #0x0
     130:	add	x25, x25, #0x0
     134:	mov	x0, x23
     138:	mov	x1, x22
     13c:	mov	x2, x25
     140:	bl	0 <__cxa_atexit>
     144:	strh	wzr, [x20, #352]
     148:	add	x22, x20, #0x158
     14c:	ldrh	w8, [x22, #10]
     150:	movi	v0.2d, #0x0
     154:	stur	q0, [x22, #12]
     158:	stur	q0, [x22, #28]
     15c:	and	w8, w8, #0x8000
     160:	strh	w8, [x22, #10]
     164:	add	x8, x20, #0x1a8
     168:	stur	q0, [x22, #44]
     16c:	str	wzr, [x22, #60]
     170:	str	x8, [x20, #408]
     174:	add	x8, x20, #0x1d8
     178:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     17c:	stp	x8, x8, [x20, #440]
     180:	mov	w8, #0x1                   	// #1
     184:	add	x1, x1, #0x0
     188:	mov	w2, #0x1d                  	// #29
     18c:	mov	x0, x22
     190:	str	d8, [x20, #456]
     194:	str	wzr, [x20, #464]
     198:	stp	x24, xzr, [x20, #424]
     19c:	str	d9, [x20, #416]
     1a0:	strb	wzr, [x20, #480]
     1a4:	str	x28, [x20, #488]
     1a8:	strb	w8, [x22, #153]
     1ac:	strb	wzr, [x20, #496]
     1b0:	str	x26, [x20, #344]
     1b4:	str	x27, [x20, #504]
     1b8:	str	x21, [x20, #536]
     1bc:	str	x19, [x20, #528]
     1c0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     1c4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1c8:	add	x8, x8, #0x0
     1cc:	mov	w9, #0x5d                  	// #93
     1d0:	mov	x0, x22
     1d4:	stp	x8, x9, [x20, #376]
     1d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     1dc:	mov	x0, x23
     1e0:	mov	x1, x22
     1e4:	mov	x2, x25
     1e8:	bl	0 <__cxa_atexit>
     1ec:	strh	wzr, [x20, #552]
     1f0:	add	x22, x20, #0x220
     1f4:	ldrh	w8, [x22, #10]
     1f8:	movi	v0.2d, #0x0
     1fc:	stur	q0, [x22, #12]
     200:	stur	q0, [x22, #28]
     204:	and	w8, w8, #0x8000
     208:	strh	w8, [x22, #10]
     20c:	add	x8, x20, #0x270
     210:	stur	q0, [x22, #44]
     214:	str	wzr, [x22, #60]
     218:	str	x8, [x20, #608]
     21c:	add	x8, x20, #0x2a0
     220:	str	x8, [x20, #640]
     224:	str	x8, [x20, #648]
     228:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     22c:	ldr	x8, [x8]
     230:	mov	w19, #0x1                   	// #1
     234:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     238:	add	x1, x1, #0x0
     23c:	add	x8, x8, #0x10
     240:	str	x8, [x20, #688]
     244:	adrp	x8, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
     248:	ldr	x8, [x8]
     24c:	str	xzr, [x20, #632]
     250:	str	d8, [x20, #656]
     254:	str	wzr, [x20, #664]
     258:	add	x8, x8, #0x10
     25c:	str	x24, [x20, #624]
     260:	str	d9, [x20, #616]
     264:	str	wzr, [x20, #680]
     268:	strb	w19, [x22, #156]
     26c:	str	x8, [x20, #544]
     270:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
     274:	ldr	x8, [x8]
     278:	mov	w2, #0xd                   	// #13
     27c:	mov	x0, x22
     280:	mov	x27, x24
     284:	add	x8, x8, #0x10
     288:	str	x8, [x20, #704]
     28c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     290:	add	x8, x8, #0x0
     294:	str	x8, [x20, #736]
     298:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     29c:	add	x8, x8, #0x0
     2a0:	str	wzr, [x20, #696]
     2a4:	str	x8, [x20, #728]
     2a8:	mov	w24, #0xd                   	// #13
     2ac:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     2b0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2b4:	add	x8, x8, #0x0
     2b8:	mov	x0, x22
     2bc:	str	x24, [x20, #584]
     2c0:	str	wzr, [x20, #680]
     2c4:	str	x8, [x20, #576]
     2c8:	strb	w19, [x22, #156]
     2cc:	mov	w19, #0x1                   	// #1
     2d0:	str	wzr, [x20, #696]
     2d4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     2d8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2dc:	add	x0, x0, #0x0
     2e0:	mov	x1, x22
     2e4:	mov	x2, x25
     2e8:	bl	0 <__cxa_atexit>
     2ec:	strh	wzr, [x20, #752]
     2f0:	add	x22, x20, #0x2e8
     2f4:	ldrh	w8, [x22, #10]
     2f8:	movi	v0.2d, #0x0
     2fc:	stur	q0, [x22, #12]
     300:	stur	q0, [x22, #28]
     304:	and	w8, w8, #0x8000
     308:	strh	w8, [x22, #10]
     30c:	add	x8, x20, #0x338
     310:	stur	q0, [x22, #44]
     314:	str	wzr, [x22, #60]
     318:	mov	x23, x28
     31c:	str	x28, [x20, #888]
     320:	ldr	x28, [sp, #24]
     324:	str	x8, [x20, #808]
     328:	add	x8, x20, #0x368
     32c:	str	xzr, [x20, #832]
     330:	str	x8, [x20, #840]
     334:	str	x8, [x20, #848]
     338:	str	d8, [x20, #856]
     33c:	str	wzr, [x20, #864]
     340:	str	x27, [x20, #824]
     344:	str	d9, [x20, #816]
     348:	strb	wzr, [x20, #880]
     34c:	strb	w19, [x22, #153]
     350:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     354:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     358:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     35c:	add	x21, x21, #0x0
     360:	add	x19, x19, #0x0
     364:	add	x1, x1, #0x0
     368:	mov	w2, #0xd                   	// #13
     36c:	mov	x0, x22
     370:	strb	wzr, [x20, #896]
     374:	str	x26, [x20, #744]
     378:	str	x28, [x20, #904]
     37c:	str	x21, [x20, #936]
     380:	str	x19, [x20, #928]
     384:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     388:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     38c:	add	x8, x8, #0x0
     390:	mov	w9, #0x39                  	// #57
     394:	mov	x0, x22
     398:	str	x8, [x20, #776]
     39c:	str	x9, [x20, #784]
     3a0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     3a4:	adrp	x24, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3a8:	add	x24, x24, #0x0
     3ac:	mov	x0, x24
     3b0:	mov	x1, x22
     3b4:	mov	x2, x25
     3b8:	bl	0 <__cxa_atexit>
     3bc:	strh	wzr, [x20, #952]
     3c0:	add	x22, x20, #0x3b0
     3c4:	ldrh	w8, [x22, #10]
     3c8:	movi	v0.2d, #0x0
     3cc:	stur	q0, [x22, #12]
     3d0:	stur	q0, [x22, #28]
     3d4:	and	w8, w8, #0x8000
     3d8:	strh	w8, [x22, #10]
     3dc:	add	x8, x20, #0x400
     3e0:	stur	q0, [x22, #44]
     3e4:	str	wzr, [x22, #60]
     3e8:	str	x8, [x20, #1008]
     3ec:	add	x8, x20, #0x430
     3f0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3f4:	str	x8, [x20, #1040]
     3f8:	str	x8, [x20, #1048]
     3fc:	mov	w8, #0x1                   	// #1
     400:	add	x1, x1, #0x0
     404:	mov	w2, #0xe                   	// #14
     408:	mov	x0, x22
     40c:	str	xzr, [x20, #1032]
     410:	str	d8, [x20, #1056]
     414:	str	wzr, [x20, #1064]
     418:	str	x27, [x20, #1024]
     41c:	str	d9, [x20, #1016]
     420:	strb	wzr, [x20, #1080]
     424:	str	x23, [x20, #1088]
     428:	strb	w8, [x22, #153]
     42c:	strb	wzr, [x20, #1096]
     430:	str	x26, [x20, #944]
     434:	mov	x27, x26
     438:	str	x28, [x20, #1104]
     43c:	str	x21, [x20, #1136]
     440:	str	x19, [x20, #1128]
     444:	mov	x26, x19
     448:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     44c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     450:	add	x8, x8, #0x0
     454:	mov	w9, #0x18                  	// #24
     458:	mov	x0, x22
     45c:	str	x8, [x20, #976]
     460:	str	x9, [x20, #984]
     464:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     468:	mov	x0, x24
     46c:	mov	x1, x22
     470:	mov	x2, x25
     474:	mov	x19, x24
     478:	bl	0 <__cxa_atexit>
     47c:	strh	wzr, [x20, #1152]
     480:	add	x22, x20, #0x478
     484:	ldrh	w8, [x22, #10]
     488:	movi	v0.2d, #0x0
     48c:	stur	q0, [x22, #12]
     490:	stur	q0, [x22, #28]
     494:	and	w8, w8, #0x8000
     498:	strh	w8, [x22, #10]
     49c:	add	x8, x20, #0x4c8
     4a0:	stur	q0, [x22, #44]
     4a4:	str	wzr, [x22, #60]
     4a8:	str	x8, [x20, #1208]
     4ac:	add	x8, x20, #0x4f8
     4b0:	str	xzr, [x20, #1232]
     4b4:	str	x8, [x20, #1240]
     4b8:	str	x8, [x20, #1248]
     4bc:	str	d8, [x20, #1256]
     4c0:	str	wzr, [x20, #1264]
     4c4:	adrp	x24, 0 <_ZN4llvm2cl15GeneralCategoryE>
     4c8:	ldr	x24, [x24]
     4cc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4d0:	mov	w8, #0x1                   	// #1
     4d4:	add	x1, x1, #0x0
     4d8:	mov	w2, #0x7                   	// #7
     4dc:	mov	x0, x22
     4e0:	str	x24, [x20, #1224]
     4e4:	str	d9, [x20, #1216]
     4e8:	strb	wzr, [x20, #1280]
     4ec:	str	x23, [x20, #1288]
     4f0:	strb	w8, [x22, #153]
     4f4:	strb	wzr, [x20, #1296]
     4f8:	str	x27, [x20, #1144]
     4fc:	str	x28, [x20, #1304]
     500:	str	x21, [x20, #1336]
     504:	str	x26, [x20, #1328]
     508:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     50c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     510:	add	x8, x8, #0x0
     514:	mov	w9, #0x15                  	// #21
     518:	mov	x0, x22
     51c:	str	x8, [x20, #1176]
     520:	str	x9, [x20, #1184]
     524:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     528:	mov	x0, x19
     52c:	mov	x1, x22
     530:	mov	x2, x25
     534:	bl	0 <__cxa_atexit>
     538:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     53c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     540:	add	x8, x8, #0x0
     544:	mov	w9, #0x13                  	// #19
     548:	add	x1, x1, #0x0
     54c:	add	x2, sp, #0x20
     550:	sub	x3, x29, #0x18
     554:	mov	x0, x20
     558:	stp	x8, x9, [sp, #32]
     55c:	stur	x22, [x29, #-24]
     560:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     564:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     568:	add	x0, x0, #0x0
     56c:	mov	x1, x20
     570:	mov	x2, x25
     574:	bl	0 <__cxa_atexit>
     578:	strh	wzr, [x20, #1352]
     57c:	add	x22, x20, #0x540
     580:	ldrh	w8, [x22, #10]
     584:	movi	v0.2d, #0x0
     588:	stur	q0, [x22, #12]
     58c:	stur	q0, [x22, #28]
     590:	and	w8, w8, #0x8000
     594:	strh	w8, [x22, #10]
     598:	add	x8, x20, #0x590
     59c:	stur	q0, [x22, #44]
     5a0:	str	wzr, [x22, #60]
     5a4:	str	x8, [x20, #1408]
     5a8:	add	x8, x20, #0x5c0
     5ac:	str	x8, [x20, #1440]
     5b0:	str	x8, [x20, #1448]
     5b4:	mov	w8, #0x1                   	// #1
     5b8:	str	xzr, [x20, #1432]
     5bc:	str	d8, [x20, #1456]
     5c0:	str	wzr, [x20, #1464]
     5c4:	str	x24, [x20, #1424]
     5c8:	str	d9, [x20, #1416]
     5cc:	strb	wzr, [x20, #1480]
     5d0:	str	x23, [x20, #1488]
     5d4:	strb	w8, [x22, #153]
     5d8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5dc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5e0:	add	x8, x8, #0x0
     5e4:	add	x1, x1, #0x0
     5e8:	mov	w2, #0x12                  	// #18
     5ec:	mov	x0, x22
     5f0:	mov	x21, x24
     5f4:	strb	wzr, [x20, #1496]
     5f8:	str	x27, [x20, #1344]
     5fc:	str	x28, [x20, #1504]
     600:	str	x8, [x20, #1536]
     604:	str	x26, [x20, #1528]
     608:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     60c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     610:	add	x8, x8, #0x0
     614:	mov	w9, #0x20                  	// #32
     618:	mov	x0, x22
     61c:	str	x8, [x20, #1376]
     620:	str	x9, [x20, #1384]
     624:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     628:	mov	x0, x19
     62c:	mov	x1, x22
     630:	mov	x2, x25
     634:	mov	x19, x25
     638:	bl	0 <__cxa_atexit>
     63c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     640:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     644:	add	x8, x8, #0x0
     648:	add	x20, x20, #0x0
     64c:	adrp	x13, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     650:	adrp	x14, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
     654:	adrp	x15, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
     658:	ldr	x13, [x13]
     65c:	ldr	x14, [x14]
     660:	ldr	x15, [x15]
     664:	str	x8, [sp, #32]
     668:	ldrh	w8, [x20, #234]
     66c:	adrp	x26, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     670:	adrp	x27, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     674:	add	x22, x20, #0xe0
     678:	movi	v0.2d, #0x0
     67c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     680:	add	x26, x26, #0x0
     684:	add	x27, x27, #0x0
     688:	stur	q0, [x20, #236]
     68c:	stur	q0, [x20, #252]
     690:	movi	v0.2d, #0x0
     694:	add	x9, x20, #0x130
     698:	add	x10, x20, #0x160
     69c:	add	x11, x20, #0x178
     6a0:	add	x12, x20, #0x1a0
     6a4:	and	w8, w8, #0x8000
     6a8:	add	x28, x13, #0x10
     6ac:	add	x24, x14, #0x10
     6b0:	add	x25, x15, #0x10
     6b4:	add	x1, x1, #0x0
     6b8:	mov	w2, #0xa                   	// #10
     6bc:	mov	x0, x22
     6c0:	strh	wzr, [x20, #232]
     6c4:	strh	w8, [x20, #234]
     6c8:	stur	q0, [x22, #44]
     6cc:	str	wzr, [x22, #60]
     6d0:	str	x9, [x20, #288]
     6d4:	stp	x10, x10, [x20, #320]
     6d8:	str	d8, [x20, #336]
     6dc:	str	wzr, [x20, #344]
     6e0:	stp	x21, xzr, [x20, #304]
     6e4:	str	d9, [x20, #296]
     6e8:	stp	x11, xzr, [x20, #360]
     6ec:	strb	wzr, [x20, #376]
     6f0:	stp	x12, xzr, [x20, #400]
     6f4:	strb	wzr, [x20, #416]
     6f8:	strb	wzr, [x20, #432]
     6fc:	str	x28, [x20, #392]
     700:	str	x24, [x20, #224]
     704:	str	x25, [x20, #440]
     708:	stp	x27, x26, [x20, #464]
     70c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     710:	ldrh	w8, [x20, #234]
     714:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     718:	add	x9, x9, #0x0
     71c:	mov	w10, #0x34                  	// #52
     720:	and	w8, w8, #0xffffffbf
     724:	orr	w8, w8, #0x20
     728:	add	x1, sp, #0x20
     72c:	mov	x0, x22
     730:	strh	w8, [x20, #234]
     734:	stp	x9, x10, [x20, #256]
     738:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     73c:	mov	x0, x22
     740:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     744:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     748:	add	x23, x23, #0x0
     74c:	mov	x0, x23
     750:	mov	x1, x22
     754:	mov	x2, x19
     758:	bl	0 <__cxa_atexit>
     75c:	strh	wzr, [x20, #488]
     760:	add	x22, x20, #0x1e0
     764:	ldrh	w8, [x22, #10]
     768:	movi	v0.2d, #0x0
     76c:	stur	q0, [x22, #12]
     770:	stur	q0, [x22, #28]
     774:	and	w8, w8, #0x8000
     778:	strh	w8, [x22, #10]
     77c:	add	x8, x20, #0x230
     780:	stur	q0, [x22, #44]
     784:	str	wzr, [x22, #60]
     788:	str	x8, [x20, #544]
     78c:	add	x8, x20, #0x260
     790:	str	x8, [x20, #576]
     794:	str	x8, [x20, #584]
     798:	add	x8, x20, #0x278
     79c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7a0:	str	x8, [x20, #616]
     7a4:	add	x8, x20, #0x2a0
     7a8:	add	x1, x1, #0x0
     7ac:	mov	w2, #0x5                   	// #5
     7b0:	mov	x0, x22
     7b4:	str	xzr, [x20, #568]
     7b8:	str	d8, [x20, #592]
     7bc:	str	wzr, [x20, #600]
     7c0:	str	x21, [x20, #560]
     7c4:	str	d9, [x20, #552]
     7c8:	str	xzr, [x20, #624]
     7cc:	strb	wzr, [x20, #632]
     7d0:	str	x8, [x20, #656]
     7d4:	str	xzr, [x20, #664]
     7d8:	strb	wzr, [x20, #672]
     7dc:	strb	wzr, [x20, #688]
     7e0:	str	x28, [x20, #648]
     7e4:	str	x24, [x20, #480]
     7e8:	str	x25, [x20, #696]
     7ec:	str	x26, [x20, #728]
     7f0:	str	x27, [x20, #720]
     7f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     7f8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7fc:	add	x8, x8, #0x0
     800:	mov	w9, #0x31                  	// #49
     804:	mov	x0, x22
     808:	str	x8, [x20, #512]
     80c:	str	x9, [x20, #520]
     810:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     814:	mov	x0, x23
     818:	mov	x1, x22
     81c:	mov	x2, x19
     820:	bl	0 <__cxa_atexit>
     824:	strh	wzr, [x20, #744]
     828:	add	x22, x20, #0x2e0
     82c:	ldrh	w8, [x22, #10]
     830:	movi	v0.2d, #0x0
     834:	stur	q0, [x22, #12]
     838:	stur	q0, [x22, #28]
     83c:	and	w8, w8, #0x8000
     840:	strh	w8, [x22, #10]
     844:	add	x8, x20, #0x330
     848:	stur	q0, [x22, #44]
     84c:	str	wzr, [x22, #60]
     850:	str	x8, [x20, #800]
     854:	add	x8, x20, #0x360
     858:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     85c:	str	x8, [x20, #832]
     860:	str	x8, [x20, #840]
     864:	add	x8, x20, #0x378
     868:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     86c:	add	x9, x9, #0x0
     870:	str	x8, [x20, #872]
     874:	add	x8, x20, #0x3a0
     878:	add	x1, x1, #0x0
     87c:	mov	w2, #0x4                   	// #4
     880:	mov	x0, x22
     884:	str	x9, [sp, #32]
     888:	str	xzr, [x20, #824]
     88c:	str	d8, [x20, #848]
     890:	str	wzr, [x20, #856]
     894:	str	x21, [x20, #816]
     898:	str	d9, [x20, #808]
     89c:	str	xzr, [x20, #880]
     8a0:	strb	wzr, [x20, #888]
     8a4:	str	x8, [x20, #912]
     8a8:	str	xzr, [x20, #920]
     8ac:	strb	wzr, [x20, #928]
     8b0:	strb	wzr, [x20, #944]
     8b4:	str	x28, [x20, #904]
     8b8:	str	x24, [x20, #736]
     8bc:	str	x25, [x20, #952]
     8c0:	str	x26, [x20, #984]
     8c4:	str	x27, [x20, #976]
     8c8:	mov	w28, #0x4                   	// #4
     8cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
     8d0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8d4:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8d8:	add	x8, x8, #0x0
     8dc:	mov	w9, #0x33                  	// #51
     8e0:	add	x10, x10, #0x0
     8e4:	mov	w11, #0x8                   	// #8
     8e8:	add	x1, sp, #0x20
     8ec:	mov	x0, x22
     8f0:	str	x8, [x20, #768]
     8f4:	str	x9, [x20, #776]
     8f8:	str	x10, [x20, #784]
     8fc:	str	x11, [x20, #792]
     900:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     904:	mov	x0, x22
     908:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
     90c:	mov	x0, x23
     910:	mov	x1, x22
     914:	mov	x2, x19
     918:	bl	0 <__cxa_atexit>
     91c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     920:	add	x8, x8, #0x0
     924:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     928:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     92c:	mov	w23, #0x1                   	// #1
     930:	add	x9, x9, #0x0
     934:	str	x8, [sp, #32]
     938:	mov	w8, #0x34                  	// #52
     93c:	mov	w22, #0xe                   	// #14
     940:	add	x1, x1, #0x0
     944:	add	x2, x29, #0x8
     948:	add	x3, sp, #0x20
     94c:	sub	x4, x29, #0x18
     950:	mov	x0, x20
     954:	str	w23, [x29, #8]
     958:	str	x8, [sp, #40]
     95c:	stp	x9, x22, [x29, #-24]
     960:	add	x21, sp, #0x20
     964:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     968:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     96c:	add	x0, x0, #0x0
     970:	mov	x1, x20
     974:	mov	x2, x19
     978:	bl	0 <__cxa_atexit>
     97c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     980:	ldr	d9, [x10]
     984:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     988:	add	x19, x21, #0x10
     98c:	add	x8, x8, #0x0
     990:	mov	w9, #0x17                  	// #23
     994:	add	x0, sp, #0x20
     998:	mov	w2, #0x6                   	// #6
     99c:	mov	w3, #0x28                  	// #40
     9a0:	mov	x1, x19
     9a4:	stp	x8, x9, [x29, #-24]
     9a8:	str	x19, [sp, #32]
     9ac:	str	d9, [sp, #40]
     9b0:	mov	w20, #0x6                   	// #6
     9b4:	mov	w21, #0x28                  	// #40
     9b8:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     9bc:	ldr	x8, [sp, #32]
     9c0:	ldr	w9, [sp, #40]
     9c4:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9c8:	add	x11, x11, #0x0
     9cc:	mov	w12, #0x14                  	// #20
     9d0:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9d4:	madd	x8, x9, x21, x8
     9d8:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9dc:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9e0:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9e4:	add	x17, x17, #0x0
     9e8:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9ec:	stp	x11, x12, [x8, #24]
     9f0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9f4:	add	x10, x10, #0x0
     9f8:	add	x13, x13, #0x0
     9fc:	mov	w14, #0x3                   	// #3
     a00:	add	x15, x15, #0x0
     a04:	mov	w16, #0x2c                  	// #44
     a08:	add	x9, x9, #0x0
     a0c:	mov	w0, #0x35                  	// #53
     a10:	add	x11, x11, #0x0
     a14:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a18:	stp	x17, x22, [x8, #80]
     a1c:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a20:	stp	x10, x20, [x8]
     a24:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a28:	add	x12, x12, #0x0
     a2c:	stp	x15, x16, [x8, #64]
     a30:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a34:	add	x17, x17, #0x0
     a38:	stp	x9, x0, [x8, #104]
     a3c:	mov	w9, #0x9                   	// #9
     a40:	stp	x13, x14, [x8, #40]
     a44:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a48:	str	x11, [x8, #144]
     a4c:	mov	w11, #0x39                  	// #57
     a50:	mov	w18, #0x2                   	// #2
     a54:	add	x10, x10, #0x0
     a58:	add	x15, x15, #0x0
     a5c:	mov	w16, #0x3d                  	// #61
     a60:	add	x13, x13, #0x0
     a64:	stp	x11, x12, [x8, #152]
     a68:	mov	w11, #0x1c                  	// #28
     a6c:	stp	x17, x9, [x8, #200]
     a70:	mov	w9, #0x5                   	// #5
     a74:	str	w23, [x8, #56]
     a78:	str	w18, [x8, #96]
     a7c:	str	w14, [x8, #136]
     a80:	str	wzr, [x8, #16]
     a84:	stp	x10, x28, [x8, #120]
     a88:	str	x28, [x8, #168]
     a8c:	str	w28, [x8, #176]
     a90:	stp	x15, x16, [x8, #184]
     a94:	str	w9, [x8, #216]
     a98:	stp	x13, x11, [x8, #224]
     a9c:	ldp	w8, w9, [sp, #40]
     aa0:	add	x8, x8, #0x6
     aa4:	cmp	x8, x9
     aa8:	b.hi	2920 <_GLOBAL__sub_I_handle_llvm.cpp+0x2920>  // b.pmore
     aac:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ab0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ab4:	add	x0, x0, #0x0
     ab8:	add	x1, x1, #0x0
     abc:	sub	x2, x29, #0x18
     ac0:	add	x3, sp, #0x20
     ac4:	str	w8, [sp, #40]
     ac8:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     acc:	ldr	x0, [sp, #32]
     ad0:	cmp	x0, x19
     ad4:	b.eq	adc <_GLOBAL__sub_I_handle_llvm.cpp+0xadc>  // b.none
     ad8:	bl	0 <free>
     adc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ae0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ae4:	adrp	x2, 0 <__dso_handle>
     ae8:	add	x0, x0, #0x0
     aec:	add	x1, x1, #0x0
     af0:	add	x2, x2, #0x0
     af4:	bl	0 <__cxa_atexit>
     af8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     afc:	add	x8, x8, #0x0
     b00:	mov	w9, #0x16                  	// #22
     b04:	stp	x8, x9, [x29, #-24]
     b08:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b0c:	add	x8, x8, #0x0
     b10:	mov	w9, #0x6                   	// #6
     b14:	stp	x8, x9, [sp, #88]
     b18:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b1c:	ldr	d0, [x8]
     b20:	sub	x10, x29, #0x1c
     b24:	add	x11, sp, #0x20
     b28:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b2c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b30:	str	x10, [x29, #8]
     b34:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b38:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b3c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b40:	add	x12, x12, #0x0
     b44:	mov	w13, #0x5                   	// #5
     b48:	add	x14, x14, #0x0
     b4c:	mov	w15, #0x12                  	// #18
     b50:	mov	w20, #0x1                   	// #1
     b54:	add	x10, x10, #0x0
     b58:	add	x19, x11, #0x10
     b5c:	mov	w8, #0x13                  	// #19
     b60:	add	x0, x0, #0x0
     b64:	add	x1, x1, #0x0
     b68:	sub	x2, x29, #0x18
     b6c:	add	x3, x29, #0x8
     b70:	add	x4, sp, #0x20
     b74:	stur	wzr, [x29, #-28]
     b78:	str	wzr, [sp, #64]
     b7c:	stp	x12, x13, [sp, #48]
     b80:	stp	x14, x15, [sp, #72]
     b84:	str	w20, [sp, #104]
     b88:	str	x19, [sp, #32]
     b8c:	stp	x10, x8, [sp, #112]
     b90:	str	d0, [sp, #40]
     b94:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b98:	ldr	x0, [sp, #32]
     b9c:	cmp	x0, x19
     ba0:	b.eq	ba8 <_GLOBAL__sub_I_handle_llvm.cpp+0xba8>  // b.none
     ba4:	bl	0 <free>
     ba8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bac:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bb0:	adrp	x2, 0 <__dso_handle>
     bb4:	add	x0, x0, #0x0
     bb8:	add	x1, x1, #0x0
     bbc:	add	x2, x2, #0x0
     bc0:	bl	0 <__cxa_atexit>
     bc4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bc8:	add	x8, x8, #0x0
     bcc:	mov	w21, #0x11                  	// #17
     bd0:	add	x0, sp, #0x20
     bd4:	mov	w2, #0x5                   	// #5
     bd8:	mov	w3, #0x28                  	// #40
     bdc:	mov	x1, x19
     be0:	str	x19, [sp, #32]
     be4:	stp	x8, x21, [x29, #-24]
     be8:	str	d9, [sp, #40]
     bec:	mov	w22, #0x5                   	// #5
     bf0:	mov	w23, #0x28                  	// #40
     bf4:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     bf8:	ldr	x8, [sp, #32]
     bfc:	ldr	w9, [sp, #40]
     c00:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c04:	add	x12, x12, #0x0
     c08:	mov	w13, #0xf                   	// #15
     c0c:	madd	x8, x9, x23, x8
     c10:	stp	x12, x13, [x8, #24]
     c14:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c18:	mov	w18, #0x6                   	// #6
     c1c:	mov	w9, #0x2                   	// #2
     c20:	add	x12, x12, #0x0
     c24:	mov	w13, #0x3                   	// #3
     c28:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c2c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c30:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c34:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c38:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c3c:	str	w9, [x8, #96]
     c40:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c44:	stp	x12, x18, [x8, #120]
     c48:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c4c:	str	w13, [x8, #136]
     c50:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c54:	add	x10, x10, #0x0
     c58:	mov	w11, #0x4                   	// #4
     c5c:	add	x14, x14, #0x0
     c60:	add	x15, x15, #0x0
     c64:	mov	w16, #0x10                  	// #16
     c68:	add	x17, x17, #0x0
     c6c:	add	x0, x0, #0x0
     c70:	add	x9, x9, #0x0
     c74:	add	x12, x12, #0x0
     c78:	add	x13, x13, #0x0
     c7c:	str	w20, [x8, #56]
     c80:	stp	x17, x18, [x8, #80]
     c84:	stp	x10, x11, [x8]
     c88:	str	wzr, [x8, #16]
     c8c:	stp	x14, x22, [x8, #40]
     c90:	stp	x15, x16, [x8, #64]
     c94:	stp	x0, x21, [x8, #104]
     c98:	stp	x9, x21, [x8, #144]
     c9c:	stp	x12, x22, [x8, #160]
     ca0:	str	w11, [x8, #176]
     ca4:	stp	x13, x16, [x8, #184]
     ca8:	ldp	w8, w9, [sp, #40]
     cac:	add	x8, x8, #0x5
     cb0:	cmp	x8, x9
     cb4:	b.hi	2920 <_GLOBAL__sub_I_handle_llvm.cpp+0x2920>  // b.pmore
     cb8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cbc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cc0:	add	x0, x0, #0x0
     cc4:	add	x1, x1, #0x0
     cc8:	sub	x2, x29, #0x18
     ccc:	add	x3, sp, #0x20
     cd0:	str	w8, [sp, #40]
     cd4:	add	x19, sp, #0x20
     cd8:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cdc:	ldr	x0, [sp, #32]
     ce0:	add	x19, x19, #0x10
     ce4:	cmp	x0, x19
     ce8:	b.eq	cf0 <_GLOBAL__sub_I_handle_llvm.cpp+0xcf0>  // b.none
     cec:	bl	0 <free>
     cf0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cf4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cf8:	adrp	x2, 0 <__dso_handle>
     cfc:	add	x0, x0, #0x0
     d00:	add	x1, x1, #0x0
     d04:	add	x2, x2, #0x0
     d08:	bl	0 <__cxa_atexit>
     d0c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d10:	add	x8, x8, #0x0
     d14:	mov	w9, #0xf                   	// #15
     d18:	sub	x10, x29, #0x1c
     d1c:	add	x0, sp, #0x20
     d20:	mov	w2, #0x6                   	// #6
     d24:	mov	w3, #0x28                  	// #40
     d28:	mov	x1, x19
     d2c:	stur	wzr, [x29, #-28]
     d30:	str	x19, [sp, #32]
     d34:	stp	x8, x9, [x29, #-24]
     d38:	str	x10, [x29, #8]
     d3c:	str	d9, [sp, #40]
     d40:	mov	w20, #0x28                  	// #40
     d44:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
     d48:	ldr	x8, [sp, #32]
     d4c:	ldr	w9, [sp, #40]
     d50:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d54:	adrp	x4, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d58:	add	x11, x11, #0x0
     d5c:	mov	w12, #0x20                  	// #32
     d60:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d64:	madd	x8, x9, x20, x8
     d68:	add	x4, x4, #0x0
     d6c:	mov	w10, #0x7                   	// #7
     d70:	add	x16, x16, #0x0
     d74:	mov	w17, #0x27                  	// #39
     d78:	adrp	x3, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d7c:	stp	x11, x12, [x8, #24]
     d80:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d84:	mov	w15, #0x1                   	// #1
     d88:	adrp	x2, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d8c:	add	x3, x3, #0x0
     d90:	stp	x4, x10, [x8]
     d94:	mov	w10, #0x3                   	// #3
     d98:	add	x11, x11, #0x0
     d9c:	mov	w12, #0x14                  	// #20
     da0:	stp	x16, x17, [x8, #64]
     da4:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     da8:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dac:	adrp	x18, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     db0:	add	x2, x2, #0x0
     db4:	mov	w9, #0x17                  	// #23
     db8:	str	w15, [x8, #56]
     dbc:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dc0:	add	x16, x16, #0x0
     dc4:	stp	x3, x10, [x8, #120]
     dc8:	str	w10, [x8, #136]
     dcc:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dd0:	stp	x11, x12, [x8, #144]
     dd4:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dd8:	add	x13, x13, #0x0
     ddc:	mov	w14, #0x5                   	// #5
     de0:	add	x18, x18, #0x0
     de4:	mov	w0, #0x4                   	// #4
     de8:	mov	w1, #0x2                   	// #2
     dec:	add	x15, x15, #0x0
     df0:	add	x10, x10, #0x0
     df4:	add	x11, x11, #0x0
     df8:	stp	x2, x9, [x8, #104]
     dfc:	stp	x16, x9, [x8, #184]
     e00:	mov	w9, #0x1e                  	// #30
     e04:	str	w1, [x8, #96]
     e08:	str	wzr, [x8, #16]
     e0c:	stp	x13, x14, [x8, #40]
     e10:	stp	x18, x0, [x8, #80]
     e14:	stp	x15, x14, [x8, #160]
     e18:	str	w0, [x8, #176]
     e1c:	stp	x10, x0, [x8, #200]
     e20:	str	w14, [x8, #216]
     e24:	stp	x11, x9, [x8, #224]
     e28:	ldp	w8, w9, [sp, #40]
     e2c:	add	x8, x8, #0x6
     e30:	cmp	x8, x9
     e34:	b.hi	2920 <_GLOBAL__sub_I_handle_llvm.cpp+0x2920>  // b.pmore
     e38:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e3c:	add	x19, x19, #0x0
     e40:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e44:	add	x1, x1, #0x0
     e48:	sub	x2, x29, #0x18
     e4c:	add	x3, x29, #0x8
     e50:	add	x4, sp, #0x20
     e54:	mov	x0, x19
     e58:	str	w8, [sp, #40]
     e5c:	add	x20, sp, #0x20
     e60:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e64:	ldr	x0, [sp, #32]
     e68:	add	x23, x20, #0x10
     e6c:	cmp	x0, x23
     e70:	b.eq	e78 <_GLOBAL__sub_I_handle_llvm.cpp+0xe78>  // b.none
     e74:	bl	0 <free>
     e78:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e7c:	adrp	x2, 0 <__dso_handle>
     e80:	add	x0, x0, #0x0
     e84:	add	x2, x2, #0x0
     e88:	mov	x1, x19
     e8c:	bl	0 <__cxa_atexit>
     e90:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e94:	add	x8, x8, #0x0
     e98:	mov	w9, #0x40                  	// #64
     e9c:	stp	x8, x9, [x29, #-24]
     ea0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ea4:	add	x8, x8, #0x0
     ea8:	mov	w9, #0x4                   	// #4
     eac:	stp	x8, x9, [sp, #128]
     eb0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     eb4:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     eb8:	ldr	d9, [x8]
     ebc:	add	x10, x10, #0x0
     ec0:	mov	w11, #0x3                   	// #3
     ec4:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ec8:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ecc:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ed0:	stp	x10, x11, [sp, #48]
     ed4:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ed8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     edc:	sub	x20, x29, #0x1c
     ee0:	add	x12, x12, #0x0
     ee4:	mov	w13, #0x1c                  	// #28
     ee8:	add	x14, x14, #0x0
     eec:	mov	w21, #0x1                   	// #1
     ef0:	add	x15, x15, #0x0
     ef4:	mov	w16, #0x20                  	// #32
     ef8:	mov	w22, #0x2                   	// #2
     efc:	add	x10, x10, #0x0
     f00:	mov	w8, #0x25                  	// #37
     f04:	add	x0, x19, #0x260
     f08:	add	x1, x1, #0x0
     f0c:	add	x2, x29, #0x8
     f10:	sub	x3, x29, #0x18
     f14:	add	x4, sp, #0x20
     f18:	stur	wzr, [x29, #-28]
     f1c:	str	x23, [sp, #32]
     f20:	str	wzr, [sp, #64]
     f24:	stp	x12, x13, [sp, #72]
     f28:	stp	x14, x11, [sp, #88]
     f2c:	stp	x15, x16, [sp, #112]
     f30:	str	x20, [x29, #8]
     f34:	str	w21, [sp, #104]
     f38:	str	w22, [sp, #144]
     f3c:	stp	x10, x8, [sp, #152]
     f40:	str	d9, [sp, #40]
     f44:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f48:	ldr	x0, [sp, #32]
     f4c:	cmp	x0, x23
     f50:	b.eq	f58 <_GLOBAL__sub_I_handle_llvm.cpp+0xf58>  // b.none
     f54:	bl	0 <free>
     f58:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f5c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f60:	add	x19, x19, #0x0
     f64:	adrp	x2, 0 <__dso_handle>
     f68:	add	x0, x0, #0x0
     f6c:	add	x2, x2, #0x0
     f70:	mov	x1, x19
     f74:	bl	0 <__cxa_atexit>
     f78:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f7c:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f80:	add	x8, x8, #0x0
     f84:	mov	w9, #0x2e                  	// #46
     f88:	add	x11, x11, #0x0
     f8c:	mov	w12, #0x3                   	// #3
     f90:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f94:	add	x10, sp, #0x20
     f98:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f9c:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fa0:	add	x17, x17, #0x0
     fa4:	stp	x8, x9, [x29, #-24]
     fa8:	mov	w8, #0x34                  	// #52
     fac:	stp	x11, x12, [sp, #48]
     fb0:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fb4:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fb8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fbc:	str	x20, [x29, #8]
     fc0:	add	x13, x13, #0x0
     fc4:	mov	w14, #0x21                  	// #33
     fc8:	add	x15, x15, #0x0
     fcc:	mov	w16, #0x8                   	// #8
     fd0:	add	x9, x9, #0x0
     fd4:	mov	w11, #0x4                   	// #4
     fd8:	add	x12, x12, #0x0
     fdc:	stp	x17, x8, [sp, #112]
     fe0:	mov	w8, #0x20                  	// #32
     fe4:	add	x20, x10, #0x10
     fe8:	add	x0, x19, #0x260
     fec:	add	x1, x1, #0x0
     ff0:	sub	x2, x29, #0x18
     ff4:	add	x3, x29, #0x8
     ff8:	add	x4, sp, #0x20
     ffc:	stur	w22, [x29, #-28]
    1000:	str	wzr, [sp, #64]
    1004:	str	w21, [sp, #104]
    1008:	str	w22, [sp, #144]
    100c:	stp	x13, x14, [sp, #72]
    1010:	stp	x15, x16, [sp, #88]
    1014:	stp	x9, x11, [sp, #128]
    1018:	stp	x12, x8, [sp, #152]
    101c:	str	x20, [sp, #32]
    1020:	str	d9, [sp, #40]
    1024:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1028:	ldr	x0, [sp, #32]
    102c:	str	x20, [sp, #24]
    1030:	cmp	x0, x20
    1034:	b.eq	103c <_GLOBAL__sub_I_handle_llvm.cpp+0x103c>  // b.none
    1038:	bl	0 <free>
    103c:	adrp	x25, 0 <__dso_handle>
    1040:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1044:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1048:	add	x25, x25, #0x0
    104c:	add	x0, x0, #0x0
    1050:	add	x1, x1, #0x0
    1054:	mov	x2, x25
    1058:	bl	0 <__cxa_atexit>
    105c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1060:	ldr	x8, [x8]
    1064:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1068:	add	x21, x21, #0x0
    106c:	movi	v0.2d, #0x0
    1070:	add	x27, x8, #0x10
    1074:	ldrh	w8, [x21, #10]
    1078:	strh	wzr, [x21, #8]
    107c:	stur	q0, [x21, #12]
    1080:	stur	q0, [x21, #28]
    1084:	and	w8, w8, #0x8000
    1088:	stur	q0, [x21, #44]
    108c:	str	wzr, [x21, #60]
    1090:	strh	w8, [x21, #10]
    1094:	adrp	x22, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1098:	ldr	x22, [x22]
    109c:	mov	x9, x21
    10a0:	add	x8, x21, #0x80
    10a4:	adrp	x24, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10a8:	str	x22, [x9, #80]!
    10ac:	stp	xzr, x8, [x21, #88]
    10b0:	str	x8, [x21, #104]
    10b4:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    10b8:	ldr	x8, [x8]
    10bc:	str	x9, [x21, #64]
    10c0:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10c8:	add	x28, x8, #0x10
    10cc:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    10d0:	ldr	x8, [x8]
    10d4:	movi	v10.2s, #0x1
    10d8:	mov	w10, #0x1                   	// #1
    10dc:	add	x24, x24, #0x0
    10e0:	add	x26, x8, #0x10
    10e4:	add	x20, x20, #0x0
    10e8:	add	x1, x1, #0x0
    10ec:	mov	w2, #0x15                  	// #21
    10f0:	mov	x0, x21
    10f4:	str	d8, [x21, #112]
    10f8:	str	wzr, [x21, #120]
    10fc:	str	d10, [x21, #72]
    1100:	strb	wzr, [x21, #136]
    1104:	str	x27, [x21, #144]
    1108:	strb	w10, [x21, #153]
    110c:	strb	wzr, [x21, #152]
    1110:	str	x28, [x21]
    1114:	str	x26, [x21, #160]
    1118:	stp	x20, x24, [x21, #184]
    111c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1120:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1124:	add	x8, x8, #0x0
    1128:	mov	w9, #0x33                  	// #51
    112c:	mov	w10, #0x100                 	// #256
    1130:	mov	x0, x21
    1134:	strb	wzr, [x21, #136]
    1138:	stp	x8, x9, [x21, #32]
    113c:	strh	w10, [x21, #152]
    1140:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1144:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1148:	add	x19, x19, #0x0
    114c:	mov	x0, x19
    1150:	mov	x1, x21
    1154:	mov	x2, x25
    1158:	bl	0 <__cxa_atexit>
    115c:	ldrh	w8, [x21, #210]
    1160:	add	x23, x21, #0xc8
    1164:	strh	wzr, [x21, #208]
    1168:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    116c:	and	w8, w8, #0x8000
    1170:	strh	w8, [x21, #210]
    1174:	add	x8, x21, #0x118
    1178:	str	wzr, [x23, #60]
    117c:	str	x8, [x21, #264]
    1180:	add	x8, x21, #0x148
    1184:	movi	v0.2d, #0x0
    1188:	stp	x8, x8, [x21, #296]
    118c:	mov	w8, #0x1                   	// #1
    1190:	add	x1, x1, #0x0
    1194:	mov	w2, #0x16                  	// #22
    1198:	mov	x0, x23
    119c:	stur	q0, [x21, #212]
    11a0:	stur	q0, [x21, #228]
    11a4:	stur	q0, [x21, #244]
    11a8:	str	d8, [x21, #312]
    11ac:	str	wzr, [x21, #320]
    11b0:	stp	x22, xzr, [x21, #280]
    11b4:	str	d10, [x21, #272]
    11b8:	strb	wzr, [x21, #336]
    11bc:	str	x27, [x21, #344]
    11c0:	strb	w8, [x23, #153]
    11c4:	strb	wzr, [x21, #352]
    11c8:	str	x28, [x21, #200]
    11cc:	str	x26, [x21, #360]
    11d0:	stp	x20, x24, [x21, #384]
    11d4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    11d8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    11dc:	add	x8, x8, #0x0
    11e0:	mov	w9, #0x32                  	// #50
    11e4:	stp	x8, x9, [x21, #232]
    11e8:	mov	w8, #0x100                 	// #256
    11ec:	mov	x0, x23
    11f0:	strb	wzr, [x21, #336]
    11f4:	strh	w8, [x21, #352]
    11f8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    11fc:	mov	x0, x19
    1200:	mov	x1, x23
    1204:	mov	x2, x25
    1208:	mov	x20, x19
    120c:	bl	0 <__cxa_atexit>
    1210:	strh	wzr, [x21, #408]
    1214:	add	x23, x21, #0x190
    1218:	ldrh	w8, [x23, #10]
    121c:	movi	v0.2d, #0x0
    1220:	stur	q0, [x23, #12]
    1224:	stur	q0, [x23, #28]
    1228:	and	w8, w8, #0x8000
    122c:	strh	w8, [x23, #10]
    1230:	add	x8, x21, #0x1e0
    1234:	stur	q0, [x23, #44]
    1238:	str	wzr, [x23, #60]
    123c:	str	x8, [x21, #464]
    1240:	add	x8, x21, #0x210
    1244:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1248:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    124c:	stp	x8, x8, [x21, #496]
    1250:	mov	w8, #0x1                   	// #1
    1254:	add	x19, x19, #0x0
    1258:	add	x1, x1, #0x0
    125c:	mov	w2, #0x16                  	// #22
    1260:	mov	x0, x23
    1264:	str	d8, [x21, #512]
    1268:	str	wzr, [x21, #520]
    126c:	stp	x22, xzr, [x21, #480]
    1270:	str	d10, [x21, #472]
    1274:	strb	wzr, [x21, #536]
    1278:	str	x27, [x21, #544]
    127c:	strb	w8, [x23, #153]
    1280:	strb	wzr, [x21, #552]
    1284:	str	x28, [x21, #400]
    1288:	str	x26, [x21, #560]
    128c:	str	x24, [x21, #592]
    1290:	mov	x25, x24
    1294:	str	x19, [x21, #584]
    1298:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    129c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12a0:	add	x8, x8, #0x0
    12a4:	mov	w9, #0x30                  	// #48
    12a8:	stp	x8, x9, [x21, #432]
    12ac:	mov	w8, #0x100                 	// #256
    12b0:	mov	x0, x23
    12b4:	strb	wzr, [x21, #536]
    12b8:	strh	w8, [x21, #552]
    12bc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    12c0:	adrp	x24, 0 <__dso_handle>
    12c4:	add	x24, x24, #0x0
    12c8:	mov	x0, x20
    12cc:	mov	x1, x23
    12d0:	mov	x2, x24
    12d4:	bl	0 <__cxa_atexit>
    12d8:	strh	wzr, [x21, #608]
    12dc:	add	x23, x21, #0x258
    12e0:	ldrh	w8, [x23, #10]
    12e4:	movi	v0.2d, #0x0
    12e8:	stur	q0, [x23, #12]
    12ec:	stur	q0, [x23, #28]
    12f0:	and	w8, w8, #0x8000
    12f4:	strh	w8, [x23, #10]
    12f8:	add	x8, x21, #0x2a8
    12fc:	stur	q0, [x23, #44]
    1300:	str	wzr, [x23, #60]
    1304:	str	x8, [x21, #664]
    1308:	add	x8, x21, #0x2d8
    130c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1310:	str	x8, [x21, #696]
    1314:	str	x8, [x21, #704]
    1318:	mov	w8, #0x1                   	// #1
    131c:	add	x1, x1, #0x0
    1320:	mov	w2, #0x1e                  	// #30
    1324:	mov	x0, x23
    1328:	str	xzr, [x21, #688]
    132c:	str	d8, [x21, #712]
    1330:	str	wzr, [x21, #720]
    1334:	str	x22, [x21, #680]
    1338:	str	d10, [x21, #672]
    133c:	strb	wzr, [x21, #736]
    1340:	str	x27, [x21, #744]
    1344:	strb	w8, [x23, #153]
    1348:	strb	wzr, [x21, #752]
    134c:	str	x28, [x21, #600]
    1350:	str	x26, [x21, #760]
    1354:	str	x25, [x21, #792]
    1358:	str	x19, [x21, #784]
    135c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1360:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1364:	add	x8, x8, #0x0
    1368:	mov	w9, #0x47                  	// #71
    136c:	str	x8, [x21, #632]
    1370:	mov	w8, #0x100                 	// #256
    1374:	mov	x0, x23
    1378:	strb	wzr, [x21, #736]
    137c:	str	x9, [x21, #640]
    1380:	strh	w8, [x21, #752]
    1384:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1388:	mov	x0, x20
    138c:	mov	x1, x23
    1390:	mov	x2, x24
    1394:	mov	x25, x24
    1398:	bl	0 <__cxa_atexit>
    139c:	strh	wzr, [x21, #808]
    13a0:	add	x23, x21, #0x320
    13a4:	ldrh	w8, [x23, #10]
    13a8:	movi	v0.2d, #0x0
    13ac:	stur	q0, [x23, #12]
    13b0:	stur	q0, [x23, #28]
    13b4:	and	w8, w8, #0x8000
    13b8:	strh	w8, [x23, #10]
    13bc:	add	x8, x21, #0x370
    13c0:	stur	q0, [x23, #44]
    13c4:	str	wzr, [x23, #60]
    13c8:	str	x8, [x21, #864]
    13cc:	add	x8, x21, #0x3a0
    13d0:	str	x8, [x21, #896]
    13d4:	str	x8, [x21, #904]
    13d8:	mov	w8, #0x1                   	// #1
    13dc:	str	xzr, [x21, #888]
    13e0:	str	d8, [x21, #912]
    13e4:	str	wzr, [x21, #920]
    13e8:	str	x22, [x21, #880]
    13ec:	str	d10, [x21, #872]
    13f0:	strb	wzr, [x21, #936]
    13f4:	str	x27, [x21, #944]
    13f8:	strb	w8, [x23, #153]
    13fc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1400:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1404:	add	x8, x8, #0x0
    1408:	add	x1, x1, #0x0
    140c:	mov	w2, #0x1a                  	// #26
    1410:	mov	x0, x23
    1414:	mov	x24, x27
    1418:	strb	wzr, [x21, #952]
    141c:	str	x28, [x21, #800]
    1420:	str	x26, [x21, #960]
    1424:	str	x8, [x21, #992]
    1428:	mov	w27, #0x100                 	// #256
    142c:	str	x19, [x21, #984]
    1430:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1434:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1438:	add	x8, x8, #0x0
    143c:	mov	w9, #0x46                  	// #70
    1440:	mov	x0, x23
    1444:	strb	wzr, [x21, #936]
    1448:	str	x8, [x21, #832]
    144c:	str	x9, [x21, #840]
    1450:	strh	w27, [x21, #952]
    1454:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1458:	mov	x0, x20
    145c:	mov	x1, x23
    1460:	mov	x2, x25
    1464:	mov	w23, #0x1                   	// #1
    1468:	bl	0 <__cxa_atexit>
    146c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1470:	add	x8, x8, #0x0
    1474:	mov	w9, #0x3e                  	// #62
    1478:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    147c:	add	x16, x16, #0x0
    1480:	stp	x8, x9, [x29, #-24]
    1484:	mov	w8, #0x43                  	// #67
    1488:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    148c:	mov	w15, #0xd                   	// #13
    1490:	add	x9, x9, #0x0
    1494:	stp	x16, x8, [sp, #112]
    1498:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    149c:	ldr	x19, [sp, #24]
    14a0:	add	x8, x8, #0x0
    14a4:	stp	x9, x15, [sp, #128]
    14a8:	mov	w9, #0x26                  	// #38
    14ac:	stp	x8, x9, [sp, #152]
    14b0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14b4:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14b8:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14bc:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14c0:	add	x8, x8, #0x0
    14c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14c8:	sub	x21, x29, #0x1c
    14cc:	add	x10, x10, #0x0
    14d0:	mov	w11, #0x4                   	// #4
    14d4:	add	x12, x12, #0x0
    14d8:	mov	w13, #0x19                  	// #25
    14dc:	add	x14, x14, #0x0
    14e0:	mov	w22, #0x2                   	// #2
    14e4:	add	x0, x8, #0x260
    14e8:	add	x1, x1, #0x0
    14ec:	sub	x2, x29, #0x18
    14f0:	add	x3, x29, #0x8
    14f4:	add	x4, sp, #0x20
    14f8:	stur	wzr, [x29, #-28]
    14fc:	str	x19, [sp, #32]
    1500:	str	wzr, [sp, #64]
    1504:	str	w23, [sp, #104]
    1508:	stp	x10, x11, [sp, #48]
    150c:	stp	x12, x13, [sp, #72]
    1510:	stp	x14, x15, [sp, #88]
    1514:	str	x21, [x29, #8]
    1518:	str	w22, [sp, #144]
    151c:	str	d9, [sp, #40]
    1520:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1524:	ldr	x0, [sp, #32]
    1528:	cmp	x0, x19
    152c:	b.eq	1534 <_GLOBAL__sub_I_handle_llvm.cpp+0x1534>  // b.none
    1530:	bl	0 <free>
    1534:	adrp	x19, 0 <__dso_handle>
    1538:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    153c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1540:	add	x19, x19, #0x0
    1544:	add	x0, x0, #0x0
    1548:	add	x1, x1, #0x0
    154c:	mov	x2, x19
    1550:	bl	0 <__cxa_atexit>
    1554:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1558:	add	x20, x20, #0x0
    155c:	ldrh	w8, [x20, #10]
    1560:	movi	v0.2d, #0x0
    1564:	strh	wzr, [x20, #8]
    1568:	stur	q0, [x20, #12]
    156c:	and	w8, w8, #0x8000
    1570:	stur	q0, [x20, #28]
    1574:	stur	q0, [x20, #44]
    1578:	str	wzr, [x20, #60]
    157c:	strh	w8, [x20, #10]
    1580:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1584:	ldr	x10, [x10]
    1588:	mov	x9, x20
    158c:	add	x8, x20, #0x80
    1590:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1594:	str	x10, [x9, #80]!
    1598:	stp	xzr, x8, [x20, #88]
    159c:	str	x8, [x20, #104]
    15a0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15a4:	add	x8, x8, #0x0
    15a8:	str	x8, [x20, #192]
    15ac:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15b0:	add	x8, x8, #0x0
    15b4:	add	x1, x1, #0x0
    15b8:	mov	w2, #0x26                  	// #38
    15bc:	mov	x0, x20
    15c0:	str	d8, [x20, #112]
    15c4:	str	wzr, [x20, #120]
    15c8:	str	d10, [x20, #72]
    15cc:	strb	wzr, [x20, #136]
    15d0:	str	x24, [x20, #144]
    15d4:	strb	w23, [x20, #153]
    15d8:	strb	wzr, [x20, #152]
    15dc:	str	x28, [x20]
    15e0:	str	x26, [x20, #160]
    15e4:	str	x9, [x20, #64]
    15e8:	str	x8, [x20, #184]
    15ec:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    15f0:	ldrh	w8, [x20, #10]
    15f4:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15f8:	add	x9, x9, #0x0
    15fc:	mov	w10, #0x3c                  	// #60
    1600:	and	w8, w8, #0xffffffbf
    1604:	orr	w8, w8, #0x20
    1608:	mov	x0, x20
    160c:	strb	wzr, [x20, #136]
    1610:	stp	x9, x10, [x20, #32]
    1614:	strh	w8, [x20, #10]
    1618:	strh	w27, [x20, #152]
    161c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1620:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1624:	add	x0, x0, #0x0
    1628:	mov	x1, x20
    162c:	mov	x2, x19
    1630:	bl	0 <__cxa_atexit>
    1634:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1638:	add	x8, x8, #0x0
    163c:	mov	w9, #0x15                  	// #21
    1640:	stp	x8, x9, [x29, #-24]
    1644:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1648:	mov	w11, #0x7                   	// #7
    164c:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1650:	add	x9, x9, #0x0
    1654:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1658:	add	x10, sp, #0x20
    165c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1660:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1664:	add	x16, x16, #0x0
    1668:	mov	w8, #0x27                  	// #39
    166c:	stp	x9, x11, [sp, #48]
    1670:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1674:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1678:	add	x19, x19, #0x0
    167c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1680:	add	x12, x12, #0x0
    1684:	mov	w13, #0x1d                  	// #29
    1688:	add	x14, x14, #0x0
    168c:	mov	w15, #0x4                   	// #4
    1690:	add	x9, x9, #0x0
    1694:	add	x11, x11, #0x0
    1698:	stp	x16, x8, [sp, #112]
    169c:	mov	w8, #0x22                  	// #34
    16a0:	add	x20, x10, #0x10
    16a4:	add	x1, x1, #0x0
    16a8:	sub	x2, x29, #0x18
    16ac:	add	x3, x29, #0x8
    16b0:	add	x4, sp, #0x20
    16b4:	mov	x0, x19
    16b8:	stur	wzr, [x29, #-28]
    16bc:	str	x21, [x29, #8]
    16c0:	str	wzr, [sp, #64]
    16c4:	str	w23, [sp, #104]
    16c8:	str	w22, [sp, #144]
    16cc:	stp	x12, x13, [sp, #72]
    16d0:	stp	x14, x15, [sp, #88]
    16d4:	stp	x9, x15, [sp, #128]
    16d8:	stp	x11, x8, [sp, #152]
    16dc:	str	x20, [sp, #32]
    16e0:	str	d9, [sp, #40]
    16e4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    16e8:	ldr	x0, [sp, #32]
    16ec:	cmp	x0, x20
    16f0:	b.eq	16f8 <_GLOBAL__sub_I_handle_llvm.cpp+0x16f8>  // b.none
    16f4:	bl	0 <free>
    16f8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    16fc:	adrp	x2, 0 <__dso_handle>
    1700:	add	x0, x0, #0x0
    1704:	add	x2, x2, #0x0
    1708:	mov	x1, x19
    170c:	bl	0 <__cxa_atexit>
    1710:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1714:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1718:	add	x8, x8, #0x0
    171c:	mov	w9, #0x2b                  	// #43
    1720:	add	x13, x13, #0x0
    1724:	mov	w1, #0x2                   	// #2
    1728:	sub	x0, x29, #0x1c
    172c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1730:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1734:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1738:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    173c:	stp	x8, x9, [x29, #-24]
    1740:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1744:	stp	x13, x1, [sp, #88]
    1748:	str	w1, [sp, #144]
    174c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1750:	mov	w21, #0x1                   	// #1
    1754:	add	x10, x10, #0x0
    1758:	mov	w17, #0x4                   	// #4
    175c:	add	x11, x11, #0x0
    1760:	mov	w12, #0x1f                  	// #31
    1764:	add	x14, x14, #0x0
    1768:	mov	w15, #0x1b                  	// #27
    176c:	add	x16, x16, #0x0
    1770:	mov	w18, #0x3                   	// #3
    1774:	add	x8, x8, #0x0
    1778:	mov	w9, #0x33                  	// #51
    177c:	str	x0, [x29, #8]
    1780:	add	x0, x19, #0x260
    1784:	add	x1, x1, #0x0
    1788:	sub	x2, x29, #0x18
    178c:	add	x3, x29, #0x8
    1790:	add	x4, sp, #0x20
    1794:	str	x20, [sp, #32]
    1798:	str	wzr, [sp, #64]
    179c:	stp	x11, x12, [sp, #72]
    17a0:	stp	x14, x15, [sp, #112]
    17a4:	stur	w21, [x29, #-28]
    17a8:	stp	x10, x17, [sp, #48]
    17ac:	str	w21, [sp, #104]
    17b0:	stp	x16, x18, [sp, #128]
    17b4:	stp	x8, x9, [sp, #152]
    17b8:	str	d9, [sp, #40]
    17bc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17c0:	ldr	x0, [sp, #32]
    17c4:	cmp	x0, x20
    17c8:	b.eq	17d0 <_GLOBAL__sub_I_handle_llvm.cpp+0x17d0>  // b.none
    17cc:	bl	0 <free>
    17d0:	adrp	x28, 0 <__dso_handle>
    17d4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17d8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17dc:	add	x28, x28, #0x0
    17e0:	add	x0, x0, #0x0
    17e4:	add	x1, x1, #0x0
    17e8:	mov	x2, x28
    17ec:	bl	0 <__cxa_atexit>
    17f0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17f4:	ldr	x8, [x8]
    17f8:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    17fc:	add	x22, x22, #0x0
    1800:	movi	v0.2d, #0x0
    1804:	add	x10, x8, #0x10
    1808:	ldrh	w8, [x22, #10]
    180c:	strh	wzr, [x22, #8]
    1810:	stur	q0, [x22, #12]
    1814:	stur	q0, [x22, #28]
    1818:	and	w8, w8, #0x8000
    181c:	stur	q0, [x22, #44]
    1820:	str	wzr, [x22, #60]
    1824:	strh	w8, [x22, #10]
    1828:	adrp	x25, 0 <_ZN4llvm2cl15GeneralCategoryE>
    182c:	ldr	x25, [x25]
    1830:	mov	x9, x22
    1834:	add	x8, x22, #0x80
    1838:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    183c:	str	x25, [x9, #80]!
    1840:	stp	xzr, x8, [x22, #88]
    1844:	str	x8, [x22, #104]
    1848:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    184c:	ldr	x8, [x8]
    1850:	str	x9, [x22, #64]
    1854:	movi	v10.2s, #0x1
    1858:	add	x1, x1, #0x0
    185c:	add	x26, x8, #0x10
    1860:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    1864:	ldr	x8, [x8]
    1868:	strb	w21, [x22, #153]
    186c:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1870:	add	x21, x21, #0x0
    1874:	str	x21, [x22, #192]
    1878:	mov	x24, x21
    187c:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1880:	add	x27, x8, #0x10
    1884:	add	x21, x21, #0x0
    1888:	mov	w2, #0x19                  	// #25
    188c:	mov	x0, x22
    1890:	str	d8, [x22, #112]
    1894:	str	wzr, [x22, #120]
    1898:	str	d10, [x22, #72]
    189c:	strb	wzr, [x22, #136]
    18a0:	str	x10, [x22, #144]
    18a4:	mov	x19, x10
    18a8:	strb	wzr, [x22, #152]
    18ac:	str	x26, [x22]
    18b0:	str	x27, [x22, #160]
    18b4:	str	x21, [x22, #184]
    18b8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    18bc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    18c0:	add	x8, x8, #0x0
    18c4:	mov	w9, #0x35                  	// #53
    18c8:	mov	w10, #0x100                 	// #256
    18cc:	mov	x0, x22
    18d0:	strb	wzr, [x22, #136]
    18d4:	stp	x8, x9, [x22, #32]
    18d8:	strh	w10, [x22, #152]
    18dc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    18e0:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    18e4:	add	x20, x20, #0x0
    18e8:	mov	x0, x20
    18ec:	mov	x1, x22
    18f0:	mov	x2, x28
    18f4:	bl	0 <__cxa_atexit>
    18f8:	ldrh	w8, [x22, #210]
    18fc:	add	x23, x22, #0xc8
    1900:	strh	wzr, [x22, #208]
    1904:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1908:	and	w8, w8, #0x8000
    190c:	strh	w8, [x22, #210]
    1910:	add	x8, x22, #0x118
    1914:	str	wzr, [x23, #60]
    1918:	str	x8, [x22, #264]
    191c:	add	x8, x22, #0x148
    1920:	movi	v0.2d, #0x0
    1924:	stp	x8, x8, [x22, #296]
    1928:	mov	w8, #0x1                   	// #1
    192c:	add	x1, x1, #0x0
    1930:	mov	w2, #0xb                   	// #11
    1934:	mov	x0, x23
    1938:	stur	q0, [x22, #212]
    193c:	stur	q0, [x22, #228]
    1940:	stur	q0, [x22, #244]
    1944:	str	d8, [x22, #312]
    1948:	str	wzr, [x22, #320]
    194c:	stp	x25, xzr, [x22, #280]
    1950:	str	d10, [x22, #272]
    1954:	strb	wzr, [x22, #336]
    1958:	str	x19, [x22, #344]
    195c:	strb	w8, [x23, #153]
    1960:	strb	wzr, [x22, #352]
    1964:	str	x26, [x22, #200]
    1968:	str	x27, [x22, #360]
    196c:	stp	x21, x24, [x22, #384]
    1970:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1974:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1978:	add	x8, x8, #0x0
    197c:	mov	w9, #0x40                  	// #64
    1980:	stp	x8, x9, [x22, #232]
    1984:	mov	w8, #0x100                 	// #256
    1988:	mov	x0, x23
    198c:	strb	wzr, [x22, #336]
    1990:	strh	w8, [x22, #352]
    1994:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1998:	mov	x0, x20
    199c:	mov	x1, x23
    19a0:	mov	x2, x28
    19a4:	bl	0 <__cxa_atexit>
    19a8:	strh	wzr, [x22, #408]
    19ac:	add	x23, x22, #0x190
    19b0:	ldrh	w8, [x23, #10]
    19b4:	movi	v0.2d, #0x0
    19b8:	stur	q0, [x23, #12]
    19bc:	stur	q0, [x23, #28]
    19c0:	and	w8, w8, #0x8000
    19c4:	strh	w8, [x23, #10]
    19c8:	add	x8, x22, #0x1e0
    19cc:	stur	q0, [x23, #44]
    19d0:	str	wzr, [x23, #60]
    19d4:	str	x8, [x22, #464]
    19d8:	add	x8, x22, #0x210
    19dc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    19e0:	stp	x8, x8, [x22, #496]
    19e4:	mov	w8, #0x1                   	// #1
    19e8:	add	x1, x1, #0x0
    19ec:	mov	w2, #0x12                  	// #18
    19f0:	mov	x0, x23
    19f4:	str	d8, [x22, #512]
    19f8:	str	wzr, [x22, #520]
    19fc:	stp	x25, xzr, [x22, #480]
    1a00:	str	d10, [x22, #472]
    1a04:	strb	wzr, [x22, #536]
    1a08:	str	x19, [x22, #544]
    1a0c:	strb	w8, [x23, #153]
    1a10:	strb	wzr, [x22, #552]
    1a14:	str	x26, [x22, #400]
    1a18:	str	x27, [x22, #560]
    1a1c:	str	x24, [x22, #592]
    1a20:	str	x21, [x22, #584]
    1a24:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1a28:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1a2c:	add	x8, x8, #0x0
    1a30:	mov	w9, #0x15                  	// #21
    1a34:	stp	x8, x9, [x22, #432]
    1a38:	mov	w8, #0x100                 	// #256
    1a3c:	mov	x0, x23
    1a40:	strb	wzr, [x22, #536]
    1a44:	strh	w8, [x22, #552]
    1a48:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1a4c:	mov	x0, x20
    1a50:	mov	x1, x23
    1a54:	mov	x2, x28
    1a58:	bl	0 <__cxa_atexit>
    1a5c:	strh	wzr, [x22, #608]
    1a60:	add	x23, x22, #0x258
    1a64:	ldrh	w8, [x23, #10]
    1a68:	movi	v0.2d, #0x0
    1a6c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1a70:	stur	q0, [x23, #12]
    1a74:	and	w8, w8, #0x8000
    1a78:	strh	w8, [x23, #10]
    1a7c:	add	x8, x22, #0x2a8
    1a80:	stur	q0, [x23, #28]
    1a84:	stur	q0, [x23, #44]
    1a88:	str	wzr, [x23, #60]
    1a8c:	str	x8, [x22, #664]
    1a90:	add	x8, x22, #0x2d8
    1a94:	mov	w28, #0x1                   	// #1
    1a98:	add	x1, x1, #0x0
    1a9c:	mov	w2, #0x15                  	// #21
    1aa0:	mov	x0, x23
    1aa4:	str	xzr, [x22, #688]
    1aa8:	str	x8, [x22, #696]
    1aac:	str	x8, [x22, #704]
    1ab0:	str	d8, [x22, #712]
    1ab4:	str	wzr, [x22, #720]
    1ab8:	str	x25, [x22, #680]
    1abc:	str	d10, [x22, #672]
    1ac0:	strb	wzr, [x22, #736]
    1ac4:	str	x19, [x22, #744]
    1ac8:	strb	w28, [x23, #153]
    1acc:	strb	wzr, [x22, #752]
    1ad0:	str	x26, [x22, #600]
    1ad4:	str	x27, [x22, #760]
    1ad8:	str	x24, [x22, #792]
    1adc:	str	x21, [x22, #784]
    1ae0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ae4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ae8:	add	x8, x8, #0x0
    1aec:	mov	w9, #0x1a                  	// #26
    1af0:	mov	w10, #0x101                 	// #257
    1af4:	mov	x0, x23
    1af8:	strb	w28, [x22, #736]
    1afc:	str	x8, [x22, #632]
    1b00:	str	x9, [x22, #640]
    1b04:	strh	w10, [x22, #752]
    1b08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b0c:	adrp	x21, 0 <__dso_handle>
    1b10:	add	x21, x21, #0x0
    1b14:	mov	x0, x20
    1b18:	mov	x1, x23
    1b1c:	mov	x2, x21
    1b20:	bl	0 <__cxa_atexit>
    1b24:	strh	wzr, [x22, #808]
    1b28:	add	x24, x22, #0x320
    1b2c:	ldrh	w9, [x24, #10]
    1b30:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b34:	adrp	x12, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    1b38:	ldr	x11, [x11]
    1b3c:	and	w9, w9, #0x8000
    1b40:	ldr	x12, [x12]
    1b44:	strh	w9, [x24, #10]
    1b48:	adrp	x9, 0 <_ZTVN4llvm2cl6parserIjEE>
    1b4c:	ldr	x9, [x9]
    1b50:	add	x8, x22, #0x370
    1b54:	add	x10, x22, #0x3a0
    1b58:	movi	v0.2d, #0x0
    1b5c:	stur	q0, [x24, #12]
    1b60:	stur	q0, [x24, #28]
    1b64:	stur	q0, [x24, #44]
    1b68:	str	wzr, [x24, #60]
    1b6c:	str	x8, [x22, #864]
    1b70:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b74:	str	x10, [x22, #896]
    1b78:	str	x10, [x22, #904]
    1b7c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b80:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1b84:	add	x8, x8, #0x0
    1b88:	add	x10, x10, #0x0
    1b8c:	add	x13, x11, #0x10
    1b90:	add	x11, x12, #0x10
    1b94:	add	x9, x9, #0x10
    1b98:	mov	w20, #0x1                   	// #1
    1b9c:	add	x1, x1, #0x0
    1ba0:	mov	w2, #0xf                   	// #15
    1ba4:	mov	x0, x24
    1ba8:	stp	x13, x11, [sp, #8]
    1bac:	str	x9, [sp, #24]
    1bb0:	str	xzr, [x22, #888]
    1bb4:	str	d8, [x22, #912]
    1bb8:	str	wzr, [x22, #920]
    1bbc:	str	x25, [x22, #880]
    1bc0:	str	d10, [x22, #872]
    1bc4:	str	wzr, [x22, #936]
    1bc8:	str	x13, [x22, #944]
    1bcc:	strb	w20, [x24, #156]
    1bd0:	str	wzr, [x22, #952]
    1bd4:	str	x11, [x22, #800]
    1bd8:	str	x9, [x22, #960]
    1bdc:	str	x8, [x22, #992]
    1be0:	str	x10, [x22, #984]
    1be4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1be8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1bec:	add	x8, x8, #0x0
    1bf0:	mov	w9, #0x20                  	// #32
    1bf4:	mov	x0, x24
    1bf8:	str	wzr, [x22, #936]
    1bfc:	str	x8, [x22, #832]
    1c00:	str	x9, [x22, #840]
    1c04:	strb	w20, [x24, #156]
    1c08:	mov	w20, #0x1                   	// #1
    1c0c:	str	wzr, [x22, #952]
    1c10:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c14:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c18:	add	x0, x0, #0x0
    1c1c:	mov	x1, x24
    1c20:	mov	x2, x21
    1c24:	bl	0 <__cxa_atexit>
    1c28:	strh	wzr, [x22, #1008]
    1c2c:	add	x24, x22, #0x3e8
    1c30:	ldrh	w8, [x24, #10]
    1c34:	movi	v0.2d, #0x0
    1c38:	stur	q0, [x24, #12]
    1c3c:	stur	q0, [x24, #28]
    1c40:	and	w8, w8, #0x8000
    1c44:	strh	w8, [x24, #10]
    1c48:	add	x8, x22, #0x438
    1c4c:	stur	q0, [x24, #44]
    1c50:	str	wzr, [x24, #60]
    1c54:	str	x8, [x22, #1064]
    1c58:	add	x8, x22, #0x468
    1c5c:	str	x8, [x22, #1096]
    1c60:	str	x8, [x22, #1104]
    1c64:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c68:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c6c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1c70:	add	x8, x8, #0x0
    1c74:	add	x23, x23, #0x0
    1c78:	add	x1, x1, #0x0
    1c7c:	mov	w2, #0xc                   	// #12
    1c80:	mov	x0, x24
    1c84:	str	xzr, [x22, #1088]
    1c88:	str	d8, [x22, #1112]
    1c8c:	str	wzr, [x22, #1120]
    1c90:	str	x25, [x22, #1080]
    1c94:	mov	x28, x25
    1c98:	str	d10, [x22, #1072]
    1c9c:	strb	wzr, [x22, #1136]
    1ca0:	mov	x25, x19
    1ca4:	str	x19, [x22, #1144]
    1ca8:	strb	w20, [x24, #153]
    1cac:	strb	wzr, [x22, #1152]
    1cb0:	str	x26, [x22, #1000]
    1cb4:	str	x27, [x22, #1160]
    1cb8:	str	x8, [x22, #1192]
    1cbc:	str	x23, [x22, #1184]
    1cc0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1cc4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1cc8:	add	x8, x8, #0x0
    1ccc:	mov	w9, #0x2e                  	// #46
    1cd0:	str	x8, [x22, #1032]
    1cd4:	mov	w8, #0x100                 	// #256
    1cd8:	mov	x0, x24
    1cdc:	strb	wzr, [x22, #1136]
    1ce0:	str	x9, [x22, #1040]
    1ce4:	strh	w8, [x22, #1152]
    1ce8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1cec:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1cf0:	add	x0, x0, #0x0
    1cf4:	mov	x1, x24
    1cf8:	mov	x2, x21
    1cfc:	bl	0 <__cxa_atexit>
    1d00:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d04:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d08:	add	x22, x22, #0x0
    1d0c:	add	x8, x8, #0x0
    1d10:	strh	wzr, [x22, #3200]
    1d14:	add	x24, x22, #0xc78
    1d18:	str	x8, [sp, #32]
    1d1c:	ldrh	w8, [x24, #10]
    1d20:	adrp	x9, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1d24:	adrp	x10, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1d28:	adrp	x11, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1d2c:	and	w8, w8, #0x8000
    1d30:	ldr	x9, [x9]
    1d34:	ldr	x10, [x10]
    1d38:	ldr	x11, [x11]
    1d3c:	strh	w8, [x24, #10]
    1d40:	add	x8, x22, #0xcc8
    1d44:	movi	v0.2d, #0x0
    1d48:	stur	q0, [x24, #12]
    1d4c:	stur	q0, [x24, #28]
    1d50:	stur	q0, [x24, #44]
    1d54:	str	wzr, [x24, #60]
    1d58:	str	x8, [x22, #3256]
    1d5c:	add	x8, x22, #0xcf8
    1d60:	str	x8, [x22, #3288]
    1d64:	str	x8, [x22, #3296]
    1d68:	add	x8, x22, #0xd10
    1d6c:	str	x8, [x22, #3328]
    1d70:	add	x8, x22, #0xd38
    1d74:	str	x8, [x22, #3368]
    1d78:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d7c:	add	x8, x8, #0x0
    1d80:	str	x8, [x22, #3440]
    1d84:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d88:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1d8c:	add	x9, x9, #0x10
    1d90:	add	x10, x10, #0x10
    1d94:	add	x11, x11, #0x10
    1d98:	add	x8, x8, #0x0
    1d9c:	add	x1, x1, #0x0
    1da0:	mov	w2, #0x9                   	// #9
    1da4:	mov	x0, x24
    1da8:	str	xzr, [x22, #3280]
    1dac:	str	d8, [x22, #3304]
    1db0:	str	wzr, [x22, #3312]
    1db4:	str	x28, [x22, #3272]
    1db8:	str	d10, [x22, #3264]
    1dbc:	str	xzr, [x22, #3336]
    1dc0:	strb	wzr, [x22, #3344]
    1dc4:	str	xzr, [x22, #3376]
    1dc8:	strb	wzr, [x22, #3384]
    1dcc:	strb	wzr, [x22, #3400]
    1dd0:	str	x9, [x22, #3360]
    1dd4:	str	x10, [x22, #3192]
    1dd8:	str	x11, [x22, #3408]
    1ddc:	str	x8, [x22, #3432]
    1de0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1de4:	ldrh	w8, [x24, #10]
    1de8:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1dec:	add	x9, x9, #0x0
    1df0:	mov	w10, #0x3b                  	// #59
    1df4:	and	w8, w8, #0xffffffbf
    1df8:	orr	w8, w8, #0x20
    1dfc:	add	x1, sp, #0x20
    1e00:	mov	x0, x24
    1e04:	strh	w8, [x24, #10]
    1e08:	str	x9, [x22, #3224]
    1e0c:	str	x10, [x22, #3232]
    1e10:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e14:	mov	x0, x24
    1e18:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e1c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e20:	add	x0, x0, #0x0
    1e24:	mov	x1, x24
    1e28:	mov	x2, x21
    1e2c:	mov	x20, x21
    1e30:	bl	0 <__cxa_atexit>
    1e34:	ldrh	w8, [x22, #10]
    1e38:	movi	v0.2d, #0x0
    1e3c:	mov	x9, x22
    1e40:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e44:	and	w8, w8, #0x8000
    1e48:	strh	w8, [x22, #10]
    1e4c:	add	x8, x22, #0x80
    1e50:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1e54:	strh	wzr, [x22, #8]
    1e58:	stur	q0, [x22, #12]
    1e5c:	stur	q0, [x22, #28]
    1e60:	stur	q0, [x22, #44]
    1e64:	str	wzr, [x22, #60]
    1e68:	str	x28, [x9, #80]!
    1e6c:	stp	xzr, x8, [x22, #88]
    1e70:	str	x8, [x22, #104]
    1e74:	mov	w8, #0x1                   	// #1
    1e78:	add	x21, x21, #0x0
    1e7c:	add	x1, x1, #0x0
    1e80:	mov	w2, #0x9                   	// #9
    1e84:	mov	x0, x22
    1e88:	str	d8, [x22, #112]
    1e8c:	str	wzr, [x22, #120]
    1e90:	str	d10, [x22, #72]
    1e94:	strb	wzr, [x22, #136]
    1e98:	str	x19, [x22, #144]
    1e9c:	strb	w8, [x22, #153]
    1ea0:	strb	wzr, [x22, #152]
    1ea4:	str	x26, [x22]
    1ea8:	str	x27, [x22, #160]
    1eac:	str	x9, [x22, #64]
    1eb0:	stp	x23, x21, [x22, #184]
    1eb4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1eb8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ebc:	add	x8, x8, #0x0
    1ec0:	mov	w9, #0x22                  	// #34
    1ec4:	mov	w19, #0x100                 	// #256
    1ec8:	mov	x0, x22
    1ecc:	strb	wzr, [x22, #136]
    1ed0:	stp	x8, x9, [x22, #32]
    1ed4:	strh	w19, [x22, #152]
    1ed8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1edc:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1ee0:	add	x28, x28, #0x0
    1ee4:	mov	x0, x28
    1ee8:	mov	x1, x22
    1eec:	mov	x2, x20
    1ef0:	bl	0 <__cxa_atexit>
    1ef4:	ldrh	w8, [x22, #210]
    1ef8:	add	x24, x22, #0xc8
    1efc:	strh	wzr, [x22, #208]
    1f00:	movi	v0.2d, #0x0
    1f04:	and	w8, w8, #0x8000
    1f08:	strh	w8, [x22, #210]
    1f0c:	add	x8, x22, #0x118
    1f10:	str	wzr, [x24, #60]
    1f14:	str	x8, [x22, #264]
    1f18:	add	x8, x22, #0x148
    1f1c:	stur	q0, [x22, #212]
    1f20:	stur	q0, [x22, #228]
    1f24:	stur	q0, [x22, #244]
    1f28:	stp	x8, x8, [x22, #296]
    1f2c:	str	d8, [x22, #312]
    1f30:	str	wzr, [x22, #320]
    1f34:	str	xzr, [x22, #288]
    1f38:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1f3c:	ldr	x8, [x8]
    1f40:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1f44:	add	x1, x1, #0x0
    1f48:	mov	w2, #0x15                  	// #21
    1f4c:	str	x8, [x22, #280]
    1f50:	mov	w8, #0x1                   	// #1
    1f54:	mov	x0, x24
    1f58:	str	d10, [x22, #272]
    1f5c:	strb	wzr, [x22, #336]
    1f60:	str	x25, [x22, #344]
    1f64:	strb	w8, [x24, #153]
    1f68:	strb	wzr, [x22, #352]
    1f6c:	str	x26, [x22, #200]
    1f70:	str	x27, [x22, #360]
    1f74:	stp	x23, x21, [x22, #384]
    1f78:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1f7c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1f80:	add	x8, x8, #0x0
    1f84:	mov	w9, #0x3e                  	// #62
    1f88:	mov	x0, x24
    1f8c:	strb	wzr, [x22, #336]
    1f90:	stp	x8, x9, [x22, #232]
    1f94:	strh	w19, [x22, #352]
    1f98:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f9c:	mov	x0, x28
    1fa0:	mov	x1, x24
    1fa4:	mov	x2, x20
    1fa8:	mov	x28, x20
    1fac:	bl	0 <__cxa_atexit>
    1fb0:	strh	wzr, [x22, #408]
    1fb4:	add	x24, x22, #0x190
    1fb8:	ldrh	w8, [x24, #10]
    1fbc:	movi	v0.2d, #0x0
    1fc0:	stur	q0, [x24, #12]
    1fc4:	stur	q0, [x24, #28]
    1fc8:	and	w8, w8, #0x8000
    1fcc:	strh	w8, [x24, #10]
    1fd0:	add	x8, x22, #0x1e0
    1fd4:	stur	q0, [x24, #44]
    1fd8:	str	wzr, [x24, #60]
    1fdc:	str	x8, [x22, #464]
    1fe0:	add	x8, x22, #0x210
    1fe4:	stp	x8, x8, [x22, #496]
    1fe8:	str	d8, [x22, #512]
    1fec:	str	wzr, [x22, #520]
    1ff0:	str	xzr, [x22, #488]
    1ff4:	adrp	x19, 0 <_ZN4llvm2cl15GeneralCategoryE>
    1ff8:	ldr	x19, [x19]
    1ffc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2000:	mov	w8, #0x1                   	// #1
    2004:	add	x1, x1, #0x0
    2008:	mov	w2, #0xd                   	// #13
    200c:	mov	x0, x24
    2010:	str	x19, [x22, #480]
    2014:	str	d10, [x22, #472]
    2018:	strb	wzr, [x22, #536]
    201c:	str	x25, [x22, #544]
    2020:	strb	w8, [x24, #153]
    2024:	strb	wzr, [x22, #552]
    2028:	str	x26, [x22, #400]
    202c:	mov	x20, x26
    2030:	str	x27, [x22, #560]
    2034:	mov	x26, x27
    2038:	str	x27, [sp]
    203c:	str	x21, [x22, #592]
    2040:	mov	x27, x21
    2044:	str	x23, [x22, #584]
    2048:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    204c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2050:	add	x8, x8, #0x0
    2054:	str	x8, [x22, #432]
    2058:	mov	w8, #0x20                  	// #32
    205c:	str	x8, [x22, #440]
    2060:	mov	w8, #0x100                 	// #256
    2064:	mov	x0, x24
    2068:	strb	wzr, [x22, #536]
    206c:	strh	w8, [x22, #552]
    2070:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2074:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2078:	add	x21, x21, #0x0
    207c:	mov	x0, x21
    2080:	mov	x1, x24
    2084:	mov	x2, x28
    2088:	bl	0 <__cxa_atexit>
    208c:	strh	wzr, [x22, #608]
    2090:	add	x24, x22, #0x258
    2094:	ldrh	w8, [x24, #10]
    2098:	movi	v0.2d, #0x0
    209c:	stur	q0, [x24, #12]
    20a0:	stur	q0, [x24, #28]
    20a4:	and	w8, w8, #0x8000
    20a8:	strh	w8, [x24, #10]
    20ac:	add	x8, x22, #0x2a8
    20b0:	stur	q0, [x24, #44]
    20b4:	str	wzr, [x24, #60]
    20b8:	str	x8, [x22, #664]
    20bc:	add	x8, x22, #0x2d8
    20c0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    20c4:	str	x8, [x22, #696]
    20c8:	str	x8, [x22, #704]
    20cc:	mov	w8, #0x1                   	// #1
    20d0:	add	x1, x1, #0x0
    20d4:	mov	w2, #0x11                  	// #17
    20d8:	mov	x0, x24
    20dc:	str	xzr, [x22, #688]
    20e0:	str	d8, [x22, #712]
    20e4:	str	wzr, [x22, #720]
    20e8:	str	x19, [x22, #680]
    20ec:	str	d10, [x22, #672]
    20f0:	strb	wzr, [x22, #736]
    20f4:	str	x25, [x22, #744]
    20f8:	strb	w8, [x24, #153]
    20fc:	mov	w28, #0x1                   	// #1
    2100:	strb	wzr, [x22, #752]
    2104:	str	x20, [x22, #600]
    2108:	str	x26, [x22, #760]
    210c:	str	x27, [x22, #792]
    2110:	str	x23, [x22, #784]
    2114:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2118:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    211c:	add	x8, x8, #0x0
    2120:	mov	w9, #0x25                  	// #37
    2124:	str	x8, [x22, #632]
    2128:	mov	w8, #0x100                 	// #256
    212c:	mov	x0, x24
    2130:	strb	wzr, [x22, #736]
    2134:	str	x9, [x22, #640]
    2138:	strh	w8, [x22, #752]
    213c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2140:	adrp	x26, 0 <__dso_handle>
    2144:	add	x26, x26, #0x0
    2148:	mov	x0, x21
    214c:	mov	x1, x24
    2150:	mov	x2, x26
    2154:	bl	0 <__cxa_atexit>
    2158:	strh	wzr, [x22, #808]
    215c:	add	x24, x22, #0x320
    2160:	ldrh	w8, [x24, #10]
    2164:	movi	v0.2d, #0x0
    2168:	stur	q0, [x24, #12]
    216c:	stur	q0, [x24, #28]
    2170:	and	w8, w8, #0x8000
    2174:	strh	w8, [x24, #10]
    2178:	add	x8, x22, #0x370
    217c:	stur	q0, [x24, #44]
    2180:	str	wzr, [x24, #60]
    2184:	str	x8, [x22, #864]
    2188:	add	x8, x22, #0x3a0
    218c:	str	x8, [x22, #896]
    2190:	str	x8, [x22, #904]
    2194:	ldr	x8, [sp, #8]
    2198:	str	xzr, [x22, #888]
    219c:	str	d8, [x22, #912]
    21a0:	str	wzr, [x22, #920]
    21a4:	str	x8, [x22, #944]
    21a8:	ldr	x8, [sp, #16]
    21ac:	str	x19, [x22, #880]
    21b0:	str	d10, [x22, #872]
    21b4:	str	wzr, [x22, #936]
    21b8:	strb	w28, [x24, #156]
    21bc:	str	x8, [x22, #800]
    21c0:	ldr	x8, [sp, #24]
    21c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21c8:	add	x1, x1, #0x0
    21cc:	mov	w2, #0x8                   	// #8
    21d0:	str	x8, [x22, #960]
    21d4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21d8:	add	x8, x8, #0x0
    21dc:	str	x8, [x22, #992]
    21e0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21e4:	add	x8, x8, #0x0
    21e8:	mov	x0, x24
    21ec:	str	wzr, [x22, #952]
    21f0:	str	x8, [x22, #984]
    21f4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    21f8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    21fc:	add	x8, x8, #0x0
    2200:	mov	w9, #0x21                  	// #33
    2204:	mov	x0, x24
    2208:	str	wzr, [x22, #936]
    220c:	str	x8, [x22, #832]
    2210:	str	x9, [x22, #840]
    2214:	strb	w28, [x24, #156]
    2218:	str	wzr, [x22, #952]
    221c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2220:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2224:	add	x0, x0, #0x0
    2228:	mov	x1, x24
    222c:	mov	x2, x26
    2230:	bl	0 <__cxa_atexit>
    2234:	strh	wzr, [x22, #1008]
    2238:	add	x23, x22, #0x3e8
    223c:	ldrh	w8, [x23, #10]
    2240:	ldr	x27, [sp]
    2244:	movi	v0.2d, #0x0
    2248:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    224c:	and	w8, w8, #0x8000
    2250:	strh	w8, [x23, #10]
    2254:	add	x8, x22, #0x438
    2258:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    225c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2260:	stur	q0, [x23, #12]
    2264:	stur	q0, [x23, #28]
    2268:	stur	q0, [x23, #44]
    226c:	str	wzr, [x23, #60]
    2270:	str	x8, [x22, #1064]
    2274:	add	x8, x22, #0x468
    2278:	str	x19, [x22, #1080]
    227c:	mov	w19, #0x1                   	// #1
    2280:	add	x28, x28, #0x0
    2284:	add	x21, x21, #0x0
    2288:	add	x1, x1, #0x0
    228c:	mov	w2, #0xc                   	// #12
    2290:	mov	x0, x23
    2294:	str	xzr, [x22, #1088]
    2298:	str	x8, [x22, #1096]
    229c:	str	x8, [x22, #1104]
    22a0:	str	d8, [x22, #1112]
    22a4:	str	wzr, [x22, #1120]
    22a8:	str	d10, [x22, #1072]
    22ac:	strb	wzr, [x22, #1136]
    22b0:	str	x25, [x22, #1144]
    22b4:	strb	w19, [x23, #153]
    22b8:	strb	wzr, [x22, #1152]
    22bc:	str	x20, [x22, #1000]
    22c0:	str	x27, [x22, #1160]
    22c4:	str	x28, [x22, #1192]
    22c8:	str	x21, [x22, #1184]
    22cc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    22d0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22d4:	add	x8, x8, #0x0
    22d8:	mov	w9, #0x16                  	// #22
    22dc:	str	x8, [x22, #1032]
    22e0:	mov	w8, #0x100                 	// #256
    22e4:	mov	x0, x23
    22e8:	strb	wzr, [x22, #1136]
    22ec:	str	x9, [x22, #1040]
    22f0:	strh	w8, [x22, #1152]
    22f4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    22f8:	adrp	x24, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    22fc:	add	x24, x24, #0x0
    2300:	mov	x0, x24
    2304:	mov	x1, x23
    2308:	mov	x2, x26
    230c:	bl	0 <__cxa_atexit>
    2310:	strh	wzr, [x22, #1208]
    2314:	add	x23, x22, #0x4b0
    2318:	ldrh	w8, [x23, #10]
    231c:	movi	v0.2d, #0x0
    2320:	stur	q0, [x23, #12]
    2324:	stur	q0, [x23, #28]
    2328:	and	w8, w8, #0x8000
    232c:	strh	w8, [x23, #10]
    2330:	add	x8, x22, #0x500
    2334:	stur	q0, [x23, #44]
    2338:	str	wzr, [x23, #60]
    233c:	str	x8, [x22, #1264]
    2340:	add	x8, x22, #0x530
    2344:	str	xzr, [x22, #1288]
    2348:	str	x8, [x22, #1296]
    234c:	str	x8, [x22, #1304]
    2350:	str	d8, [x22, #1312]
    2354:	str	wzr, [x22, #1320]
    2358:	adrp	x8, 0 <_ZN4llvm2cl15GeneralCategoryE>
    235c:	ldr	x8, [x8]
    2360:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2364:	add	x1, x1, #0x0
    2368:	mov	w2, #0x14                  	// #20
    236c:	mov	x0, x23
    2370:	str	x8, [x22, #1280]
    2374:	str	d10, [x22, #1272]
    2378:	strb	wzr, [x22, #1336]
    237c:	str	x25, [x22, #1344]
    2380:	strb	w19, [x23, #153]
    2384:	mov	w19, #0x1                   	// #1
    2388:	strb	wzr, [x22, #1352]
    238c:	str	x20, [x22, #1200]
    2390:	str	x27, [x22, #1360]
    2394:	str	x28, [x22, #1392]
    2398:	str	x21, [x22, #1384]
    239c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    23a0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23a4:	add	x8, x8, #0x0
    23a8:	mov	w9, #0x22                  	// #34
    23ac:	str	x8, [x22, #1232]
    23b0:	mov	w8, #0x101                 	// #257
    23b4:	mov	x0, x23
    23b8:	str	x9, [x22, #1240]
    23bc:	strb	w19, [x22, #1336]
    23c0:	strh	w8, [x22, #1352]
    23c4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    23c8:	mov	x0, x24
    23cc:	mov	x1, x23
    23d0:	mov	x2, x26
    23d4:	bl	0 <__cxa_atexit>
    23d8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23dc:	add	x8, x8, #0x0
    23e0:	mov	w9, #0x2a                  	// #42
    23e4:	sub	x10, x29, #0x1c
    23e8:	str	x10, [x29, #8]
    23ec:	add	x10, sp, #0x20
    23f0:	stp	x8, x9, [x29, #-24]
    23f4:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    23f8:	add	x20, x10, #0x10
    23fc:	mov	w10, #0x7                   	// #7
    2400:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2404:	add	x9, x9, #0x0
    2408:	mov	w15, #0xe                   	// #14
    240c:	add	x8, x8, #0x0
    2410:	stp	x9, x10, [sp, #48]
    2414:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2418:	add	x10, x10, #0x0
    241c:	stp	x8, x15, [sp, #152]
    2420:	mov	w8, #0x8                   	// #8
    2424:	mov	w11, #0x1                   	// #1
    2428:	mov	w14, #0x2                   	// #2
    242c:	mov	w16, #0x4                   	// #4
    2430:	stp	x10, x8, [sp, #192]
    2434:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2438:	stur	w11, [x29, #-28]
    243c:	str	w11, [sp, #64]
    2440:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2444:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2448:	str	w14, [sp, #104]
    244c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2450:	str	w16, [sp, #184]
    2454:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2458:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    245c:	add	x8, x8, #0x0
    2460:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2464:	mov	w18, #0x1                   	// #1
    2468:	add	x11, x11, #0x0
    246c:	mov	w12, #0x1b                  	// #27
    2470:	add	x13, x13, #0x0
    2474:	add	x14, x14, #0x0
    2478:	add	x16, x16, #0x0
    247c:	mov	w17, #0x3                   	// #3
    2480:	add	x9, x9, #0x0
    2484:	movi	v0.2s, #0x4
    2488:	add	x0, x8, #0x260
    248c:	add	x1, x1, #0x0
    2490:	sub	x2, x29, #0x18
    2494:	add	x3, x29, #0x8
    2498:	add	x4, sp, #0x20
    249c:	str	w17, [sp, #144]
    24a0:	stp	x11, x12, [sp, #72]
    24a4:	str	x20, [sp, #32]
    24a8:	stp	x13, x18, [sp, #88]
    24ac:	stp	x14, x15, [sp, #112]
    24b0:	stp	x16, x18, [sp, #128]
    24b4:	stp	x9, x17, [sp, #168]
    24b8:	str	d0, [sp, #40]
    24bc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24c0:	ldr	x0, [sp, #32]
    24c4:	cmp	x0, x20
    24c8:	b.eq	24d0 <_GLOBAL__sub_I_handle_llvm.cpp+0x24d0>  // b.none
    24cc:	bl	0 <free>
    24d0:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24d4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24d8:	add	x19, x19, #0x0
    24dc:	adrp	x2, 0 <__dso_handle>
    24e0:	add	x0, x0, #0x0
    24e4:	add	x2, x2, #0x0
    24e8:	mov	x1, x19
    24ec:	bl	0 <__cxa_atexit>
    24f0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    24f4:	add	x8, x8, #0x0
    24f8:	mov	w9, #0x29                  	// #41
    24fc:	stp	x8, x9, [x29, #-24]
    2500:	mov	w8, #0x2                   	// #2
    2504:	sub	x10, x29, #0x1c
    2508:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    250c:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2510:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2514:	str	w8, [sp, #104]
    2518:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    251c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2520:	add	x11, x11, #0x0
    2524:	mov	w12, #0x3                   	// #3
    2528:	mov	w21, #0x1                   	// #1
    252c:	add	x13, x13, #0x0
    2530:	mov	w14, #0x4                   	// #4
    2534:	str	x10, [x29, #8]
    2538:	add	x9, x9, #0x0
    253c:	add	x8, x8, #0x0
    2540:	mov	w10, #0x16                  	// #22
    2544:	add	x0, x19, #0x260
    2548:	add	x1, x1, #0x0
    254c:	sub	x2, x29, #0x18
    2550:	add	x3, x29, #0x8
    2554:	add	x4, sp, #0x20
    2558:	stur	wzr, [x29, #-28]
    255c:	str	x20, [sp, #32]
    2560:	stp	x13, x14, [sp, #88]
    2564:	stp	x13, x14, [sp, #112]
    2568:	stp	x11, x12, [sp, #48]
    256c:	str	w21, [sp, #64]
    2570:	stp	x11, x12, [sp, #72]
    2574:	stp	x9, x12, [sp, #128]
    2578:	str	w12, [sp, #144]
    257c:	stp	x8, x10, [sp, #152]
    2580:	str	d9, [sp, #40]
    2584:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2588:	ldr	x0, [sp, #32]
    258c:	cmp	x0, x20
    2590:	b.eq	2598 <_GLOBAL__sub_I_handle_llvm.cpp+0x2598>  // b.none
    2594:	bl	0 <free>
    2598:	adrp	x23, 0 <__dso_handle>
    259c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    25a0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    25a4:	add	x23, x23, #0x0
    25a8:	add	x0, x0, #0x0
    25ac:	add	x1, x1, #0x0
    25b0:	mov	x2, x23
    25b4:	bl	0 <__cxa_atexit>
    25b8:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    25bc:	add	x20, x20, #0x0
    25c0:	ldrh	w8, [x20, #10]
    25c4:	movi	v0.2d, #0x0
    25c8:	strh	wzr, [x20, #8]
    25cc:	stur	q0, [x20, #12]
    25d0:	and	w8, w8, #0x8000
    25d4:	stur	q0, [x20, #28]
    25d8:	stur	q0, [x20, #44]
    25dc:	str	wzr, [x20, #60]
    25e0:	strh	w8, [x20, #10]
    25e4:	adrp	x27, 0 <_ZN4llvm2cl15GeneralCategoryE>
    25e8:	ldr	x27, [x27]
    25ec:	mov	x9, x20
    25f0:	add	x8, x20, #0x80
    25f4:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    25f8:	str	x27, [x9, #80]!
    25fc:	stp	xzr, x8, [x20, #88]
    2600:	str	x8, [x20, #104]
    2604:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2608:	ldr	x8, [x8]
    260c:	adrp	x19, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2610:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2614:	movi	v9.2s, #0x1
    2618:	add	x24, x8, #0x10
    261c:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2620:	ldr	x8, [x8]
    2624:	add	x28, x28, #0x0
    2628:	add	x19, x19, #0x0
    262c:	add	x1, x1, #0x0
    2630:	add	x25, x8, #0x10
    2634:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
    2638:	ldr	x8, [x8]
    263c:	mov	w2, #0x12                  	// #18
    2640:	mov	x0, x20
    2644:	str	d8, [x20, #112]
    2648:	add	x26, x8, #0x10
    264c:	str	wzr, [x20, #120]
    2650:	str	d9, [x20, #72]
    2654:	strb	wzr, [x20, #136]
    2658:	str	x24, [x20, #144]
    265c:	strb	w21, [x20, #153]
    2660:	strb	wzr, [x20, #152]
    2664:	str	x25, [x20]
    2668:	str	x26, [x20, #160]
    266c:	str	x9, [x20, #64]
    2670:	stp	x19, x28, [x20, #184]
    2674:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2678:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    267c:	add	x8, x8, #0x0
    2680:	mov	w9, #0x2d                  	// #45
    2684:	mov	w10, #0x100                 	// #256
    2688:	mov	x0, x20
    268c:	strb	wzr, [x20, #136]
    2690:	stp	x8, x9, [x20, #32]
    2694:	strh	w10, [x20, #152]
    2698:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    269c:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    26a0:	add	x21, x21, #0x0
    26a4:	mov	x0, x21
    26a8:	mov	x1, x20
    26ac:	mov	x2, x23
    26b0:	mov	w28, #0x1                   	// #1
    26b4:	bl	0 <__cxa_atexit>
    26b8:	ldrh	w8, [x20, #210]
    26bc:	add	x22, x20, #0xc8
    26c0:	strh	wzr, [x20, #208]
    26c4:	movi	v0.2d, #0x0
    26c8:	and	w8, w8, #0x8000
    26cc:	strh	w8, [x20, #210]
    26d0:	add	x8, x20, #0x118
    26d4:	str	wzr, [x22, #60]
    26d8:	str	x8, [x20, #264]
    26dc:	add	x8, x20, #0x148
    26e0:	stur	q0, [x20, #212]
    26e4:	stur	q0, [x20, #228]
    26e8:	stur	q0, [x20, #244]
    26ec:	stp	x8, x8, [x20, #296]
    26f0:	str	d8, [x20, #312]
    26f4:	str	wzr, [x20, #320]
    26f8:	stp	x27, xzr, [x20, #280]
    26fc:	str	d9, [x20, #272]
    2700:	strb	wzr, [x20, #336]
    2704:	str	x24, [x20, #344]
    2708:	strb	w28, [x22, #153]
    270c:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2710:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2714:	add	x28, x28, #0x0
    2718:	add	x1, x1, #0x0
    271c:	mov	w2, #0x7                   	// #7
    2720:	mov	x0, x22
    2724:	strb	wzr, [x20, #352]
    2728:	str	x25, [x20, #200]
    272c:	str	x26, [x20, #360]
    2730:	stp	x19, x28, [x20, #384]
    2734:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    2738:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    273c:	add	x8, x8, #0x0
    2740:	mov	w9, #0x22                  	// #34
    2744:	stp	x8, x9, [x20, #232]
    2748:	mov	w8, #0x100                 	// #256
    274c:	mov	x0, x22
    2750:	strb	wzr, [x20, #336]
    2754:	strh	w8, [x20, #352]
    2758:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    275c:	mov	x0, x21
    2760:	mov	x1, x22
    2764:	mov	x2, x23
    2768:	bl	0 <__cxa_atexit>
    276c:	strh	wzr, [x20, #408]
    2770:	add	x22, x20, #0x190
    2774:	ldrh	w8, [x22, #10]
    2778:	movi	v0.2d, #0x0
    277c:	stur	q0, [x22, #12]
    2780:	stur	q0, [x22, #28]
    2784:	and	w8, w8, #0x8000
    2788:	strh	w8, [x22, #10]
    278c:	add	x8, x20, #0x1e0
    2790:	stur	q0, [x22, #44]
    2794:	str	wzr, [x22, #60]
    2798:	str	x8, [x20, #464]
    279c:	add	x8, x20, #0x210
    27a0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    27a4:	stp	x8, x8, [x20, #496]
    27a8:	mov	w8, #0x1                   	// #1
    27ac:	add	x1, x1, #0x0
    27b0:	mov	w2, #0x12                  	// #18
    27b4:	mov	x0, x22
    27b8:	str	d8, [x20, #512]
    27bc:	str	wzr, [x20, #520]
    27c0:	stp	x27, xzr, [x20, #480]
    27c4:	str	d9, [x20, #472]
    27c8:	strb	wzr, [x20, #536]
    27cc:	str	x24, [x20, #544]
    27d0:	strb	w8, [x22, #153]
    27d4:	strb	wzr, [x20, #552]
    27d8:	str	x25, [x20, #400]
    27dc:	str	x26, [x20, #560]
    27e0:	str	x28, [x20, #592]
    27e4:	str	x19, [x20, #584]
    27e8:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    27ec:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    27f0:	add	x8, x8, #0x0
    27f4:	mov	w9, #0x2e                  	// #46
    27f8:	stp	x8, x9, [x20, #432]
    27fc:	mov	w8, #0x100                 	// #256
    2800:	mov	x0, x22
    2804:	strb	wzr, [x20, #536]
    2808:	strh	w8, [x20, #552]
    280c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2810:	mov	x0, x21
    2814:	mov	x1, x22
    2818:	mov	x2, x23
    281c:	bl	0 <__cxa_atexit>
    2820:	strh	wzr, [x20, #608]
    2824:	add	x22, x20, #0x258
    2828:	ldrh	w8, [x22, #10]
    282c:	movi	v0.2d, #0x0
    2830:	stur	q0, [x22, #12]
    2834:	stur	q0, [x22, #28]
    2838:	and	w8, w8, #0x8000
    283c:	strh	w8, [x22, #10]
    2840:	add	x8, x20, #0x2a8
    2844:	stur	q0, [x22, #44]
    2848:	str	wzr, [x22, #60]
    284c:	str	x8, [x20, #664]
    2850:	add	x8, x20, #0x2d8
    2854:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2858:	str	x8, [x20, #696]
    285c:	str	x8, [x20, #704]
    2860:	mov	w8, #0x1                   	// #1
    2864:	add	x1, x1, #0x0
    2868:	mov	w2, #0x19                  	// #25
    286c:	mov	x0, x22
    2870:	str	xzr, [x20, #688]
    2874:	str	d8, [x20, #712]
    2878:	str	wzr, [x20, #720]
    287c:	str	x27, [x20, #680]
    2880:	str	d9, [x20, #672]
    2884:	strb	wzr, [x20, #736]
    2888:	str	x24, [x20, #744]
    288c:	strb	w8, [x22, #153]
    2890:	strb	wzr, [x20, #752]
    2894:	str	x25, [x20, #600]
    2898:	str	x26, [x20, #760]
    289c:	str	x28, [x20, #792]
    28a0:	str	x19, [x20, #784]
    28a4:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    28a8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    28ac:	add	x8, x8, #0x0
    28b0:	mov	w9, #0x22                  	// #34
    28b4:	str	x8, [x20, #632]
    28b8:	mov	w8, #0x100                 	// #256
    28bc:	mov	x0, x22
    28c0:	str	x9, [x20, #640]
    28c4:	strb	wzr, [x20, #736]
    28c8:	strh	w8, [x20, #752]
    28cc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    28d0:	mov	x0, x21
    28d4:	mov	x1, x22
    28d8:	mov	x2, x23
    28dc:	bl	0 <__cxa_atexit>
    28e0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    28e4:	add	x0, x0, #0x0
    28e8:	bl	0 <getenv>
    28ec:	cmn	x0, #0x1
    28f0:	b.ne	28f8 <_GLOBAL__sub_I_handle_llvm.cpp+0x28f8>  // b.any
    28f4:	bl	0 <LLVMLinkInMCJIT>
    28f8:	ldp	x20, x19, [sp, #352]
    28fc:	ldp	x22, x21, [sp, #336]
    2900:	ldp	x24, x23, [sp, #320]
    2904:	ldp	x26, x25, [sp, #304]
    2908:	ldp	x28, x27, [sp, #288]
    290c:	ldp	x29, x30, [sp, #272]
    2910:	ldp	d9, d8, [sp, #256]
    2914:	ldr	d10, [sp, #240]
    2918:	add	sp, sp, #0x170
    291c:	ret
    2920:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2924:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    2928:	adrp	x3, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    292c:	add	x0, x0, #0x0
    2930:	add	x1, x1, #0x0
    2934:	add	x3, x3, #0x0
    2938:	mov	w2, #0x43                  	// #67
    293c:	bl	0 <__assert_fail>
