

================================================================
== Vivado HLS Report for 'FNR'
================================================================
* Date:           Fri Jun 22 10:00:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        FNR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.70|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     170|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     120|
|Register             |        -|      -|      156|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      156|     290|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_104                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op50_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op60_write_state4    |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_328_p2                |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_234_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_2_fu_266_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |currPayloadOut_data_s_fu_334_p3   |  select  |      0|  0|  64|           1|          64|
    |sel_tmp_fu_314_p3                 |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp1_fu_322_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 170|          23|         144|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_p_s_phi_fu_154_p4  |   9|          2|    1|          2|
    |p_077_1_reg_161               |  15|          3|    1|          3|
    |p_s_reg_151                   |   9|          2|    1|          2|
    |stream_in_V_blk_n             |   9|          2|    1|          2|
    |stream_out_V_blk_n            |   9|          2|    1|          2|
    |stream_out_V_din              |  27|          5|   81|        405|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 120|         24|   88|        424|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |currPayloadOut_data_1_reg_411  |  64|   0|   64|          0|
    |currPayloadOut_data_s_reg_402  |  64|   0|   64|          0|
    |currPayloadOut_last_s_reg_416  |   1|   0|    1|          0|
    |last_V_1_reg_392               |   1|   0|    1|          0|
    |p_077_1_reg_161                |   1|   0|    1|          0|
    |p_s_reg_151                    |   1|   0|    1|          0|
    |reg_202                        |   8|   0|    8|          0|
    |reg_206                        |   8|   0|    8|          0|
    |tmp_2_reg_398                  |   1|   0|    1|          0|
    |tmp_3_reg_407                  |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 156|   0|  156|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |      FNR     | return value |
|ap_rst               |  in |    1| ap_ctrl_none |      FNR     | return value |
|stream_in_V_dout     |  in |  129|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_empty_n  |  in |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_read     | out |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_out_V_din     | out |   81|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_full_n  |  in |    1|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_write   | out |    1|    ap_fifo   | stream_out_V |    pointer   |
+---------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (p_s)
	4  / (!p_s)
4 --> 
	3  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.70ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %stream_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str28, [1 x i8]* @p_str29, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str31)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i129* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str20, i32 0, i32 0, [1 x i8]* @p_str21, [1 x i8]* @p_str22, [1 x i8]* @p_str23, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str25)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %stream_out_V), !map !117"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i129* %stream_in_V), !map !130"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @FNR_str) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/FNR.cpp:65]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %stream_out_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i129* %stream_in_V, [1 x i8]* @p_str1, [11 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp41 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i129 %tmp41 to i64" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%extraPayload_dest_V = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 64, i32 71)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currPayloadOut_keep_s = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 72, i32 79)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last_V_1 = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp41, i32 80)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_id_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp41, i32 81, i32 88)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp41, i32 93, i32 96)" [../HMPI/HLS_lib/FNR.cpp:94]
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%tmp_1 = icmp eq i4 %p_Result_s, 0" [../HMPI/HLS_lib/FNR.cpp:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i129.i32.i32(i129 %tmp41, i32 89, i32 92)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%loc_V_trunc = zext i4 %p_Result_1 to i8" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%p_Result_s_46 = call i64 @llvm.part.set.i64.i8(i64 %p_Val2_s, i8 %loc_V_trunc, i32 56, i32 63)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%tmp_2 = icmp eq i4 %p_Result_s, 1" [../HMPI/HLS_lib/FNR.cpp:97]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%loc_V_1_trunc = zext i8 %extraPayload_dest_V to i16" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:89]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i129.i32.i32(i129 %tmp41, i32 97, i32 112)" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i48 @_ssdm_op_BitConcatenate.i48.i16.i8.i8.i16(i16 %p_Result_2, i8 2, i8 %tmp_id_V_load_new, i16 %loc_V_1_trunc)" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = zext i48 %tmp to i56" [../HMPI/HLS_lib/FNR.cpp:103]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i60 @_ssdm_op_BitConcatenate.i60.i4.i56(i4 %p_Result_1, i56 %tmp_6)" [../HMPI/HLS_lib/FNR.cpp:95]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i60 %tmp_7 to i64" [../HMPI/HLS_lib/FNR.cpp:104]
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node currPayloadOut_data_s)   --->   "%sel_tmp = select i1 %tmp_1, i64 %p_Result_s_46, i64 %p_Val2_s" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_1, true" [../HMPI/HLS_lib/FNR.cpp:94]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_2, %sel_tmp1" [../HMPI/HLS_lib/FNR.cpp:97]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.45ns) (out node of the LUT)   --->   "%currPayloadOut_data_s = select i1 %sel_tmp2, i64 %p_Val2_s, i64 %sel_tmp" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %0, label %1" [../HMPI/HLS_lib/FNR.cpp:122]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_320 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %extraPayload_dest_V, i8 %currPayloadOut_keep_s, i1 %last_V_1, i64 %currPayloadOut_data_s)" [../HMPI/HLS_lib/FNR.cpp:127]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_320)" [../HMPI/HLS_lib/FNR.cpp:127]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %2"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i9.i64(i8 %extraPayload_dest_V, i9 -2, i64 %p_Result_4)" [../HMPI/HLS_lib/FNR.cpp:123]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_11)" [../HMPI/HLS_lib/FNR.cpp:123]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 0.83ns
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_210 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %extraPayload_dest_V, i8 %currPayloadOut_keep_s, i1 %last_V_1, i64 %currPayloadOut_data_s)" [../HMPI/HLS_lib/FNR.cpp:125]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_210)" [../HMPI/HLS_lib/FNR.cpp:125]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [../HMPI/HLS_lib/FNR.cpp:126]
ST_2 : Operation 45 [1/1] (0.83ns)   --->   "br label %3" [../HMPI/HLS_lib/FNR.cpp:131]

 <State 3> : 0.83ns
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_s = phi i1 [ %last_V_1, %2 ], [ %p_077_1, %._crit_edge481 ]"
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %p_s, label %6, label %4" [../HMPI/HLS_lib/FNR.cpp:131]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* %stream_in_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.83ns)   --->   "br i1 %tmp_3, label %5, label %._crit_edge481" [../HMPI/HLS_lib/FNR.cpp:133]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_4 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* %stream_in_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%currPayloadOut_data_1 = trunc i129 %tmp_4 to i64" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%currPayloadOut_dest_s = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp_4, i32 64, i32 71)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%currPayloadOut_keep_1 = call i8 @_ssdm_op_PartSelect.i8.i129.i32.i32(i129 %tmp_4, i32 72, i32 79)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%currPayloadOut_last_s = call i1 @_ssdm_op_BitSelect.i1.i129.i32(i129 %tmp_4, i32 80)" [../HMPI/HLS_lib/FNR.cpp:26->../HMPI/HLS_lib/FNR.cpp:134]
ST_3 : Operation 55 [1/1] (0.83ns)   --->   "br label %._crit_edge481" [../HMPI/HLS_lib/FNR.cpp:142]
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_077_1 = phi i1 [ %currPayloadOut_last_s, %5 ], [ false, %4 ]"

 <State 4> : 0.00ns
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [../HMPI/HLS_lib/FNR.cpp:131]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../HMPI/HLS_lib/FNR.cpp:132]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64(i8 %currPayloadOut_dest_s, i8 %currPayloadOut_keep_1, i1 %currPayloadOut_last_s, i64 %currPayloadOut_data_1)" [../HMPI/HLS_lib/FNR.cpp:140]
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i81P(i81* %stream_out_V, i81 %tmp_5)" [../HMPI/HLS_lib/FNR.cpp:140]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_8)" [../HMPI/HLS_lib/FNR.cpp:144]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [../HMPI/HLS_lib/FNR.cpp:144]

 <State 5> : 0.00ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [../HMPI/HLS_lib/FNR.cpp:146]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6            (specinterface  ) [ 000000]
StgValue_7            (specinterface  ) [ 000000]
StgValue_8            (specbitsmap    ) [ 000000]
StgValue_9            (specbitsmap    ) [ 000000]
StgValue_10           (spectopmodule  ) [ 000000]
StgValue_11           (specinterface  ) [ 000000]
StgValue_12           (specifcore     ) [ 000000]
StgValue_13           (specifcore     ) [ 000000]
tmp41                 (read           ) [ 000000]
p_Val2_s              (trunc          ) [ 000000]
extraPayload_dest_V   (partselect     ) [ 001000]
currPayloadOut_keep_s (partselect     ) [ 001000]
last_V_1              (bitselect      ) [ 001110]
tmp_id_V_load_new     (partselect     ) [ 000000]
p_Result_s            (partselect     ) [ 000000]
tmp_1                 (icmp           ) [ 000000]
p_Result_1            (partselect     ) [ 000000]
loc_V_trunc           (zext           ) [ 000000]
p_Result_s_46         (partset        ) [ 000000]
tmp_2                 (icmp           ) [ 011000]
loc_V_1_trunc         (zext           ) [ 000000]
p_Result_2            (partselect     ) [ 000000]
tmp                   (bitconcatenate ) [ 000000]
tmp_6                 (zext           ) [ 000000]
tmp_7                 (bitconcatenate ) [ 000000]
p_Result_4            (zext           ) [ 000000]
sel_tmp               (select         ) [ 000000]
sel_tmp1              (xor            ) [ 000000]
sel_tmp2              (and            ) [ 000000]
currPayloadOut_data_s (select         ) [ 001000]
StgValue_36           (br             ) [ 000000]
tmp_320               (bitconcatenate ) [ 000000]
StgValue_38           (write          ) [ 000000]
StgValue_39           (br             ) [ 000000]
tmp_11                (bitconcatenate ) [ 000000]
StgValue_41           (write          ) [ 000000]
tmp_210               (bitconcatenate ) [ 000000]
StgValue_43           (write          ) [ 000000]
StgValue_44           (br             ) [ 000000]
StgValue_45           (br             ) [ 001110]
p_s                   (phi            ) [ 000110]
StgValue_47           (br             ) [ 000000]
tmp_3                 (nbreadreq      ) [ 000110]
StgValue_49           (br             ) [ 000000]
tmp_4                 (read           ) [ 000000]
currPayloadOut_data_1 (trunc          ) [ 000110]
currPayloadOut_dest_s (partselect     ) [ 000110]
currPayloadOut_keep_1 (partselect     ) [ 000110]
currPayloadOut_last_s (bitselect      ) [ 000110]
StgValue_55           (br             ) [ 000000]
p_077_1               (phi            ) [ 001110]
tmp_8                 (specregionbegin) [ 000000]
StgValue_58           (specpipeline   ) [ 000000]
tmp_5                 (bitconcatenate ) [ 000000]
StgValue_60           (write          ) [ 000000]
empty                 (specregionend  ) [ 000000]
StgValue_62           (br             ) [ 001110]
StgValue_63           (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FNR_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i129P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i129.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i4.i56"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i8.i8.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i81P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i81.i8.i9.i64"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i129P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="129" slack="0"/>
<pin id="132" dir="0" index="1" bw="129" slack="0"/>
<pin id="133" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp41/1 tmp_4/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="81" slack="0"/>
<pin id="139" dir="0" index="2" bw="81" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_38/1 StgValue_41/1 StgValue_43/2 StgValue_60/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_3_nbreadreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="129" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_s_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_s_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="2"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_077_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_077_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_077_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_077_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="129" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="0" index="3" bw="8" slack="0"/>
<pin id="178" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="extraPayload_dest_V/1 currPayloadOut_dest_s/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="129" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currPayloadOut_keep_s/1 currPayloadOut_keep_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="129" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="last_V_1/1 currPayloadOut_last_s/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="1"/>
<pin id="204" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="extraPayload_dest_V currPayloadOut_dest_s "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="currPayloadOut_keep_s currPayloadOut_keep_1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="129" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_id_V_load_new_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="129" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="8" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_id_V_load_new/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Result_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="129" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="8" slack="0"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="129" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="8" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="loc_V_trunc_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V_trunc/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_s_46_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="0" index="4" bw="7" slack="0"/>
<pin id="260" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s_46/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="loc_V_1_trunc_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V_1_trunc/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="129" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="48" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="8" slack="0"/>
<pin id="291" dir="0" index="4" bw="8" slack="0"/>
<pin id="292" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="48" slack="0"/>
<pin id="300" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="60" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="0" index="2" bw="48" slack="0"/>
<pin id="306" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="60" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sel_tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="64" slack="0"/>
<pin id="318" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sel_tmp1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sel_tmp2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="currPayloadOut_data_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currPayloadOut_data_s/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_320_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="81" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="0" index="3" bw="1" slack="0"/>
<pin id="347" dir="0" index="4" bw="64" slack="0"/>
<pin id="348" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_320/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_11_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="81" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="2" slack="0"/>
<pin id="359" dir="0" index="3" bw="60" slack="0"/>
<pin id="360" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_210_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="81" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="1"/>
<pin id="369" dir="0" index="2" bw="8" slack="1"/>
<pin id="370" dir="0" index="3" bw="1" slack="1"/>
<pin id="371" dir="0" index="4" bw="64" slack="1"/>
<pin id="372" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_210/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="currPayloadOut_data_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="129" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currPayloadOut_data_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="81" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="1"/>
<pin id="384" dir="0" index="2" bw="8" slack="1"/>
<pin id="385" dir="0" index="3" bw="1" slack="1"/>
<pin id="386" dir="0" index="4" bw="64" slack="1"/>
<pin id="387" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="last_V_1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_V_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="currPayloadOut_data_s_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="1"/>
<pin id="404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currPayloadOut_data_s "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="currPayloadOut_data_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currPayloadOut_data_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="currPayloadOut_last_s_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currPayloadOut_last_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="110" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="116" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="118" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="160"><net_src comp="154" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="171"><net_src comp="120" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="130" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="130" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="130" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="205"><net_src comp="173" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="183" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="130" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="130" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="74" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="130" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="78" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="224" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="74" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="130" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="82" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="210" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="88" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="265"><net_src comp="90" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="270"><net_src comp="224" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="92" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="173" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="94" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="130" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="96" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="98" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="276" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="102" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="214" pin="4"/><net_sink comp="286" pin=3"/></net>

<net id="297"><net_src comp="272" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="301"><net_src comp="286" pin="5"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="104" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="240" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="234" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="254" pin="5"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="210" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="234" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="106" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="266" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="210" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="314" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="349"><net_src comp="108" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="173" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="183" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="193" pin="3"/><net_sink comp="342" pin=3"/></net>

<net id="353"><net_src comp="334" pin="3"/><net_sink comp="342" pin=4"/></net>

<net id="354"><net_src comp="342" pin="5"/><net_sink comp="136" pin=2"/></net>

<net id="361"><net_src comp="112" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="173" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="114" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="310" pin="1"/><net_sink comp="355" pin=3"/></net>

<net id="365"><net_src comp="355" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="373"><net_src comp="108" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="202" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="206" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="366" pin="5"/><net_sink comp="136" pin=2"/></net>

<net id="380"><net_src comp="130" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="108" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="202" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="206" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="381" pin="5"/><net_sink comp="136" pin=2"/></net>

<net id="395"><net_src comp="193" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="401"><net_src comp="266" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="334" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="410"><net_src comp="143" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="377" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="419"><net_src comp="193" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="381" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V | {1 2 4 }
 - Input state : 
	Port: FNR : stream_in_V | {1 3 }
  - Chain level:
	State 1
		tmp_1 : 1
		loc_V_trunc : 1
		p_Result_s_46 : 2
		tmp_2 : 1
		loc_V_1_trunc : 1
		tmp : 2
		tmp_6 : 3
		tmp_7 : 4
		p_Result_4 : 5
		sel_tmp : 3
		sel_tmp1 : 2
		sel_tmp2 : 2
		currPayloadOut_data_s : 4
		StgValue_36 : 2
		tmp_320 : 5
		StgValue_38 : 6
		tmp_11 : 6
		StgValue_41 : 7
	State 2
		StgValue_43 : 1
	State 3
		StgValue_47 : 1
		p_077_1 : 1
	State 4
		StgValue_60 : 1
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|  select  |        sel_tmp_fu_314        |    0    |    64   |
|          | currPayloadOut_data_s_fu_334 |    0    |    64   |
|----------|------------------------------|---------|---------|
|   icmp   |         tmp_1_fu_234         |    0    |    9    |
|          |         tmp_2_fu_266         |    0    |    9    |
|----------|------------------------------|---------|---------|
|    xor   |        sel_tmp1_fu_322       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |        sel_tmp2_fu_328       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_130       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_136       |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|    tmp_3_nbreadreq_fu_143    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_173          |    0    |    0    |
|          |          grp_fu_183          |    0    |    0    |
|partselect|   tmp_id_V_load_new_fu_214   |    0    |    0    |
|          |       p_Result_s_fu_224      |    0    |    0    |
|          |       p_Result_1_fu_240      |    0    |    0    |
|          |       p_Result_2_fu_276      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          grp_fu_193          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |        p_Val2_s_fu_210       |    0    |    0    |
|          | currPayloadOut_data_1_fu_377 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      loc_V_trunc_fu_250      |    0    |    0    |
|   zext   |     loc_V_1_trunc_fu_272     |    0    |    0    |
|          |         tmp_6_fu_298         |    0    |    0    |
|          |       p_Result_4_fu_310      |    0    |    0    |
|----------|------------------------------|---------|---------|
|  partset |     p_Result_s_46_fu_254     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_286          |    0    |    0    |
|          |         tmp_7_fu_302         |    0    |    0    |
|bitconcatenate|        tmp_320_fu_342        |    0    |    0    |
|          |         tmp_11_fu_355        |    0    |    0    |
|          |        tmp_210_fu_366        |    0    |    0    |
|          |         tmp_5_fu_381         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   150   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|currPayloadOut_data_1_reg_411|   64   |
|currPayloadOut_data_s_reg_402|   64   |
|currPayloadOut_last_s_reg_416|    1   |
|       last_V_1_reg_392      |    1   |
|       p_077_1_reg_161       |    1   |
|         p_s_reg_151         |    1   |
|           reg_202           |    8   |
|           reg_206           |    8   |
|        tmp_2_reg_398        |    1   |
|        tmp_3_reg_407        |    1   |
+-----------------------------+--------+
|            Total            |   150  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_136 |  p2  |   4  |  81  |   324  ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   324  ||  1.002  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   150  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   21   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   150  |   171  |
+-----------+--------+--------+--------+
