Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 13 02:27:14 2021
| Host         : LAPTOP-PE3V4VON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file voicepong_timing_summary_routed.rpt -pb voicepong_timing_summary_routed.pb -rpx voicepong_timing_summary_routed.rpx -warn_on_violation
| Design       : voicepong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 116 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ctr27_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: ctr27_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ctr27_reg[22]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.194        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.194        0.000                      0                   27        0.252        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 ctr27_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.223ns (31.912%)  route 2.609ns (68.088%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ctr27_reg[20]/Q
                         net (fo=1, routed)           0.891     6.436    p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.532 r  p_0_in_BUFG_inst/O
                         net (fo=42, routed)          1.718     8.250    p_0_in_BUFG
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     8.921 r  ctr27_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.921    ctr27_reg[20]_i_1_n_5
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[22]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.115    ctr27_reg[22]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 ctr27_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.100ns (29.654%)  route 2.609ns (70.346%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ctr27_reg[20]/Q
                         net (fo=1, routed)           0.891     6.436    p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.532 r  p_0_in_BUFG_inst/O
                         net (fo=42, routed)          1.718     8.250    p_0_in_BUFG
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.798 r  ctr27_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.798    ctr27_reg[20]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[21]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.115    ctr27_reg[21]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.494ns  (required time - arrival time)
  Source:                 ctr27_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.923ns (26.129%)  route 2.609ns (73.871%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.567     5.088    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  ctr27_reg[20]/Q
                         net (fo=1, routed)           0.891     6.436    p_0_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.532 r  p_0_in_BUFG_inst/O
                         net (fo=42, routed)          1.718     8.250    p_0_in_BUFG
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.621 r  ctr27_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.621    ctr27_reg[20]_i_1_n_7
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  ctr27_reg[20]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.115    ctr27_reg[20]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.494    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  ctr27_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    ctr27_reg[12]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.374 r  ctr27_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.374    ctr27_reg[16]_i_1_n_6
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[17]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  ctr27_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    ctr27_reg[12]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.353 r  ctr27_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.353    ctr27_reg[16]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[19]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.811ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  ctr27_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    ctr27_reg[12]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.279 r  ctr27_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.279    ctr27_reg[16]_i_1_n_5
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[18]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.811    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  ctr27_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    ctr27_reg[12]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.263 r  ctr27_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.263    ctr27_reg[16]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[16]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[16]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.260 r  ctr27_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.260    ctr27_reg[12]_i_1_n_6
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[13]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.239 r  ctr27_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.239    ctr27_reg[12]_i_1_n_4
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[15]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 ctr27_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.566     5.087    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctr27_reg[1]/Q
                         net (fo=1, routed)           0.480     6.024    ctr27_reg_n_0_[1]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.698 r  ctr27_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    ctr27_reg[0]_i_1_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  ctr27_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    ctr27_reg[4]_i_1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  ctr27_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    ctr27_reg[8]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.165 r  ctr27_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.165    ctr27_reg[12]_i_1_n_5
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.448    14.789    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.062    15.090    ctr27_reg[14]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  7.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctr27_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    ctr27_reg_n_0_[15]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  ctr27_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    ctr27_reg[12]_i_1_n_4
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    ctr27_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr27_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctr27_reg[19]/Q
                         net (fo=1, routed)           0.108     1.696    ctr27_reg_n_0_[19]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  ctr27_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    ctr27_reg[16]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[19]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    ctr27_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr27_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ctr27_reg[11]/Q
                         net (fo=1, routed)           0.108     1.695    ctr27_reg_n_0_[11]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  ctr27_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    ctr27_reg[8]_i_1_n_4
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    ctr27_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr27_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ctr27_reg[3]/Q
                         net (fo=1, routed)           0.108     1.695    ctr27_reg_n_0_[3]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  ctr27_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    ctr27_reg[0]_i_1_n_4
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  ctr27_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    ctr27_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr27_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ctr27_reg[7]/Q
                         net (fo=1, routed)           0.108     1.695    ctr27_reg_n_0_[7]
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  ctr27_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    ctr27_reg[4]_i_1_n_4
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    ctr27_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr27_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctr27_reg[12]/Q
                         net (fo=1, routed)           0.105     1.693    ctr27_reg_n_0_[12]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  ctr27_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    ctr27_reg[12]_i_1_n_7
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    ctr27_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr27_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctr27_reg[16]/Q
                         net (fo=1, routed)           0.105     1.693    ctr27_reg_n_0_[16]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  ctr27_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    ctr27_reg[16]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  ctr27_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    ctr27_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr27_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ctr27_reg[4]/Q
                         net (fo=1, routed)           0.105     1.692    ctr27_reg_n_0_[4]
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  ctr27_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    ctr27_reg[4]_i_1_n_7
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  ctr27_reg[4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    ctr27_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr27_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ctr27_reg[8]/Q
                         net (fo=1, routed)           0.105     1.692    ctr27_reg_n_0_[8]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  ctr27_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    ctr27_reg[8]_i_1_n_7
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.833     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  ctr27_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    ctr27_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr27_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr27_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctr27_reg[14]/Q
                         net (fo=1, routed)           0.109     1.698    ctr27_reg_n_0_[14]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  ctr27_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    ctr27_reg[12]_i_1_n_5
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.961    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  ctr27_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    ctr27_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y47   ctr27_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y48   ctr27_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y48   ctr27_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y48   ctr27_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y48   ctr27_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y44   ctr27_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   ctr27_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   ctr27_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   ctr27_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   ctr27_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   ctr27_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   ctr27_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   ctr27_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   ctr27_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   ctr27_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   ctr27_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   ctr27_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y46   ctr27_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ctr6p25m_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   ctr27_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   ctr27_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   ctr27_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   ctr27_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   ctr27_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   ctr27_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   ctr27_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   ctr27_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   ctr27_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y47   ctr27_reg[13]/C



