# sff number
dev_num_3_0=128

eeprom_size_3_1=0x8180
eeprom_size_3_2=0x8180
eeprom_size_3_3=0x8180
eeprom_size_3_4=0x8180
eeprom_size_3_5=0x8180
eeprom_size_3_6=0x8180
eeprom_size_3_7=0x8180
eeprom_size_3_8=0x8180
eeprom_size_3_9=0x8180
eeprom_size_3_10=0x8180
eeprom_size_3_11=0x8180
eeprom_size_3_12=0x8180
eeprom_size_3_13=0x8180
eeprom_size_3_14=0x8180
eeprom_size_3_15=0x8180
eeprom_size_3_16=0x8180
eeprom_size_3_17=0x8180
eeprom_size_3_18=0x8180
eeprom_size_3_19=0x8180
eeprom_size_3_20=0x8180
eeprom_size_3_21=0x8180
eeprom_size_3_22=0x8180
eeprom_size_3_23=0x8180
eeprom_size_3_24=0x8180
eeprom_size_3_25=0x8180
eeprom_size_3_26=0x8180
eeprom_size_3_27=0x8180
eeprom_size_3_28=0x8180
eeprom_size_3_29=0x8180
eeprom_size_3_30=0x8180
eeprom_size_3_31=0x8180
eeprom_size_3_32=0x8180
eeprom_size_3_33=0x8180
eeprom_size_3_34=0x8180
eeprom_size_3_35=0x8180
eeprom_size_3_36=0x8180
eeprom_size_3_37=0x8180
eeprom_size_3_38=0x8180
eeprom_size_3_39=0x8180
eeprom_size_3_40=0x8180
eeprom_size_3_41=0x8180
eeprom_size_3_42=0x8180
eeprom_size_3_43=0x8180
eeprom_size_3_44=0x8180
eeprom_size_3_45=0x8180
eeprom_size_3_46=0x8180
eeprom_size_3_47=0x8180
eeprom_size_3_48=0x8180
eeprom_size_3_49=0x8180
eeprom_size_3_50=0x8180
eeprom_size_3_51=0x8180
eeprom_size_3_52=0x8180
eeprom_size_3_53=0x8180
eeprom_size_3_54=0x8180
eeprom_size_3_55=0x8180
eeprom_size_3_56=0x8180
eeprom_size_3_57=0x8180
eeprom_size_3_58=0x8180
eeprom_size_3_59=0x8180
eeprom_size_3_60=0x8180
eeprom_size_3_61=0x8180
eeprom_size_3_62=0x8180
eeprom_size_3_63=0x8180
eeprom_size_3_64=0x8180
eeprom_size_3_65=0x8180
eeprom_size_3_66=0x8180
eeprom_size_3_67=0x8180
eeprom_size_3_68=0x8180
eeprom_size_3_69=0x8180
eeprom_size_3_70=0x8180
eeprom_size_3_71=0x8180
eeprom_size_3_72=0x8180
eeprom_size_3_73=0x8180
eeprom_size_3_74=0x8180
eeprom_size_3_75=0x8180
eeprom_size_3_76=0x8180
eeprom_size_3_77=0x8180
eeprom_size_3_78=0x8180
eeprom_size_3_79=0x8180
eeprom_size_3_80=0x8180
eeprom_size_3_81=0x8180
eeprom_size_3_82=0x8180
eeprom_size_3_83=0x8180
eeprom_size_3_84=0x8180
eeprom_size_3_85=0x8180
eeprom_size_3_86=0x8180
eeprom_size_3_87=0x8180
eeprom_size_3_88=0x8180
eeprom_size_3_89=0x8180
eeprom_size_3_90=0x8180
eeprom_size_3_91=0x8180
eeprom_size_3_92=0x8180
eeprom_size_3_93=0x8180
eeprom_size_3_94=0x8180
eeprom_size_3_95=0x8180
eeprom_size_3_96=0x8180
eeprom_size_3_97=0x8180
eeprom_size_3_98=0x8180
eeprom_size_3_99=0x8180
eeprom_size_3_100=0x8180
eeprom_size_3_101=0x8180
eeprom_size_3_102=0x8180
eeprom_size_3_103=0x8180
eeprom_size_3_104=0x8180
eeprom_size_3_105=0x8180
eeprom_size_3_106=0x8180
eeprom_size_3_107=0x8180
eeprom_size_3_108=0x8180
eeprom_size_3_109=0x8180
eeprom_size_3_110=0x8180
eeprom_size_3_111=0x8180
eeprom_size_3_112=0x8180
eeprom_size_3_113=0x8180
eeprom_size_3_114=0x8180
eeprom_size_3_115=0x8180
eeprom_size_3_116=0x8180
eeprom_size_3_117=0x8180
eeprom_size_3_118=0x8180
eeprom_size_3_119=0x8180
eeprom_size_3_120=0x8180
eeprom_size_3_121=0x8180
eeprom_size_3_122=0x8180
eeprom_size_3_123=0x8180
eeprom_size_3_124=0x8180
eeprom_size_3_125=0x8180
eeprom_size_3_126=0x8180
eeprom_size_3_127=0x8180
eeprom_size_3_128=0x8180


eeprom_path_3_1=/sys/bus/i2c/devices/124-0050/eeprom
eeprom_path_3_2=/sys/bus/i2c/devices/125-0050/eeprom
eeprom_path_3_3=/sys/bus/i2c/devices/126-0050/eeprom
eeprom_path_3_4=/sys/bus/i2c/devices/127-0050/eeprom
eeprom_path_3_5=/sys/bus/i2c/devices/128-0050/eeprom
eeprom_path_3_6=/sys/bus/i2c/devices/129-0050/eeprom
eeprom_path_3_7=/sys/bus/i2c/devices/130-0050/eeprom
eeprom_path_3_8=/sys/bus/i2c/devices/131-0050/eeprom
eeprom_path_3_9=/sys/bus/i2c/devices/132-0050/eeprom
eeprom_path_3_10=/sys/bus/i2c/devices/133-0050/eeprom
eeprom_path_3_11=/sys/bus/i2c/devices/134-0050/eeprom
eeprom_path_3_12=/sys/bus/i2c/devices/135-0050/eeprom
eeprom_path_3_13=/sys/bus/i2c/devices/136-0050/eeprom
eeprom_path_3_14=/sys/bus/i2c/devices/137-0050/eeprom
eeprom_path_3_15=/sys/bus/i2c/devices/138-0050/eeprom
eeprom_path_3_16=/sys/bus/i2c/devices/139-0050/eeprom
eeprom_path_3_17=/sys/bus/i2c/devices/140-0050/eeprom
eeprom_path_3_18=/sys/bus/i2c/devices/141-0050/eeprom
eeprom_path_3_19=/sys/bus/i2c/devices/142-0050/eeprom
eeprom_path_3_20=/sys/bus/i2c/devices/143-0050/eeprom
eeprom_path_3_21=/sys/bus/i2c/devices/144-0050/eeprom
eeprom_path_3_22=/sys/bus/i2c/devices/145-0050/eeprom
eeprom_path_3_23=/sys/bus/i2c/devices/146-0050/eeprom
eeprom_path_3_24=/sys/bus/i2c/devices/147-0050/eeprom
eeprom_path_3_25=/sys/bus/i2c/devices/148-0050/eeprom
eeprom_path_3_26=/sys/bus/i2c/devices/149-0050/eeprom
eeprom_path_3_27=/sys/bus/i2c/devices/150-0050/eeprom
eeprom_path_3_28=/sys/bus/i2c/devices/151-0050/eeprom
eeprom_path_3_29=/sys/bus/i2c/devices/152-0050/eeprom
eeprom_path_3_30=/sys/bus/i2c/devices/153-0050/eeprom
eeprom_path_3_31=/sys/bus/i2c/devices/154-0050/eeprom
eeprom_path_3_32=/sys/bus/i2c/devices/155-0050/eeprom
eeprom_path_3_33=/sys/bus/i2c/devices/156-0050/eeprom
eeprom_path_3_34=/sys/bus/i2c/devices/157-0050/eeprom
eeprom_path_3_35=/sys/bus/i2c/devices/158-0050/eeprom
eeprom_path_3_36=/sys/bus/i2c/devices/159-0050/eeprom
eeprom_path_3_37=/sys/bus/i2c/devices/160-0050/eeprom
eeprom_path_3_38=/sys/bus/i2c/devices/161-0050/eeprom
eeprom_path_3_39=/sys/bus/i2c/devices/162-0050/eeprom
eeprom_path_3_40=/sys/bus/i2c/devices/163-0050/eeprom
eeprom_path_3_41=/sys/bus/i2c/devices/164-0050/eeprom
eeprom_path_3_42=/sys/bus/i2c/devices/165-0050/eeprom
eeprom_path_3_43=/sys/bus/i2c/devices/166-0050/eeprom
eeprom_path_3_44=/sys/bus/i2c/devices/167-0050/eeprom
eeprom_path_3_45=/sys/bus/i2c/devices/168-0050/eeprom
eeprom_path_3_46=/sys/bus/i2c/devices/169-0050/eeprom
eeprom_path_3_47=/sys/bus/i2c/devices/170-0050/eeprom
eeprom_path_3_48=/sys/bus/i2c/devices/171-0050/eeprom
eeprom_path_3_49=/sys/bus/i2c/devices/172-0050/eeprom
eeprom_path_3_50=/sys/bus/i2c/devices/173-0050/eeprom
eeprom_path_3_51=/sys/bus/i2c/devices/174-0050/eeprom
eeprom_path_3_52=/sys/bus/i2c/devices/175-0050/eeprom
eeprom_path_3_53=/sys/bus/i2c/devices/176-0050/eeprom
eeprom_path_3_54=/sys/bus/i2c/devices/177-0050/eeprom
eeprom_path_3_55=/sys/bus/i2c/devices/178-0050/eeprom
eeprom_path_3_56=/sys/bus/i2c/devices/179-0050/eeprom
eeprom_path_3_57=/sys/bus/i2c/devices/180-0050/eeprom
eeprom_path_3_58=/sys/bus/i2c/devices/181-0050/eeprom
eeprom_path_3_59=/sys/bus/i2c/devices/182-0050/eeprom
eeprom_path_3_60=/sys/bus/i2c/devices/183-0050/eeprom
eeprom_path_3_61=/sys/bus/i2c/devices/184-0050/eeprom
eeprom_path_3_62=/sys/bus/i2c/devices/185-0050/eeprom
eeprom_path_3_63=/sys/bus/i2c/devices/186-0050/eeprom
eeprom_path_3_64=/sys/bus/i2c/devices/187-0050/eeprom
eeprom_path_3_65=/sys/bus/i2c/devices/188-0050/eeprom
eeprom_path_3_66=/sys/bus/i2c/devices/189-0050/eeprom
eeprom_path_3_67=/sys/bus/i2c/devices/190-0050/eeprom
eeprom_path_3_68=/sys/bus/i2c/devices/191-0050/eeprom
eeprom_path_3_69=/sys/bus/i2c/devices/192-0050/eeprom
eeprom_path_3_70=/sys/bus/i2c/devices/193-0050/eeprom
eeprom_path_3_71=/sys/bus/i2c/devices/194-0050/eeprom
eeprom_path_3_72=/sys/bus/i2c/devices/195-0050/eeprom
eeprom_path_3_73=/sys/bus/i2c/devices/196-0050/eeprom
eeprom_path_3_74=/sys/bus/i2c/devices/197-0050/eeprom
eeprom_path_3_75=/sys/bus/i2c/devices/198-0050/eeprom
eeprom_path_3_76=/sys/bus/i2c/devices/199-0050/eeprom
eeprom_path_3_77=/sys/bus/i2c/devices/200-0050/eeprom
eeprom_path_3_78=/sys/bus/i2c/devices/201-0050/eeprom
eeprom_path_3_79=/sys/bus/i2c/devices/202-0050/eeprom
eeprom_path_3_80=/sys/bus/i2c/devices/203-0050/eeprom
eeprom_path_3_81=/sys/bus/i2c/devices/204-0050/eeprom
eeprom_path_3_82=/sys/bus/i2c/devices/205-0050/eeprom
eeprom_path_3_83=/sys/bus/i2c/devices/206-0050/eeprom
eeprom_path_3_84=/sys/bus/i2c/devices/207-0050/eeprom
eeprom_path_3_85=/sys/bus/i2c/devices/208-0050/eeprom
eeprom_path_3_86=/sys/bus/i2c/devices/209-0050/eeprom
eeprom_path_3_87=/sys/bus/i2c/devices/210-0050/eeprom
eeprom_path_3_88=/sys/bus/i2c/devices/211-0050/eeprom
eeprom_path_3_89=/sys/bus/i2c/devices/212-0050/eeprom
eeprom_path_3_90=/sys/bus/i2c/devices/213-0050/eeprom
eeprom_path_3_91=/sys/bus/i2c/devices/214-0050/eeprom
eeprom_path_3_92=/sys/bus/i2c/devices/215-0050/eeprom
eeprom_path_3_93=/sys/bus/i2c/devices/216-0050/eeprom
eeprom_path_3_94=/sys/bus/i2c/devices/217-0050/eeprom
eeprom_path_3_95=/sys/bus/i2c/devices/218-0050/eeprom
eeprom_path_3_96=/sys/bus/i2c/devices/219-0050/eeprom
eeprom_path_3_97=/sys/bus/i2c/devices/220-0050/eeprom
eeprom_path_3_98=/sys/bus/i2c/devices/221-0050/eeprom
eeprom_path_3_99=/sys/bus/i2c/devices/222-0050/eeprom
eeprom_path_3_100=/sys/bus/i2c/devices/223-0050/eeprom
eeprom_path_3_101=/sys/bus/i2c/devices/224-0050/eeprom
eeprom_path_3_102=/sys/bus/i2c/devices/225-0050/eeprom
eeprom_path_3_103=/sys/bus/i2c/devices/226-0050/eeprom
eeprom_path_3_104=/sys/bus/i2c/devices/227-0050/eeprom
eeprom_path_3_105=/sys/bus/i2c/devices/228-0050/eeprom
eeprom_path_3_106=/sys/bus/i2c/devices/229-0050/eeprom
eeprom_path_3_107=/sys/bus/i2c/devices/230-0050/eeprom
eeprom_path_3_108=/sys/bus/i2c/devices/231-0050/eeprom
eeprom_path_3_109=/sys/bus/i2c/devices/232-0050/eeprom
eeprom_path_3_110=/sys/bus/i2c/devices/233-0050/eeprom
eeprom_path_3_111=/sys/bus/i2c/devices/234-0050/eeprom
eeprom_path_3_112=/sys/bus/i2c/devices/235-0050/eeprom
eeprom_path_3_113=/sys/bus/i2c/devices/236-0050/eeprom
eeprom_path_3_114=/sys/bus/i2c/devices/237-0050/eeprom
eeprom_path_3_115=/sys/bus/i2c/devices/238-0050/eeprom
eeprom_path_3_116=/sys/bus/i2c/devices/239-0050/eeprom
eeprom_path_3_117=/sys/bus/i2c/devices/240-0050/eeprom
eeprom_path_3_118=/sys/bus/i2c/devices/241-0050/eeprom
eeprom_path_3_119=/sys/bus/i2c/devices/242-0050/eeprom
eeprom_path_3_120=/sys/bus/i2c/devices/243-0050/eeprom
eeprom_path_3_121=/sys/bus/i2c/devices/244-0050/eeprom
eeprom_path_3_122=/sys/bus/i2c/devices/245-0050/eeprom
eeprom_path_3_123=/sys/bus/i2c/devices/246-0050/eeprom
eeprom_path_3_124=/sys/bus/i2c/devices/247-0050/eeprom
eeprom_path_3_125=/sys/bus/i2c/devices/248-0050/eeprom
eeprom_path_3_126=/sys/bus/i2c/devices/249-0050/eeprom
eeprom_path_3_127=/sys/bus/i2c/devices/250-0050/eeprom
eeprom_path_3_128=/sys/bus/i2c/devices/251-0050/eeprom



sff_cpld_reg.mode_1_6=config
sff_cpld_reg.src_1_6=cpld
sff_cpld_reg.frmt_1_6=bit
sff_cpld_reg.pola_1_6=negative
sff_cpld_reg.addr_1_6=0x00020073
sff_cpld_reg.len_1_6=1
sff_cpld_reg.bit_offset_1_6=0

sff_cpld_reg.mode_2_6=config
sff_cpld_reg.src_2_6=cpld
sff_cpld_reg.frmt_2_6=bit
sff_cpld_reg.pola_2_6=negative
sff_cpld_reg.addr_2_6=0x00020073
sff_cpld_reg.len_2_6=1
sff_cpld_reg.bit_offset_2_6=1

sff_cpld_reg.mode_3_6=config
sff_cpld_reg.src_3_6=cpld
sff_cpld_reg.frmt_3_6=bit
sff_cpld_reg.pola_3_6=negative
sff_cpld_reg.addr_3_6=0x00020073
sff_cpld_reg.len_3_6=1
sff_cpld_reg.bit_offset_3_6=2

sff_cpld_reg.mode_4_6=config
sff_cpld_reg.src_4_6=cpld
sff_cpld_reg.frmt_4_6=bit
sff_cpld_reg.pola_4_6=negative
sff_cpld_reg.addr_4_6=0x00020073
sff_cpld_reg.len_4_6=1
sff_cpld_reg.bit_offset_4_6=3

sff_cpld_reg.mode_5_6=config
sff_cpld_reg.src_5_6=cpld
sff_cpld_reg.frmt_5_6=bit
sff_cpld_reg.pola_5_6=negative
sff_cpld_reg.addr_5_6=0x00020073
sff_cpld_reg.len_5_6=1
sff_cpld_reg.bit_offset_5_6=4

sff_cpld_reg.mode_6_6=config
sff_cpld_reg.src_6_6=cpld
sff_cpld_reg.frmt_6_6=bit
sff_cpld_reg.pola_6_6=negative
sff_cpld_reg.addr_6_6=0x00020073
sff_cpld_reg.len_6_6=1
sff_cpld_reg.bit_offset_6_6=5

sff_cpld_reg.mode_7_6=config
sff_cpld_reg.src_7_6=cpld
sff_cpld_reg.frmt_7_6=bit
sff_cpld_reg.pola_7_6=negative
sff_cpld_reg.addr_7_6=0x00020073
sff_cpld_reg.len_7_6=1
sff_cpld_reg.bit_offset_7_6=6

sff_cpld_reg.mode_8_6=config
sff_cpld_reg.src_8_6=cpld
sff_cpld_reg.frmt_8_6=bit
sff_cpld_reg.pola_8_6=negative
sff_cpld_reg.addr_8_6=0x00020073
sff_cpld_reg.len_8_6=1
sff_cpld_reg.bit_offset_8_6=7

sff_cpld_reg.mode_9_6=config
sff_cpld_reg.src_9_6=cpld
sff_cpld_reg.frmt_9_6=bit
sff_cpld_reg.pola_9_6=negative
sff_cpld_reg.addr_9_6=0x00020072
sff_cpld_reg.len_9_6=1
sff_cpld_reg.bit_offset_9_6=0

sff_cpld_reg.mode_10_6=config
sff_cpld_reg.src_10_6=cpld
sff_cpld_reg.frmt_10_6=bit
sff_cpld_reg.pola_10_6=negative
sff_cpld_reg.addr_10_6=0x00020072
sff_cpld_reg.len_10_6=1
sff_cpld_reg.bit_offset_10_6=1

sff_cpld_reg.mode_11_6=config
sff_cpld_reg.src_11_6=cpld
sff_cpld_reg.frmt_11_6=bit
sff_cpld_reg.pola_11_6=negative
sff_cpld_reg.addr_11_6=0x00020072
sff_cpld_reg.len_11_6=1
sff_cpld_reg.bit_offset_11_6=2

sff_cpld_reg.mode_12_6=config
sff_cpld_reg.src_12_6=cpld
sff_cpld_reg.frmt_12_6=bit
sff_cpld_reg.pola_12_6=negative
sff_cpld_reg.addr_12_6=0x00020072
sff_cpld_reg.len_12_6=1
sff_cpld_reg.bit_offset_12_6=3

sff_cpld_reg.mode_13_6=config
sff_cpld_reg.src_13_6=cpld
sff_cpld_reg.frmt_13_6=bit
sff_cpld_reg.pola_13_6=negative
sff_cpld_reg.addr_13_6=0x00020072
sff_cpld_reg.len_13_6=1
sff_cpld_reg.bit_offset_13_6=4

sff_cpld_reg.mode_14_6=config
sff_cpld_reg.src_14_6=cpld
sff_cpld_reg.frmt_14_6=bit
sff_cpld_reg.pola_14_6=negative
sff_cpld_reg.addr_14_6=0x00020072
sff_cpld_reg.len_14_6=1
sff_cpld_reg.bit_offset_14_6=5

sff_cpld_reg.mode_15_6=config
sff_cpld_reg.src_15_6=cpld
sff_cpld_reg.frmt_15_6=bit
sff_cpld_reg.pola_15_6=negative
sff_cpld_reg.addr_15_6=0x00020072
sff_cpld_reg.len_15_6=1
sff_cpld_reg.bit_offset_15_6=6

sff_cpld_reg.mode_16_6=config
sff_cpld_reg.src_16_6=cpld
sff_cpld_reg.frmt_16_6=bit
sff_cpld_reg.pola_16_6=negative
sff_cpld_reg.addr_16_6=0x00020072
sff_cpld_reg.len_16_6=1
sff_cpld_reg.bit_offset_16_6=7

sff_cpld_reg.mode_17_6=config
sff_cpld_reg.src_17_6=cpld
sff_cpld_reg.frmt_17_6=bit
sff_cpld_reg.pola_17_6=negative
sff_cpld_reg.addr_17_6=0x00020071
sff_cpld_reg.len_17_6=1
sff_cpld_reg.bit_offset_17_6=0

sff_cpld_reg.mode_18_6=config
sff_cpld_reg.src_18_6=cpld
sff_cpld_reg.frmt_18_6=bit
sff_cpld_reg.pola_18_6=negative
sff_cpld_reg.addr_18_6=0x00020071
sff_cpld_reg.len_18_6=1
sff_cpld_reg.bit_offset_18_6=1

sff_cpld_reg.mode_19_6=config
sff_cpld_reg.src_19_6=cpld
sff_cpld_reg.frmt_19_6=bit
sff_cpld_reg.pola_19_6=negative
sff_cpld_reg.addr_19_6=0x00020071
sff_cpld_reg.len_19_6=1
sff_cpld_reg.bit_offset_19_6=2

sff_cpld_reg.mode_20_6=config
sff_cpld_reg.src_20_6=cpld
sff_cpld_reg.frmt_20_6=bit
sff_cpld_reg.pola_20_6=negative
sff_cpld_reg.addr_20_6=0x00020071
sff_cpld_reg.len_20_6=1
sff_cpld_reg.bit_offset_20_6=3

sff_cpld_reg.mode_21_6=config
sff_cpld_reg.src_21_6=cpld
sff_cpld_reg.frmt_21_6=bit
sff_cpld_reg.pola_21_6=negative
sff_cpld_reg.addr_21_6=0x00020071
sff_cpld_reg.len_21_6=1
sff_cpld_reg.bit_offset_21_6=4

sff_cpld_reg.mode_22_6=config
sff_cpld_reg.src_22_6=cpld
sff_cpld_reg.frmt_22_6=bit
sff_cpld_reg.pola_22_6=negative
sff_cpld_reg.addr_22_6=0x00020071
sff_cpld_reg.len_22_6=1
sff_cpld_reg.bit_offset_22_6=5

sff_cpld_reg.mode_23_6=config
sff_cpld_reg.src_23_6=cpld
sff_cpld_reg.frmt_23_6=bit
sff_cpld_reg.pola_23_6=negative
sff_cpld_reg.addr_23_6=0x00020071
sff_cpld_reg.len_23_6=1
sff_cpld_reg.bit_offset_23_6=6

sff_cpld_reg.mode_24_6=config
sff_cpld_reg.src_24_6=cpld
sff_cpld_reg.frmt_24_6=bit
sff_cpld_reg.pola_24_6=negative
sff_cpld_reg.addr_24_6=0x00020071
sff_cpld_reg.len_24_6=1
sff_cpld_reg.bit_offset_24_6=7

sff_cpld_reg.mode_25_6=config
sff_cpld_reg.src_25_6=cpld
sff_cpld_reg.frmt_25_6=bit
sff_cpld_reg.pola_25_6=negative
sff_cpld_reg.addr_25_6=0x00020070
sff_cpld_reg.len_25_6=1
sff_cpld_reg.bit_offset_25_6=0

sff_cpld_reg.mode_26_6=config
sff_cpld_reg.src_26_6=cpld
sff_cpld_reg.frmt_26_6=bit
sff_cpld_reg.pola_26_6=negative
sff_cpld_reg.addr_26_6=0x00020070
sff_cpld_reg.len_26_6=1
sff_cpld_reg.bit_offset_26_6=1

sff_cpld_reg.mode_27_6=config
sff_cpld_reg.src_27_6=cpld
sff_cpld_reg.frmt_27_6=bit
sff_cpld_reg.pola_27_6=negative
sff_cpld_reg.addr_27_6=0x00020070
sff_cpld_reg.len_27_6=1
sff_cpld_reg.bit_offset_27_6=2

sff_cpld_reg.mode_28_6=config
sff_cpld_reg.src_28_6=cpld
sff_cpld_reg.frmt_28_6=bit
sff_cpld_reg.pola_28_6=negative
sff_cpld_reg.addr_28_6=0x00020070
sff_cpld_reg.len_28_6=1
sff_cpld_reg.bit_offset_28_6=3

sff_cpld_reg.mode_29_6=config
sff_cpld_reg.src_29_6=cpld
sff_cpld_reg.frmt_29_6=bit
sff_cpld_reg.pola_29_6=negative
sff_cpld_reg.addr_29_6=0x00020070
sff_cpld_reg.len_29_6=1
sff_cpld_reg.bit_offset_29_6=4

sff_cpld_reg.mode_30_6=config
sff_cpld_reg.src_30_6=cpld
sff_cpld_reg.frmt_30_6=bit
sff_cpld_reg.pola_30_6=negative
sff_cpld_reg.addr_30_6=0x00020070
sff_cpld_reg.len_30_6=1
sff_cpld_reg.bit_offset_30_6=5

sff_cpld_reg.mode_31_6=config
sff_cpld_reg.src_31_6=cpld
sff_cpld_reg.frmt_31_6=bit
sff_cpld_reg.pola_31_6=negative
sff_cpld_reg.addr_31_6=0x00020070
sff_cpld_reg.len_31_6=1
sff_cpld_reg.bit_offset_31_6=6

sff_cpld_reg.mode_32_6=config
sff_cpld_reg.src_32_6=cpld
sff_cpld_reg.frmt_32_6=bit
sff_cpld_reg.pola_32_6=negative
sff_cpld_reg.addr_32_6=0x00020070
sff_cpld_reg.len_32_6=1
sff_cpld_reg.bit_offset_32_6=7

sff_cpld_reg.mode_33_6=config
sff_cpld_reg.src_33_6=cpld
sff_cpld_reg.frmt_33_6=bit
sff_cpld_reg.pola_33_6=negative
sff_cpld_reg.addr_33_6=0x00050072
sff_cpld_reg.len_33_6=1
sff_cpld_reg.bit_offset_33_6=0

sff_cpld_reg.mode_34_6=config
sff_cpld_reg.src_34_6=cpld
sff_cpld_reg.frmt_34_6=bit
sff_cpld_reg.pola_34_6=negative
sff_cpld_reg.addr_34_6=0x00050072
sff_cpld_reg.len_34_6=1
sff_cpld_reg.bit_offset_34_6=1

sff_cpld_reg.mode_35_6=config
sff_cpld_reg.src_35_6=cpld
sff_cpld_reg.frmt_35_6=bit
sff_cpld_reg.pola_35_6=negative
sff_cpld_reg.addr_35_6=0x00050072
sff_cpld_reg.len_35_6=1
sff_cpld_reg.bit_offset_35_6=2

sff_cpld_reg.mode_36_6=config
sff_cpld_reg.src_36_6=cpld
sff_cpld_reg.frmt_36_6=bit
sff_cpld_reg.pola_36_6=negative
sff_cpld_reg.addr_36_6=0x00050072
sff_cpld_reg.len_36_6=1
sff_cpld_reg.bit_offset_36_6=3

sff_cpld_reg.mode_37_6=config
sff_cpld_reg.src_37_6=cpld
sff_cpld_reg.frmt_37_6=bit
sff_cpld_reg.pola_37_6=negative
sff_cpld_reg.addr_37_6=0x00050071
sff_cpld_reg.len_37_6=1
sff_cpld_reg.bit_offset_37_6=0

sff_cpld_reg.mode_38_6=config
sff_cpld_reg.src_38_6=cpld
sff_cpld_reg.frmt_38_6=bit
sff_cpld_reg.pola_38_6=negative
sff_cpld_reg.addr_38_6=0x00050071
sff_cpld_reg.len_38_6=1
sff_cpld_reg.bit_offset_38_6=1

sff_cpld_reg.mode_39_6=config
sff_cpld_reg.src_39_6=cpld
sff_cpld_reg.frmt_39_6=bit
sff_cpld_reg.pola_39_6=negative
sff_cpld_reg.addr_39_6=0x00050071
sff_cpld_reg.len_39_6=1
sff_cpld_reg.bit_offset_39_6=2

sff_cpld_reg.mode_40_6=config
sff_cpld_reg.src_40_6=cpld
sff_cpld_reg.frmt_40_6=bit
sff_cpld_reg.pola_40_6=negative
sff_cpld_reg.addr_40_6=0x00050071
sff_cpld_reg.len_40_6=1
sff_cpld_reg.bit_offset_40_6=3

sff_cpld_reg.mode_41_6=config
sff_cpld_reg.src_41_6=cpld
sff_cpld_reg.frmt_41_6=bit
sff_cpld_reg.pola_41_6=negative
sff_cpld_reg.addr_41_6=0x00050071
sff_cpld_reg.len_41_6=1
sff_cpld_reg.bit_offset_41_6=4

sff_cpld_reg.mode_42_6=config
sff_cpld_reg.src_42_6=cpld
sff_cpld_reg.frmt_42_6=bit
sff_cpld_reg.pola_42_6=negative
sff_cpld_reg.addr_42_6=0x00050071
sff_cpld_reg.len_42_6=1
sff_cpld_reg.bit_offset_42_6=5

sff_cpld_reg.mode_43_6=config
sff_cpld_reg.src_43_6=cpld
sff_cpld_reg.frmt_43_6=bit
sff_cpld_reg.pola_43_6=negative
sff_cpld_reg.addr_43_6=0x00060075
sff_cpld_reg.len_43_6=1
sff_cpld_reg.bit_offset_43_6=0

sff_cpld_reg.mode_44_6=config
sff_cpld_reg.src_44_6=cpld
sff_cpld_reg.frmt_44_6=bit
sff_cpld_reg.pola_44_6=negative
sff_cpld_reg.addr_44_6=0x00060075
sff_cpld_reg.len_44_6=1
sff_cpld_reg.bit_offset_44_6=1

sff_cpld_reg.mode_45_6=config
sff_cpld_reg.src_45_6=cpld
sff_cpld_reg.frmt_45_6=bit
sff_cpld_reg.pola_45_6=negative
sff_cpld_reg.addr_45_6=0x00060075
sff_cpld_reg.len_45_6=1
sff_cpld_reg.bit_offset_45_6=2

sff_cpld_reg.mode_46_6=config
sff_cpld_reg.src_46_6=cpld
sff_cpld_reg.frmt_46_6=bit
sff_cpld_reg.pola_46_6=negative
sff_cpld_reg.addr_46_6=0x00060075
sff_cpld_reg.len_46_6=1
sff_cpld_reg.bit_offset_46_6=3

sff_cpld_reg.mode_47_6=config
sff_cpld_reg.src_47_6=cpld
sff_cpld_reg.frmt_47_6=bit
sff_cpld_reg.pola_47_6=negative
sff_cpld_reg.addr_47_6=0x00060075
sff_cpld_reg.len_47_6=1
sff_cpld_reg.bit_offset_47_6=4

sff_cpld_reg.mode_48_6=config
sff_cpld_reg.src_48_6=cpld
sff_cpld_reg.frmt_48_6=bit
sff_cpld_reg.pola_48_6=negative
sff_cpld_reg.addr_48_6=0x00060075
sff_cpld_reg.len_48_6=1
sff_cpld_reg.bit_offset_48_6=5

sff_cpld_reg.mode_49_6=config
sff_cpld_reg.src_49_6=cpld
sff_cpld_reg.frmt_49_6=bit
sff_cpld_reg.pola_49_6=negative
sff_cpld_reg.addr_49_6=0x00060074
sff_cpld_reg.len_49_6=1
sff_cpld_reg.bit_offset_49_6=0

sff_cpld_reg.mode_50_6=config
sff_cpld_reg.src_50_6=cpld
sff_cpld_reg.frmt_50_6=bit
sff_cpld_reg.pola_50_6=negative
sff_cpld_reg.addr_50_6=0x00060074
sff_cpld_reg.len_50_6=1
sff_cpld_reg.bit_offset_50_6=1

sff_cpld_reg.mode_51_6=config
sff_cpld_reg.src_51_6=cpld
sff_cpld_reg.frmt_51_6=bit
sff_cpld_reg.pola_51_6=negative
sff_cpld_reg.addr_51_6=0x00060074
sff_cpld_reg.len_51_6=1
sff_cpld_reg.bit_offset_51_6=2

sff_cpld_reg.mode_52_6=config
sff_cpld_reg.src_52_6=cpld
sff_cpld_reg.frmt_52_6=bit
sff_cpld_reg.pola_52_6=negative
sff_cpld_reg.addr_52_6=0x00060074
sff_cpld_reg.len_52_6=1
sff_cpld_reg.bit_offset_52_6=3

sff_cpld_reg.mode_53_6=config
sff_cpld_reg.src_53_6=cpld
sff_cpld_reg.frmt_53_6=bit
sff_cpld_reg.pola_53_6=negative
sff_cpld_reg.addr_53_6=0x00060074
sff_cpld_reg.len_53_6=1
sff_cpld_reg.bit_offset_53_6=4

sff_cpld_reg.mode_54_6=config
sff_cpld_reg.src_54_6=cpld
sff_cpld_reg.frmt_54_6=bit
sff_cpld_reg.pola_54_6=negative
sff_cpld_reg.addr_54_6=0x00060074
sff_cpld_reg.len_54_6=1
sff_cpld_reg.bit_offset_54_6=5

sff_cpld_reg.mode_55_6=config
sff_cpld_reg.src_55_6=cpld
sff_cpld_reg.frmt_55_6=bit
sff_cpld_reg.pola_55_6=negative
sff_cpld_reg.addr_55_6=0x00060074
sff_cpld_reg.len_55_6=1
sff_cpld_reg.bit_offset_55_6=6

sff_cpld_reg.mode_56_6=config
sff_cpld_reg.src_56_6=cpld
sff_cpld_reg.frmt_56_6=bit
sff_cpld_reg.pola_56_6=negative
sff_cpld_reg.addr_56_6=0x00060074
sff_cpld_reg.len_56_6=1
sff_cpld_reg.bit_offset_56_6=7

sff_cpld_reg.mode_57_6=config
sff_cpld_reg.src_57_6=cpld
sff_cpld_reg.frmt_57_6=bit
sff_cpld_reg.pola_57_6=negative
sff_cpld_reg.addr_57_6=0x00060073
sff_cpld_reg.len_57_6=1
sff_cpld_reg.bit_offset_57_6=0

sff_cpld_reg.mode_58_6=config
sff_cpld_reg.src_58_6=cpld
sff_cpld_reg.frmt_58_6=bit
sff_cpld_reg.pola_58_6=negative
sff_cpld_reg.addr_58_6=0x00060073
sff_cpld_reg.len_58_6=1
sff_cpld_reg.bit_offset_58_6=1

sff_cpld_reg.mode_59_6=config
sff_cpld_reg.src_59_6=cpld
sff_cpld_reg.frmt_59_6=bit
sff_cpld_reg.pola_59_6=negative
sff_cpld_reg.addr_59_6=0x00060073
sff_cpld_reg.len_59_6=1
sff_cpld_reg.bit_offset_59_6=2

sff_cpld_reg.mode_60_6=config
sff_cpld_reg.src_60_6=cpld
sff_cpld_reg.frmt_60_6=bit
sff_cpld_reg.pola_60_6=negative
sff_cpld_reg.addr_60_6=0x00060073
sff_cpld_reg.len_60_6=1
sff_cpld_reg.bit_offset_60_6=3

sff_cpld_reg.mode_61_6=config
sff_cpld_reg.src_61_6=cpld
sff_cpld_reg.frmt_61_6=bit
sff_cpld_reg.pola_61_6=negative
sff_cpld_reg.addr_61_6=0x00060073
sff_cpld_reg.len_61_6=1
sff_cpld_reg.bit_offset_61_6=4

sff_cpld_reg.mode_62_6=config
sff_cpld_reg.src_62_6=cpld
sff_cpld_reg.frmt_62_6=bit
sff_cpld_reg.pola_62_6=negative
sff_cpld_reg.addr_62_6=0x00060073
sff_cpld_reg.len_62_6=1
sff_cpld_reg.bit_offset_62_6=5

sff_cpld_reg.mode_63_6=config
sff_cpld_reg.src_63_6=cpld
sff_cpld_reg.frmt_63_6=bit
sff_cpld_reg.pola_63_6=negative
sff_cpld_reg.addr_63_6=0x00060073
sff_cpld_reg.len_63_6=1
sff_cpld_reg.bit_offset_63_6=6

sff_cpld_reg.mode_64_6=config
sff_cpld_reg.src_64_6=cpld
sff_cpld_reg.frmt_64_6=bit
sff_cpld_reg.pola_64_6=negative
sff_cpld_reg.addr_64_6=0x00060073
sff_cpld_reg.len_64_6=1
sff_cpld_reg.bit_offset_64_6=7

sff_cpld_reg.mode_65_6=config
sff_cpld_reg.src_65_6=cpld
sff_cpld_reg.frmt_65_6=bit
sff_cpld_reg.pola_65_6=negative
sff_cpld_reg.addr_65_6=0x00050071
sff_cpld_reg.len_65_6=1
sff_cpld_reg.bit_offset_65_6=6

sff_cpld_reg.mode_66_6=config
sff_cpld_reg.src_66_6=cpld
sff_cpld_reg.frmt_66_6=bit
sff_cpld_reg.pola_66_6=negative
sff_cpld_reg.addr_66_6=0x00050071
sff_cpld_reg.len_66_6=1
sff_cpld_reg.bit_offset_66_6=7

sff_cpld_reg.mode_67_6=config
sff_cpld_reg.src_67_6=cpld
sff_cpld_reg.frmt_67_6=bit
sff_cpld_reg.pola_67_6=negative
sff_cpld_reg.addr_67_6=0x00050070
sff_cpld_reg.len_67_6=1
sff_cpld_reg.bit_offset_67_6=0

sff_cpld_reg.mode_68_6=config
sff_cpld_reg.src_68_6=cpld
sff_cpld_reg.frmt_68_6=bit
sff_cpld_reg.pola_68_6=negative
sff_cpld_reg.addr_68_6=0x00050070
sff_cpld_reg.len_68_6=1
sff_cpld_reg.bit_offset_68_6=1

sff_cpld_reg.mode_69_6=config
sff_cpld_reg.src_69_6=cpld
sff_cpld_reg.frmt_69_6=bit
sff_cpld_reg.pola_69_6=negative
sff_cpld_reg.addr_69_6=0x00050070
sff_cpld_reg.len_69_6=1
sff_cpld_reg.bit_offset_69_6=2

sff_cpld_reg.mode_70_6=config
sff_cpld_reg.src_70_6=cpld
sff_cpld_reg.frmt_70_6=bit
sff_cpld_reg.pola_70_6=negative
sff_cpld_reg.addr_70_6=0x00050070
sff_cpld_reg.len_70_6=1
sff_cpld_reg.bit_offset_70_6=3

sff_cpld_reg.mode_71_6=config
sff_cpld_reg.src_71_6=cpld
sff_cpld_reg.frmt_71_6=bit
sff_cpld_reg.pola_71_6=negative
sff_cpld_reg.addr_71_6=0x00050070
sff_cpld_reg.len_71_6=1
sff_cpld_reg.bit_offset_71_6=4

sff_cpld_reg.mode_72_6=config
sff_cpld_reg.src_72_6=cpld
sff_cpld_reg.frmt_72_6=bit
sff_cpld_reg.pola_72_6=negative
sff_cpld_reg.addr_72_6=0x00050070
sff_cpld_reg.len_72_6=1
sff_cpld_reg.bit_offset_72_6=5

sff_cpld_reg.mode_73_6=config
sff_cpld_reg.src_73_6=cpld
sff_cpld_reg.frmt_73_6=bit
sff_cpld_reg.pola_73_6=negative
sff_cpld_reg.addr_73_6=0x00050070
sff_cpld_reg.len_73_6=1
sff_cpld_reg.bit_offset_73_6=6

sff_cpld_reg.mode_74_6=config
sff_cpld_reg.src_74_6=cpld
sff_cpld_reg.frmt_74_6=bit
sff_cpld_reg.pola_74_6=negative
sff_cpld_reg.addr_74_6=0x00050070
sff_cpld_reg.len_74_6=1
sff_cpld_reg.bit_offset_74_6=7

sff_cpld_reg.mode_75_6=config
sff_cpld_reg.src_75_6=cpld
sff_cpld_reg.frmt_75_6=bit
sff_cpld_reg.pola_75_6=negative
sff_cpld_reg.addr_75_6=0x00060072
sff_cpld_reg.len_75_6=1
sff_cpld_reg.bit_offset_75_6=0

sff_cpld_reg.mode_76_6=config
sff_cpld_reg.src_76_6=cpld
sff_cpld_reg.frmt_76_6=bit
sff_cpld_reg.pola_76_6=negative
sff_cpld_reg.addr_76_6=0x00060072
sff_cpld_reg.len_76_6=1
sff_cpld_reg.bit_offset_76_6=1

sff_cpld_reg.mode_77_6=config
sff_cpld_reg.src_77_6=cpld
sff_cpld_reg.frmt_77_6=bit
sff_cpld_reg.pola_77_6=negative
sff_cpld_reg.addr_77_6=0x00060072
sff_cpld_reg.len_77_6=1
sff_cpld_reg.bit_offset_77_6=2

sff_cpld_reg.mode_78_6=config
sff_cpld_reg.src_78_6=cpld
sff_cpld_reg.frmt_78_6=bit
sff_cpld_reg.pola_78_6=negative
sff_cpld_reg.addr_78_6=0x00060072
sff_cpld_reg.len_78_6=1
sff_cpld_reg.bit_offset_78_6=3

sff_cpld_reg.mode_79_6=config
sff_cpld_reg.src_79_6=cpld
sff_cpld_reg.frmt_79_6=bit
sff_cpld_reg.pola_79_6=negative
sff_cpld_reg.addr_79_6=0x00060072
sff_cpld_reg.len_79_6=1
sff_cpld_reg.bit_offset_79_6=4

sff_cpld_reg.mode_80_6=config
sff_cpld_reg.src_80_6=cpld
sff_cpld_reg.frmt_80_6=bit
sff_cpld_reg.pola_80_6=negative
sff_cpld_reg.addr_80_6=0x00060072
sff_cpld_reg.len_80_6=1
sff_cpld_reg.bit_offset_80_6=5

sff_cpld_reg.mode_81_6=config
sff_cpld_reg.src_81_6=cpld
sff_cpld_reg.frmt_81_6=bit
sff_cpld_reg.pola_81_6=negative
sff_cpld_reg.addr_81_6=0x00060071
sff_cpld_reg.len_81_6=1
sff_cpld_reg.bit_offset_81_6=0

sff_cpld_reg.mode_82_6=config
sff_cpld_reg.src_82_6=cpld
sff_cpld_reg.frmt_82_6=bit
sff_cpld_reg.pola_82_6=negative
sff_cpld_reg.addr_82_6=0x00060071
sff_cpld_reg.len_82_6=1
sff_cpld_reg.bit_offset_82_6=1

sff_cpld_reg.mode_83_6=config
sff_cpld_reg.src_83_6=cpld
sff_cpld_reg.frmt_83_6=bit
sff_cpld_reg.pola_83_6=negative
sff_cpld_reg.addr_83_6=0x00060071
sff_cpld_reg.len_83_6=1
sff_cpld_reg.bit_offset_83_6=2

sff_cpld_reg.mode_84_6=config
sff_cpld_reg.src_84_6=cpld
sff_cpld_reg.frmt_84_6=bit
sff_cpld_reg.pola_84_6=negative
sff_cpld_reg.addr_84_6=0x00060071
sff_cpld_reg.len_84_6=1
sff_cpld_reg.bit_offset_84_6=3

sff_cpld_reg.mode_85_6=config
sff_cpld_reg.src_85_6=cpld
sff_cpld_reg.frmt_85_6=bit
sff_cpld_reg.pola_85_6=negative
sff_cpld_reg.addr_85_6=0x00060071
sff_cpld_reg.len_85_6=1
sff_cpld_reg.bit_offset_85_6=4

sff_cpld_reg.mode_86_6=config
sff_cpld_reg.src_86_6=cpld
sff_cpld_reg.frmt_86_6=bit
sff_cpld_reg.pola_86_6=negative
sff_cpld_reg.addr_86_6=0x00060071
sff_cpld_reg.len_86_6=1
sff_cpld_reg.bit_offset_86_6=5

sff_cpld_reg.mode_87_6=config
sff_cpld_reg.src_87_6=cpld
sff_cpld_reg.frmt_87_6=bit
sff_cpld_reg.pola_87_6=negative
sff_cpld_reg.addr_87_6=0x00060071
sff_cpld_reg.len_87_6=1
sff_cpld_reg.bit_offset_87_6=6

sff_cpld_reg.mode_88_6=config
sff_cpld_reg.src_88_6=cpld
sff_cpld_reg.frmt_88_6=bit
sff_cpld_reg.pola_88_6=negative
sff_cpld_reg.addr_88_6=0x00060071
sff_cpld_reg.len_88_6=1
sff_cpld_reg.bit_offset_88_6=7

sff_cpld_reg.mode_89_6=config
sff_cpld_reg.src_89_6=cpld
sff_cpld_reg.frmt_89_6=bit
sff_cpld_reg.pola_89_6=negative
sff_cpld_reg.addr_89_6=0x00060070
sff_cpld_reg.len_89_6=1
sff_cpld_reg.bit_offset_89_6=0

sff_cpld_reg.mode_90_6=config
sff_cpld_reg.src_90_6=cpld
sff_cpld_reg.frmt_90_6=bit
sff_cpld_reg.pola_90_6=negative
sff_cpld_reg.addr_90_6=0x00060070
sff_cpld_reg.len_90_6=1
sff_cpld_reg.bit_offset_90_6=1

sff_cpld_reg.mode_91_6=config
sff_cpld_reg.src_91_6=cpld
sff_cpld_reg.frmt_91_6=bit
sff_cpld_reg.pola_91_6=negative
sff_cpld_reg.addr_91_6=0x00060070
sff_cpld_reg.len_91_6=1
sff_cpld_reg.bit_offset_91_6=2

sff_cpld_reg.mode_92_6=config
sff_cpld_reg.src_92_6=cpld
sff_cpld_reg.frmt_92_6=bit
sff_cpld_reg.pola_92_6=negative
sff_cpld_reg.addr_92_6=0x00060070
sff_cpld_reg.len_92_6=1
sff_cpld_reg.bit_offset_92_6=3

sff_cpld_reg.mode_93_6=config
sff_cpld_reg.src_93_6=cpld
sff_cpld_reg.frmt_93_6=bit
sff_cpld_reg.pola_93_6=negative
sff_cpld_reg.addr_93_6=0x00060070
sff_cpld_reg.len_93_6=1
sff_cpld_reg.bit_offset_93_6=4

sff_cpld_reg.mode_94_6=config
sff_cpld_reg.src_94_6=cpld
sff_cpld_reg.frmt_94_6=bit
sff_cpld_reg.pola_94_6=negative
sff_cpld_reg.addr_94_6=0x00060070
sff_cpld_reg.len_94_6=1
sff_cpld_reg.bit_offset_94_6=5

sff_cpld_reg.mode_95_6=config
sff_cpld_reg.src_95_6=cpld
sff_cpld_reg.frmt_95_6=bit
sff_cpld_reg.pola_95_6=negative
sff_cpld_reg.addr_95_6=0x00060070
sff_cpld_reg.len_95_6=1
sff_cpld_reg.bit_offset_95_6=6

sff_cpld_reg.mode_96_6=config
sff_cpld_reg.src_96_6=cpld
sff_cpld_reg.frmt_96_6=bit
sff_cpld_reg.pola_96_6=negative
sff_cpld_reg.addr_96_6=0x00060070
sff_cpld_reg.len_96_6=1
sff_cpld_reg.bit_offset_96_6=7

sff_cpld_reg.mode_97_6=config
sff_cpld_reg.src_97_6=cpld
sff_cpld_reg.frmt_97_6=bit
sff_cpld_reg.pola_97_6=negative
sff_cpld_reg.addr_97_6=0x00070073
sff_cpld_reg.len_97_6=1
sff_cpld_reg.bit_offset_97_6=0

sff_cpld_reg.mode_98_6=config
sff_cpld_reg.src_98_6=cpld
sff_cpld_reg.frmt_98_6=bit
sff_cpld_reg.pola_98_6=negative
sff_cpld_reg.addr_98_6=0x00070073
sff_cpld_reg.len_98_6=1
sff_cpld_reg.bit_offset_98_6=1

sff_cpld_reg.mode_99_6=config
sff_cpld_reg.src_99_6=cpld
sff_cpld_reg.frmt_99_6=bit
sff_cpld_reg.pola_99_6=negative
sff_cpld_reg.addr_99_6=0x00070073
sff_cpld_reg.len_99_6=1
sff_cpld_reg.bit_offset_99_6=2

sff_cpld_reg.mode_100_6=config
sff_cpld_reg.src_100_6=cpld
sff_cpld_reg.frmt_100_6=bit
sff_cpld_reg.pola_100_6=negative
sff_cpld_reg.addr_100_6=0x00070073
sff_cpld_reg.len_100_6=1
sff_cpld_reg.bit_offset_100_6=3

sff_cpld_reg.mode_101_6=config
sff_cpld_reg.src_101_6=cpld
sff_cpld_reg.frmt_101_6=bit
sff_cpld_reg.pola_101_6=negative
sff_cpld_reg.addr_101_6=0x00070073
sff_cpld_reg.len_101_6=1
sff_cpld_reg.bit_offset_101_6=4

sff_cpld_reg.mode_102_6=config
sff_cpld_reg.src_102_6=cpld
sff_cpld_reg.frmt_102_6=bit
sff_cpld_reg.pola_102_6=negative
sff_cpld_reg.addr_102_6=0x00070073
sff_cpld_reg.len_102_6=1
sff_cpld_reg.bit_offset_102_6=5

sff_cpld_reg.mode_103_6=config
sff_cpld_reg.src_103_6=cpld
sff_cpld_reg.frmt_103_6=bit
sff_cpld_reg.pola_103_6=negative
sff_cpld_reg.addr_103_6=0x00070073
sff_cpld_reg.len_103_6=1
sff_cpld_reg.bit_offset_103_6=6

sff_cpld_reg.mode_104_6=config
sff_cpld_reg.src_104_6=cpld
sff_cpld_reg.frmt_104_6=bit
sff_cpld_reg.pola_104_6=negative
sff_cpld_reg.addr_104_6=0x00070073
sff_cpld_reg.len_104_6=1
sff_cpld_reg.bit_offset_104_6=7

sff_cpld_reg.mode_105_6=config
sff_cpld_reg.src_105_6=cpld
sff_cpld_reg.frmt_105_6=bit
sff_cpld_reg.pola_105_6=negative
sff_cpld_reg.addr_105_6=0x00070072
sff_cpld_reg.len_105_6=1
sff_cpld_reg.bit_offset_105_6=0

sff_cpld_reg.mode_106_6=config
sff_cpld_reg.src_106_6=cpld
sff_cpld_reg.frmt_106_6=bit
sff_cpld_reg.pola_106_6=negative
sff_cpld_reg.addr_106_6=0x00070072
sff_cpld_reg.len_106_6=1
sff_cpld_reg.bit_offset_106_6=1

sff_cpld_reg.mode_107_6=config
sff_cpld_reg.src_107_6=cpld
sff_cpld_reg.frmt_107_6=bit
sff_cpld_reg.pola_107_6=negative
sff_cpld_reg.addr_107_6=0x00070072
sff_cpld_reg.len_107_6=1
sff_cpld_reg.bit_offset_107_6=2

sff_cpld_reg.mode_108_6=config
sff_cpld_reg.src_108_6=cpld
sff_cpld_reg.frmt_108_6=bit
sff_cpld_reg.pola_108_6=negative
sff_cpld_reg.addr_108_6=0x00070072
sff_cpld_reg.len_108_6=1
sff_cpld_reg.bit_offset_108_6=3

sff_cpld_reg.mode_109_6=config
sff_cpld_reg.src_109_6=cpld
sff_cpld_reg.frmt_109_6=bit
sff_cpld_reg.pola_109_6=negative
sff_cpld_reg.addr_109_6=0x00070072
sff_cpld_reg.len_109_6=1
sff_cpld_reg.bit_offset_109_6=4

sff_cpld_reg.mode_110_6=config
sff_cpld_reg.src_110_6=cpld
sff_cpld_reg.frmt_110_6=bit
sff_cpld_reg.pola_110_6=negative
sff_cpld_reg.addr_110_6=0x00070072
sff_cpld_reg.len_110_6=1
sff_cpld_reg.bit_offset_110_6=5

sff_cpld_reg.mode_111_6=config
sff_cpld_reg.src_111_6=cpld
sff_cpld_reg.frmt_111_6=bit
sff_cpld_reg.pola_111_6=negative
sff_cpld_reg.addr_111_6=0x00070072
sff_cpld_reg.len_111_6=1
sff_cpld_reg.bit_offset_111_6=6

sff_cpld_reg.mode_112_6=config
sff_cpld_reg.src_112_6=cpld
sff_cpld_reg.frmt_112_6=bit
sff_cpld_reg.pola_112_6=negative
sff_cpld_reg.addr_112_6=0x00070072
sff_cpld_reg.len_112_6=1
sff_cpld_reg.bit_offset_112_6=7

sff_cpld_reg.mode_113_6=config
sff_cpld_reg.src_113_6=cpld
sff_cpld_reg.frmt_113_6=bit
sff_cpld_reg.pola_113_6=negative
sff_cpld_reg.addr_113_6=0x00070071
sff_cpld_reg.len_113_6=1
sff_cpld_reg.bit_offset_113_6=0

sff_cpld_reg.mode_114_6=config
sff_cpld_reg.src_114_6=cpld
sff_cpld_reg.frmt_114_6=bit
sff_cpld_reg.pola_114_6=negative
sff_cpld_reg.addr_114_6=0x00070071
sff_cpld_reg.len_114_6=1
sff_cpld_reg.bit_offset_114_6=1

sff_cpld_reg.mode_115_6=config
sff_cpld_reg.src_115_6=cpld
sff_cpld_reg.frmt_115_6=bit
sff_cpld_reg.pola_115_6=negative
sff_cpld_reg.addr_115_6=0x00070071
sff_cpld_reg.len_115_6=1
sff_cpld_reg.bit_offset_115_6=2

sff_cpld_reg.mode_116_6=config
sff_cpld_reg.src_116_6=cpld
sff_cpld_reg.frmt_116_6=bit
sff_cpld_reg.pola_116_6=negative
sff_cpld_reg.addr_116_6=0x00070071
sff_cpld_reg.len_116_6=1
sff_cpld_reg.bit_offset_116_6=3

sff_cpld_reg.mode_117_6=config
sff_cpld_reg.src_117_6=cpld
sff_cpld_reg.frmt_117_6=bit
sff_cpld_reg.pola_117_6=negative
sff_cpld_reg.addr_117_6=0x00070071
sff_cpld_reg.len_117_6=1
sff_cpld_reg.bit_offset_117_6=4

sff_cpld_reg.mode_118_6=config
sff_cpld_reg.src_118_6=cpld
sff_cpld_reg.frmt_118_6=bit
sff_cpld_reg.pola_118_6=negative
sff_cpld_reg.addr_118_6=0x00070071
sff_cpld_reg.len_118_6=1
sff_cpld_reg.bit_offset_118_6=5

sff_cpld_reg.mode_119_6=config
sff_cpld_reg.src_119_6=cpld
sff_cpld_reg.frmt_119_6=bit
sff_cpld_reg.pola_119_6=negative
sff_cpld_reg.addr_119_6=0x00070071
sff_cpld_reg.len_119_6=1
sff_cpld_reg.bit_offset_119_6=6

sff_cpld_reg.mode_120_6=config
sff_cpld_reg.src_120_6=cpld
sff_cpld_reg.frmt_120_6=bit
sff_cpld_reg.pola_120_6=negative
sff_cpld_reg.addr_120_6=0x00070071
sff_cpld_reg.len_120_6=1
sff_cpld_reg.bit_offset_120_6=7

sff_cpld_reg.mode_121_6=config
sff_cpld_reg.src_121_6=cpld
sff_cpld_reg.frmt_121_6=bit
sff_cpld_reg.pola_121_6=negative
sff_cpld_reg.addr_121_6=0x00070070
sff_cpld_reg.len_121_6=1
sff_cpld_reg.bit_offset_121_6=0

sff_cpld_reg.mode_122_6=config
sff_cpld_reg.src_122_6=cpld
sff_cpld_reg.frmt_122_6=bit
sff_cpld_reg.pola_122_6=negative
sff_cpld_reg.addr_122_6=0x00070070
sff_cpld_reg.len_122_6=1
sff_cpld_reg.bit_offset_122_6=1

sff_cpld_reg.mode_123_6=config
sff_cpld_reg.src_123_6=cpld
sff_cpld_reg.frmt_123_6=bit
sff_cpld_reg.pola_123_6=negative
sff_cpld_reg.addr_123_6=0x00070070
sff_cpld_reg.len_123_6=1
sff_cpld_reg.bit_offset_123_6=2

sff_cpld_reg.mode_124_6=config
sff_cpld_reg.src_124_6=cpld
sff_cpld_reg.frmt_124_6=bit
sff_cpld_reg.pola_124_6=negative
sff_cpld_reg.addr_124_6=0x00070070
sff_cpld_reg.len_124_6=1
sff_cpld_reg.bit_offset_124_6=3

sff_cpld_reg.mode_125_6=config
sff_cpld_reg.src_125_6=cpld
sff_cpld_reg.frmt_125_6=bit
sff_cpld_reg.pola_125_6=negative
sff_cpld_reg.addr_125_6=0x00070070
sff_cpld_reg.len_125_6=1
sff_cpld_reg.bit_offset_125_6=4

sff_cpld_reg.mode_126_6=config
sff_cpld_reg.src_126_6=cpld
sff_cpld_reg.frmt_126_6=bit
sff_cpld_reg.pola_126_6=negative
sff_cpld_reg.addr_126_6=0x00070070
sff_cpld_reg.len_126_6=1
sff_cpld_reg.bit_offset_126_6=5

sff_cpld_reg.mode_127_6=config
sff_cpld_reg.src_127_6=cpld
sff_cpld_reg.frmt_127_6=bit
sff_cpld_reg.pola_127_6=negative
sff_cpld_reg.addr_127_6=0x00070070
sff_cpld_reg.len_127_6=1
sff_cpld_reg.bit_offset_127_6=6

sff_cpld_reg.mode_128_6=config
sff_cpld_reg.src_128_6=cpld
sff_cpld_reg.frmt_128_6=bit
sff_cpld_reg.pola_128_6=negative
sff_cpld_reg.addr_128_6=0x00070070
sff_cpld_reg.len_128_6=1
sff_cpld_reg.bit_offset_128_6=7

sff_cpld_reg.mode_1_7=config
sff_cpld_reg.src_1_7=cpld
sff_cpld_reg.frmt_1_7=bit
sff_cpld_reg.pola_1_7=positive
sff_cpld_reg.addr_1_7=0x0002007B
sff_cpld_reg.len_1_7=1
sff_cpld_reg.bit_offset_1_7=0

sff_cpld_reg.mode_2_7=config
sff_cpld_reg.src_2_7=cpld
sff_cpld_reg.frmt_2_7=bit
sff_cpld_reg.pola_2_7=positive
sff_cpld_reg.addr_2_7=0x0002007B
sff_cpld_reg.len_2_7=1
sff_cpld_reg.bit_offset_2_7=1

sff_cpld_reg.mode_3_7=config
sff_cpld_reg.src_3_7=cpld
sff_cpld_reg.frmt_3_7=bit
sff_cpld_reg.pola_3_7=positive
sff_cpld_reg.addr_3_7=0x0002007B
sff_cpld_reg.len_3_7=1
sff_cpld_reg.bit_offset_3_7=2

sff_cpld_reg.mode_4_7=config
sff_cpld_reg.src_4_7=cpld
sff_cpld_reg.frmt_4_7=bit
sff_cpld_reg.pola_4_7=positive
sff_cpld_reg.addr_4_7=0x0002007B
sff_cpld_reg.len_4_7=1
sff_cpld_reg.bit_offset_4_7=3

sff_cpld_reg.mode_5_7=config
sff_cpld_reg.src_5_7=cpld
sff_cpld_reg.frmt_5_7=bit
sff_cpld_reg.pola_5_7=positive
sff_cpld_reg.addr_5_7=0x0002007B
sff_cpld_reg.len_5_7=1
sff_cpld_reg.bit_offset_5_7=4

sff_cpld_reg.mode_6_7=config
sff_cpld_reg.src_6_7=cpld
sff_cpld_reg.frmt_6_7=bit
sff_cpld_reg.pola_6_7=positive
sff_cpld_reg.addr_6_7=0x0002007B
sff_cpld_reg.len_6_7=1
sff_cpld_reg.bit_offset_6_7=5

sff_cpld_reg.mode_7_7=config
sff_cpld_reg.src_7_7=cpld
sff_cpld_reg.frmt_7_7=bit
sff_cpld_reg.pola_7_7=positive
sff_cpld_reg.addr_7_7=0x0002007B
sff_cpld_reg.len_7_7=1
sff_cpld_reg.bit_offset_7_7=6

sff_cpld_reg.mode_8_7=config
sff_cpld_reg.src_8_7=cpld
sff_cpld_reg.frmt_8_7=bit
sff_cpld_reg.pola_8_7=positive
sff_cpld_reg.addr_8_7=0x0002007B
sff_cpld_reg.len_8_7=1
sff_cpld_reg.bit_offset_8_7=7

sff_cpld_reg.mode_9_7=config
sff_cpld_reg.src_9_7=cpld
sff_cpld_reg.frmt_9_7=bit
sff_cpld_reg.pola_9_7=positive
sff_cpld_reg.addr_9_7=0x0002007A
sff_cpld_reg.len_9_7=1
sff_cpld_reg.bit_offset_9_7=0

sff_cpld_reg.mode_10_7=config
sff_cpld_reg.src_10_7=cpld
sff_cpld_reg.frmt_10_7=bit
sff_cpld_reg.pola_10_7=positive
sff_cpld_reg.addr_10_7=0x0002007A
sff_cpld_reg.len_10_7=1
sff_cpld_reg.bit_offset_10_7=1

sff_cpld_reg.mode_11_7=config
sff_cpld_reg.src_11_7=cpld
sff_cpld_reg.frmt_11_7=bit
sff_cpld_reg.pola_11_7=positive
sff_cpld_reg.addr_11_7=0x0002007A
sff_cpld_reg.len_11_7=1
sff_cpld_reg.bit_offset_11_7=2

sff_cpld_reg.mode_12_7=config
sff_cpld_reg.src_12_7=cpld
sff_cpld_reg.frmt_12_7=bit
sff_cpld_reg.pola_12_7=positive
sff_cpld_reg.addr_12_7=0x0002007A
sff_cpld_reg.len_12_7=1
sff_cpld_reg.bit_offset_12_7=3

sff_cpld_reg.mode_13_7=config
sff_cpld_reg.src_13_7=cpld
sff_cpld_reg.frmt_13_7=bit
sff_cpld_reg.pola_13_7=positive
sff_cpld_reg.addr_13_7=0x0002007A
sff_cpld_reg.len_13_7=1
sff_cpld_reg.bit_offset_13_7=4

sff_cpld_reg.mode_14_7=config
sff_cpld_reg.src_14_7=cpld
sff_cpld_reg.frmt_14_7=bit
sff_cpld_reg.pola_14_7=positive
sff_cpld_reg.addr_14_7=0x0002007A
sff_cpld_reg.len_14_7=1
sff_cpld_reg.bit_offset_14_7=5

sff_cpld_reg.mode_15_7=config
sff_cpld_reg.src_15_7=cpld
sff_cpld_reg.frmt_15_7=bit
sff_cpld_reg.pola_15_7=positive
sff_cpld_reg.addr_15_7=0x0002007A
sff_cpld_reg.len_15_7=1
sff_cpld_reg.bit_offset_15_7=6

sff_cpld_reg.mode_16_7=config
sff_cpld_reg.src_16_7=cpld
sff_cpld_reg.frmt_16_7=bit
sff_cpld_reg.pola_16_7=positive
sff_cpld_reg.addr_16_7=0x0002007A
sff_cpld_reg.len_16_7=1
sff_cpld_reg.bit_offset_16_7=7

sff_cpld_reg.mode_17_7=config
sff_cpld_reg.src_17_7=cpld
sff_cpld_reg.frmt_17_7=bit
sff_cpld_reg.pola_17_7=positive
sff_cpld_reg.addr_17_7=0x00020079
sff_cpld_reg.len_17_7=1
sff_cpld_reg.bit_offset_17_7=0

sff_cpld_reg.mode_18_7=config
sff_cpld_reg.src_18_7=cpld
sff_cpld_reg.frmt_18_7=bit
sff_cpld_reg.pola_18_7=positive
sff_cpld_reg.addr_18_7=0x00020079
sff_cpld_reg.len_18_7=1
sff_cpld_reg.bit_offset_18_7=1

sff_cpld_reg.mode_19_7=config
sff_cpld_reg.src_19_7=cpld
sff_cpld_reg.frmt_19_7=bit
sff_cpld_reg.pola_19_7=positive
sff_cpld_reg.addr_19_7=0x00020079
sff_cpld_reg.len_19_7=1
sff_cpld_reg.bit_offset_19_7=2

sff_cpld_reg.mode_20_7=config
sff_cpld_reg.src_20_7=cpld
sff_cpld_reg.frmt_20_7=bit
sff_cpld_reg.pola_20_7=positive
sff_cpld_reg.addr_20_7=0x00020079
sff_cpld_reg.len_20_7=1
sff_cpld_reg.bit_offset_20_7=3

sff_cpld_reg.mode_21_7=config
sff_cpld_reg.src_21_7=cpld
sff_cpld_reg.frmt_21_7=bit
sff_cpld_reg.pola_21_7=positive
sff_cpld_reg.addr_21_7=0x00020079
sff_cpld_reg.len_21_7=1
sff_cpld_reg.bit_offset_21_7=4

sff_cpld_reg.mode_22_7=config
sff_cpld_reg.src_22_7=cpld
sff_cpld_reg.frmt_22_7=bit
sff_cpld_reg.pola_22_7=positive
sff_cpld_reg.addr_22_7=0x00020079
sff_cpld_reg.len_22_7=1
sff_cpld_reg.bit_offset_22_7=5

sff_cpld_reg.mode_23_7=config
sff_cpld_reg.src_23_7=cpld
sff_cpld_reg.frmt_23_7=bit
sff_cpld_reg.pola_23_7=positive
sff_cpld_reg.addr_23_7=0x00020079
sff_cpld_reg.len_23_7=1
sff_cpld_reg.bit_offset_23_7=6

sff_cpld_reg.mode_24_7=config
sff_cpld_reg.src_24_7=cpld
sff_cpld_reg.frmt_24_7=bit
sff_cpld_reg.pola_24_7=positive
sff_cpld_reg.addr_24_7=0x00020079
sff_cpld_reg.len_24_7=1
sff_cpld_reg.bit_offset_24_7=7

sff_cpld_reg.mode_25_7=config
sff_cpld_reg.src_25_7=cpld
sff_cpld_reg.frmt_25_7=bit
sff_cpld_reg.pola_25_7=positive
sff_cpld_reg.addr_25_7=0x00020078
sff_cpld_reg.len_25_7=1
sff_cpld_reg.bit_offset_25_7=0

sff_cpld_reg.mode_26_7=config
sff_cpld_reg.src_26_7=cpld
sff_cpld_reg.frmt_26_7=bit
sff_cpld_reg.pola_26_7=positive
sff_cpld_reg.addr_26_7=0x00020078
sff_cpld_reg.len_26_7=1
sff_cpld_reg.bit_offset_26_7=1

sff_cpld_reg.mode_27_7=config
sff_cpld_reg.src_27_7=cpld
sff_cpld_reg.frmt_27_7=bit
sff_cpld_reg.pola_27_7=positive
sff_cpld_reg.addr_27_7=0x00020078
sff_cpld_reg.len_27_7=1
sff_cpld_reg.bit_offset_27_7=2

sff_cpld_reg.mode_28_7=config
sff_cpld_reg.src_28_7=cpld
sff_cpld_reg.frmt_28_7=bit
sff_cpld_reg.pola_28_7=positive
sff_cpld_reg.addr_28_7=0x00020078
sff_cpld_reg.len_28_7=1
sff_cpld_reg.bit_offset_28_7=3

sff_cpld_reg.mode_29_7=config
sff_cpld_reg.src_29_7=cpld
sff_cpld_reg.frmt_29_7=bit
sff_cpld_reg.pola_29_7=positive
sff_cpld_reg.addr_29_7=0x00020078
sff_cpld_reg.len_29_7=1
sff_cpld_reg.bit_offset_29_7=4

sff_cpld_reg.mode_30_7=config
sff_cpld_reg.src_30_7=cpld
sff_cpld_reg.frmt_30_7=bit
sff_cpld_reg.pola_30_7=positive
sff_cpld_reg.addr_30_7=0x00020078
sff_cpld_reg.len_30_7=1
sff_cpld_reg.bit_offset_30_7=5

sff_cpld_reg.mode_31_7=config
sff_cpld_reg.src_31_7=cpld
sff_cpld_reg.frmt_31_7=bit
sff_cpld_reg.pola_31_7=positive
sff_cpld_reg.addr_31_7=0x00020078
sff_cpld_reg.len_31_7=1
sff_cpld_reg.bit_offset_31_7=6

sff_cpld_reg.mode_32_7=config
sff_cpld_reg.src_32_7=cpld
sff_cpld_reg.frmt_32_7=bit
sff_cpld_reg.pola_32_7=positive
sff_cpld_reg.addr_32_7=0x00020078
sff_cpld_reg.len_32_7=1
sff_cpld_reg.bit_offset_32_7=7

sff_cpld_reg.mode_33_7=config
sff_cpld_reg.src_33_7=cpld
sff_cpld_reg.frmt_33_7=bit
sff_cpld_reg.pola_33_7=positive
sff_cpld_reg.addr_33_7=0x00050078
sff_cpld_reg.len_33_7=1
sff_cpld_reg.bit_offset_33_7=0

sff_cpld_reg.mode_34_7=config
sff_cpld_reg.src_34_7=cpld
sff_cpld_reg.frmt_34_7=bit
sff_cpld_reg.pola_34_7=positive
sff_cpld_reg.addr_34_7=0x00050078
sff_cpld_reg.len_34_7=1
sff_cpld_reg.bit_offset_34_7=1

sff_cpld_reg.mode_35_7=config
sff_cpld_reg.src_35_7=cpld
sff_cpld_reg.frmt_35_7=bit
sff_cpld_reg.pola_35_7=positive
sff_cpld_reg.addr_35_7=0x00050078
sff_cpld_reg.len_35_7=1
sff_cpld_reg.bit_offset_35_7=2

sff_cpld_reg.mode_36_7=config
sff_cpld_reg.src_36_7=cpld
sff_cpld_reg.frmt_36_7=bit
sff_cpld_reg.pola_36_7=positive
sff_cpld_reg.addr_36_7=0x00050078
sff_cpld_reg.len_36_7=1
sff_cpld_reg.bit_offset_36_7=3

sff_cpld_reg.mode_37_7=config
sff_cpld_reg.src_37_7=cpld
sff_cpld_reg.frmt_37_7=bit
sff_cpld_reg.pola_37_7=positive
sff_cpld_reg.addr_37_7=0x00050077
sff_cpld_reg.len_37_7=1
sff_cpld_reg.bit_offset_37_7=0

sff_cpld_reg.mode_38_7=config
sff_cpld_reg.src_38_7=cpld
sff_cpld_reg.frmt_38_7=bit
sff_cpld_reg.pola_38_7=positive
sff_cpld_reg.addr_38_7=0x00050077
sff_cpld_reg.len_38_7=1
sff_cpld_reg.bit_offset_38_7=1

sff_cpld_reg.mode_39_7=config
sff_cpld_reg.src_39_7=cpld
sff_cpld_reg.frmt_39_7=bit
sff_cpld_reg.pola_39_7=positive
sff_cpld_reg.addr_39_7=0x00050077
sff_cpld_reg.len_39_7=1
sff_cpld_reg.bit_offset_39_7=2

sff_cpld_reg.mode_40_7=config
sff_cpld_reg.src_40_7=cpld
sff_cpld_reg.frmt_40_7=bit
sff_cpld_reg.pola_40_7=positive
sff_cpld_reg.addr_40_7=0x00050077
sff_cpld_reg.len_40_7=1
sff_cpld_reg.bit_offset_40_7=3

sff_cpld_reg.mode_41_7=config
sff_cpld_reg.src_41_7=cpld
sff_cpld_reg.frmt_41_7=bit
sff_cpld_reg.pola_41_7=positive
sff_cpld_reg.addr_41_7=0x00050077
sff_cpld_reg.len_41_7=1
sff_cpld_reg.bit_offset_41_7=4

sff_cpld_reg.mode_42_7=config
sff_cpld_reg.src_42_7=cpld
sff_cpld_reg.frmt_42_7=bit
sff_cpld_reg.pola_42_7=positive
sff_cpld_reg.addr_42_7=0x00050077
sff_cpld_reg.len_42_7=1
sff_cpld_reg.bit_offset_42_7=5

sff_cpld_reg.mode_43_7=config
sff_cpld_reg.src_43_7=cpld
sff_cpld_reg.frmt_43_7=bit
sff_cpld_reg.pola_43_7=positive
sff_cpld_reg.addr_43_7=0x00060085
sff_cpld_reg.len_43_7=1
sff_cpld_reg.bit_offset_43_7=0

sff_cpld_reg.mode_44_7=config
sff_cpld_reg.src_44_7=cpld
sff_cpld_reg.frmt_44_7=bit
sff_cpld_reg.pola_44_7=positive
sff_cpld_reg.addr_44_7=0x00060085
sff_cpld_reg.len_44_7=1
sff_cpld_reg.bit_offset_44_7=1

sff_cpld_reg.mode_45_7=config
sff_cpld_reg.src_45_7=cpld
sff_cpld_reg.frmt_45_7=bit
sff_cpld_reg.pola_45_7=positive
sff_cpld_reg.addr_45_7=0x00060085
sff_cpld_reg.len_45_7=1
sff_cpld_reg.bit_offset_45_7=2

sff_cpld_reg.mode_46_7=config
sff_cpld_reg.src_46_7=cpld
sff_cpld_reg.frmt_46_7=bit
sff_cpld_reg.pola_46_7=positive
sff_cpld_reg.addr_46_7=0x00060085
sff_cpld_reg.len_46_7=1
sff_cpld_reg.bit_offset_46_7=3

sff_cpld_reg.mode_47_7=config
sff_cpld_reg.src_47_7=cpld
sff_cpld_reg.frmt_47_7=bit
sff_cpld_reg.pola_47_7=positive
sff_cpld_reg.addr_47_7=0x00060085
sff_cpld_reg.len_47_7=1
sff_cpld_reg.bit_offset_47_7=4

sff_cpld_reg.mode_48_7=config
sff_cpld_reg.src_48_7=cpld
sff_cpld_reg.frmt_48_7=bit
sff_cpld_reg.pola_48_7=positive
sff_cpld_reg.addr_48_7=0x00060085
sff_cpld_reg.len_48_7=1
sff_cpld_reg.bit_offset_48_7=5

sff_cpld_reg.mode_49_7=config
sff_cpld_reg.src_49_7=cpld
sff_cpld_reg.frmt_49_7=bit
sff_cpld_reg.pola_49_7=positive
sff_cpld_reg.addr_49_7=0x00060084
sff_cpld_reg.len_49_7=1
sff_cpld_reg.bit_offset_49_7=0

sff_cpld_reg.mode_50_7=config
sff_cpld_reg.src_50_7=cpld
sff_cpld_reg.frmt_50_7=bit
sff_cpld_reg.pola_50_7=positive
sff_cpld_reg.addr_50_7=0x00060084
sff_cpld_reg.len_50_7=1
sff_cpld_reg.bit_offset_50_7=1

sff_cpld_reg.mode_51_7=config
sff_cpld_reg.src_51_7=cpld
sff_cpld_reg.frmt_51_7=bit
sff_cpld_reg.pola_51_7=positive
sff_cpld_reg.addr_51_7=0x00060084
sff_cpld_reg.len_51_7=1
sff_cpld_reg.bit_offset_51_7=2

sff_cpld_reg.mode_52_7=config
sff_cpld_reg.src_52_7=cpld
sff_cpld_reg.frmt_52_7=bit
sff_cpld_reg.pola_52_7=positive
sff_cpld_reg.addr_52_7=0x00060084
sff_cpld_reg.len_52_7=1
sff_cpld_reg.bit_offset_52_7=3

sff_cpld_reg.mode_53_7=config
sff_cpld_reg.src_53_7=cpld
sff_cpld_reg.frmt_53_7=bit
sff_cpld_reg.pola_53_7=positive
sff_cpld_reg.addr_53_7=0x00060084
sff_cpld_reg.len_53_7=1
sff_cpld_reg.bit_offset_53_7=4

sff_cpld_reg.mode_54_7=config
sff_cpld_reg.src_54_7=cpld
sff_cpld_reg.frmt_54_7=bit
sff_cpld_reg.pola_54_7=positive
sff_cpld_reg.addr_54_7=0x00060084
sff_cpld_reg.len_54_7=1
sff_cpld_reg.bit_offset_54_7=5

sff_cpld_reg.mode_55_7=config
sff_cpld_reg.src_55_7=cpld
sff_cpld_reg.frmt_55_7=bit
sff_cpld_reg.pola_55_7=positive
sff_cpld_reg.addr_55_7=0x00060084
sff_cpld_reg.len_55_7=1
sff_cpld_reg.bit_offset_55_7=6

sff_cpld_reg.mode_56_7=config
sff_cpld_reg.src_56_7=cpld
sff_cpld_reg.frmt_56_7=bit
sff_cpld_reg.pola_56_7=positive
sff_cpld_reg.addr_56_7=0x00060084
sff_cpld_reg.len_56_7=1
sff_cpld_reg.bit_offset_56_7=7

sff_cpld_reg.mode_57_7=config
sff_cpld_reg.src_57_7=cpld
sff_cpld_reg.frmt_57_7=bit
sff_cpld_reg.pola_57_7=positive
sff_cpld_reg.addr_57_7=0x00060083
sff_cpld_reg.len_57_7=1
sff_cpld_reg.bit_offset_57_7=0

sff_cpld_reg.mode_58_7=config
sff_cpld_reg.src_58_7=cpld
sff_cpld_reg.frmt_58_7=bit
sff_cpld_reg.pola_58_7=positive
sff_cpld_reg.addr_58_7=0x00060083
sff_cpld_reg.len_58_7=1
sff_cpld_reg.bit_offset_58_7=1

sff_cpld_reg.mode_59_7=config
sff_cpld_reg.src_59_7=cpld
sff_cpld_reg.frmt_59_7=bit
sff_cpld_reg.pola_59_7=positive
sff_cpld_reg.addr_59_7=0x00060083
sff_cpld_reg.len_59_7=1
sff_cpld_reg.bit_offset_59_7=2

sff_cpld_reg.mode_60_7=config
sff_cpld_reg.src_60_7=cpld
sff_cpld_reg.frmt_60_7=bit
sff_cpld_reg.pola_60_7=positive
sff_cpld_reg.addr_60_7=0x00060083
sff_cpld_reg.len_60_7=1
sff_cpld_reg.bit_offset_60_7=3

sff_cpld_reg.mode_61_7=config
sff_cpld_reg.src_61_7=cpld
sff_cpld_reg.frmt_61_7=bit
sff_cpld_reg.pola_61_7=positive
sff_cpld_reg.addr_61_7=0x00060083
sff_cpld_reg.len_61_7=1
sff_cpld_reg.bit_offset_61_7=4

sff_cpld_reg.mode_62_7=config
sff_cpld_reg.src_62_7=cpld
sff_cpld_reg.frmt_62_7=bit
sff_cpld_reg.pola_62_7=positive
sff_cpld_reg.addr_62_7=0x00060083
sff_cpld_reg.len_62_7=1
sff_cpld_reg.bit_offset_62_7=5

sff_cpld_reg.mode_63_7=config
sff_cpld_reg.src_63_7=cpld
sff_cpld_reg.frmt_63_7=bit
sff_cpld_reg.pola_63_7=positive
sff_cpld_reg.addr_63_7=0x00060083
sff_cpld_reg.len_63_7=1
sff_cpld_reg.bit_offset_63_7=6

sff_cpld_reg.mode_64_7=config
sff_cpld_reg.src_64_7=cpld
sff_cpld_reg.frmt_64_7=bit
sff_cpld_reg.pola_64_7=positive
sff_cpld_reg.addr_64_7=0x00060083
sff_cpld_reg.len_64_7=1
sff_cpld_reg.bit_offset_64_7=7

sff_cpld_reg.mode_65_7=config
sff_cpld_reg.src_65_7=cpld
sff_cpld_reg.frmt_65_7=bit
sff_cpld_reg.pola_65_7=positive
sff_cpld_reg.addr_65_7=0x00050077
sff_cpld_reg.len_65_7=1
sff_cpld_reg.bit_offset_65_7=6

sff_cpld_reg.mode_66_7=config
sff_cpld_reg.src_66_7=cpld
sff_cpld_reg.frmt_66_7=bit
sff_cpld_reg.pola_66_7=positive
sff_cpld_reg.addr_66_7=0x00050077
sff_cpld_reg.len_66_7=1
sff_cpld_reg.bit_offset_66_7=7

sff_cpld_reg.mode_67_7=config
sff_cpld_reg.src_67_7=cpld
sff_cpld_reg.frmt_67_7=bit
sff_cpld_reg.pola_67_7=positive
sff_cpld_reg.addr_67_7=0x00050076
sff_cpld_reg.len_67_7=1
sff_cpld_reg.bit_offset_67_7=0

sff_cpld_reg.mode_68_7=config
sff_cpld_reg.src_68_7=cpld
sff_cpld_reg.frmt_68_7=bit
sff_cpld_reg.pola_68_7=positive
sff_cpld_reg.addr_68_7=0x00050076
sff_cpld_reg.len_68_7=1
sff_cpld_reg.bit_offset_68_7=1

sff_cpld_reg.mode_69_7=config
sff_cpld_reg.src_69_7=cpld
sff_cpld_reg.frmt_69_7=bit
sff_cpld_reg.pola_69_7=positive
sff_cpld_reg.addr_69_7=0x00050076
sff_cpld_reg.len_69_7=1
sff_cpld_reg.bit_offset_69_7=2

sff_cpld_reg.mode_70_7=config
sff_cpld_reg.src_70_7=cpld
sff_cpld_reg.frmt_70_7=bit
sff_cpld_reg.pola_70_7=positive
sff_cpld_reg.addr_70_7=0x00050076
sff_cpld_reg.len_70_7=1
sff_cpld_reg.bit_offset_70_7=3

sff_cpld_reg.mode_71_7=config
sff_cpld_reg.src_71_7=cpld
sff_cpld_reg.frmt_71_7=bit
sff_cpld_reg.pola_71_7=positive
sff_cpld_reg.addr_71_7=0x00050076
sff_cpld_reg.len_71_7=1
sff_cpld_reg.bit_offset_71_7=4

sff_cpld_reg.mode_72_7=config
sff_cpld_reg.src_72_7=cpld
sff_cpld_reg.frmt_72_7=bit
sff_cpld_reg.pola_72_7=positive
sff_cpld_reg.addr_72_7=0x00050076
sff_cpld_reg.len_72_7=1
sff_cpld_reg.bit_offset_72_7=5

sff_cpld_reg.mode_73_7=config
sff_cpld_reg.src_73_7=cpld
sff_cpld_reg.frmt_73_7=bit
sff_cpld_reg.pola_73_7=positive
sff_cpld_reg.addr_73_7=0x00050076
sff_cpld_reg.len_73_7=1
sff_cpld_reg.bit_offset_73_7=6

sff_cpld_reg.mode_74_7=config
sff_cpld_reg.src_74_7=cpld
sff_cpld_reg.frmt_74_7=bit
sff_cpld_reg.pola_74_7=positive
sff_cpld_reg.addr_74_7=0x00050076
sff_cpld_reg.len_74_7=1
sff_cpld_reg.bit_offset_74_7=7

sff_cpld_reg.mode_75_7=config
sff_cpld_reg.src_75_7=cpld
sff_cpld_reg.frmt_75_7=bit
sff_cpld_reg.pola_75_7=positive
sff_cpld_reg.addr_75_7=0x00060082
sff_cpld_reg.len_75_7=1
sff_cpld_reg.bit_offset_75_7=0

sff_cpld_reg.mode_76_7=config
sff_cpld_reg.src_76_7=cpld
sff_cpld_reg.frmt_76_7=bit
sff_cpld_reg.pola_76_7=positive
sff_cpld_reg.addr_76_7=0x00060082
sff_cpld_reg.len_76_7=1
sff_cpld_reg.bit_offset_76_7=1

sff_cpld_reg.mode_77_7=config
sff_cpld_reg.src_77_7=cpld
sff_cpld_reg.frmt_77_7=bit
sff_cpld_reg.pola_77_7=positive
sff_cpld_reg.addr_77_7=0x00060082
sff_cpld_reg.len_77_7=1
sff_cpld_reg.bit_offset_77_7=2

sff_cpld_reg.mode_78_7=config
sff_cpld_reg.src_78_7=cpld
sff_cpld_reg.frmt_78_7=bit
sff_cpld_reg.pola_78_7=positive
sff_cpld_reg.addr_78_7=0x00060082
sff_cpld_reg.len_78_7=1
sff_cpld_reg.bit_offset_78_7=3

sff_cpld_reg.mode_79_7=config
sff_cpld_reg.src_79_7=cpld
sff_cpld_reg.frmt_79_7=bit
sff_cpld_reg.pola_79_7=positive
sff_cpld_reg.addr_79_7=0x00060082
sff_cpld_reg.len_79_7=1
sff_cpld_reg.bit_offset_79_7=4

sff_cpld_reg.mode_80_7=config
sff_cpld_reg.src_80_7=cpld
sff_cpld_reg.frmt_80_7=bit
sff_cpld_reg.pola_80_7=positive
sff_cpld_reg.addr_80_7=0x00060082
sff_cpld_reg.len_80_7=1
sff_cpld_reg.bit_offset_80_7=5

sff_cpld_reg.mode_81_7=config
sff_cpld_reg.src_81_7=cpld
sff_cpld_reg.frmt_81_7=bit
sff_cpld_reg.pola_81_7=positive
sff_cpld_reg.addr_81_7=0x00060081
sff_cpld_reg.len_81_7=1
sff_cpld_reg.bit_offset_81_7=0

sff_cpld_reg.mode_82_7=config
sff_cpld_reg.src_82_7=cpld
sff_cpld_reg.frmt_82_7=bit
sff_cpld_reg.pola_82_7=positive
sff_cpld_reg.addr_82_7=0x00060081
sff_cpld_reg.len_82_7=1
sff_cpld_reg.bit_offset_82_7=1

sff_cpld_reg.mode_83_7=config
sff_cpld_reg.src_83_7=cpld
sff_cpld_reg.frmt_83_7=bit
sff_cpld_reg.pola_83_7=positive
sff_cpld_reg.addr_83_7=0x00060081
sff_cpld_reg.len_83_7=1
sff_cpld_reg.bit_offset_83_7=2

sff_cpld_reg.mode_84_7=config
sff_cpld_reg.src_84_7=cpld
sff_cpld_reg.frmt_84_7=bit
sff_cpld_reg.pola_84_7=positive
sff_cpld_reg.addr_84_7=0x00060081
sff_cpld_reg.len_84_7=1
sff_cpld_reg.bit_offset_84_7=3

sff_cpld_reg.mode_85_7=config
sff_cpld_reg.src_85_7=cpld
sff_cpld_reg.frmt_85_7=bit
sff_cpld_reg.pola_85_7=positive
sff_cpld_reg.addr_85_7=0x00060081
sff_cpld_reg.len_85_7=1
sff_cpld_reg.bit_offset_85_7=4

sff_cpld_reg.mode_86_7=config
sff_cpld_reg.src_86_7=cpld
sff_cpld_reg.frmt_86_7=bit
sff_cpld_reg.pola_86_7=positive
sff_cpld_reg.addr_86_7=0x00060081
sff_cpld_reg.len_86_7=1
sff_cpld_reg.bit_offset_86_7=5

sff_cpld_reg.mode_87_7=config
sff_cpld_reg.src_87_7=cpld
sff_cpld_reg.frmt_87_7=bit
sff_cpld_reg.pola_87_7=positive
sff_cpld_reg.addr_87_7=0x00060081
sff_cpld_reg.len_87_7=1
sff_cpld_reg.bit_offset_87_7=6

sff_cpld_reg.mode_88_7=config
sff_cpld_reg.src_88_7=cpld
sff_cpld_reg.frmt_88_7=bit
sff_cpld_reg.pola_88_7=positive
sff_cpld_reg.addr_88_7=0x00060081
sff_cpld_reg.len_88_7=1
sff_cpld_reg.bit_offset_88_7=7

sff_cpld_reg.mode_89_7=config
sff_cpld_reg.src_89_7=cpld
sff_cpld_reg.frmt_89_7=bit
sff_cpld_reg.pola_89_7=positive
sff_cpld_reg.addr_89_7=0x00060080
sff_cpld_reg.len_89_7=1
sff_cpld_reg.bit_offset_89_7=0

sff_cpld_reg.mode_90_7=config
sff_cpld_reg.src_90_7=cpld
sff_cpld_reg.frmt_90_7=bit
sff_cpld_reg.pola_90_7=positive
sff_cpld_reg.addr_90_7=0x00060080
sff_cpld_reg.len_90_7=1
sff_cpld_reg.bit_offset_90_7=1

sff_cpld_reg.mode_91_7=config
sff_cpld_reg.src_91_7=cpld
sff_cpld_reg.frmt_91_7=bit
sff_cpld_reg.pola_91_7=positive
sff_cpld_reg.addr_91_7=0x00060080
sff_cpld_reg.len_91_7=1
sff_cpld_reg.bit_offset_91_7=2

sff_cpld_reg.mode_92_7=config
sff_cpld_reg.src_92_7=cpld
sff_cpld_reg.frmt_92_7=bit
sff_cpld_reg.pola_92_7=positive
sff_cpld_reg.addr_92_7=0x00060080
sff_cpld_reg.len_92_7=1
sff_cpld_reg.bit_offset_92_7=3

sff_cpld_reg.mode_93_7=config
sff_cpld_reg.src_93_7=cpld
sff_cpld_reg.frmt_93_7=bit
sff_cpld_reg.pola_93_7=positive
sff_cpld_reg.addr_93_7=0x00060080
sff_cpld_reg.len_93_7=1
sff_cpld_reg.bit_offset_93_7=4

sff_cpld_reg.mode_94_7=config
sff_cpld_reg.src_94_7=cpld
sff_cpld_reg.frmt_94_7=bit
sff_cpld_reg.pola_94_7=positive
sff_cpld_reg.addr_94_7=0x00060080
sff_cpld_reg.len_94_7=1
sff_cpld_reg.bit_offset_94_7=5

sff_cpld_reg.mode_95_7=config
sff_cpld_reg.src_95_7=cpld
sff_cpld_reg.frmt_95_7=bit
sff_cpld_reg.pola_95_7=positive
sff_cpld_reg.addr_95_7=0x00060080
sff_cpld_reg.len_95_7=1
sff_cpld_reg.bit_offset_95_7=6

sff_cpld_reg.mode_96_7=config
sff_cpld_reg.src_96_7=cpld
sff_cpld_reg.frmt_96_7=bit
sff_cpld_reg.pola_96_7=positive
sff_cpld_reg.addr_96_7=0x00060080
sff_cpld_reg.len_96_7=1
sff_cpld_reg.bit_offset_96_7=7

sff_cpld_reg.mode_97_7=config
sff_cpld_reg.src_97_7=cpld
sff_cpld_reg.frmt_97_7=bit
sff_cpld_reg.pola_97_7=positive
sff_cpld_reg.addr_97_7=0x0007007B
sff_cpld_reg.len_97_7=1
sff_cpld_reg.bit_offset_97_7=0

sff_cpld_reg.mode_98_7=config
sff_cpld_reg.src_98_7=cpld
sff_cpld_reg.frmt_98_7=bit
sff_cpld_reg.pola_98_7=positive
sff_cpld_reg.addr_98_7=0x0007007B
sff_cpld_reg.len_98_7=1
sff_cpld_reg.bit_offset_98_7=1

sff_cpld_reg.mode_99_7=config
sff_cpld_reg.src_99_7=cpld
sff_cpld_reg.frmt_99_7=bit
sff_cpld_reg.pola_99_7=positive
sff_cpld_reg.addr_99_7=0x0007007B
sff_cpld_reg.len_99_7=1
sff_cpld_reg.bit_offset_99_7=2

sff_cpld_reg.mode_100_7=config
sff_cpld_reg.src_100_7=cpld
sff_cpld_reg.frmt_100_7=bit
sff_cpld_reg.pola_100_7=positive
sff_cpld_reg.addr_100_7=0x0007007B
sff_cpld_reg.len_100_7=1
sff_cpld_reg.bit_offset_100_7=3

sff_cpld_reg.mode_101_7=config
sff_cpld_reg.src_101_7=cpld
sff_cpld_reg.frmt_101_7=bit
sff_cpld_reg.pola_101_7=positive
sff_cpld_reg.addr_101_7=0x0007007B
sff_cpld_reg.len_101_7=1
sff_cpld_reg.bit_offset_101_7=4

sff_cpld_reg.mode_102_7=config
sff_cpld_reg.src_102_7=cpld
sff_cpld_reg.frmt_102_7=bit
sff_cpld_reg.pola_102_7=positive
sff_cpld_reg.addr_102_7=0x0007007B
sff_cpld_reg.len_102_7=1
sff_cpld_reg.bit_offset_102_7=5

sff_cpld_reg.mode_103_7=config
sff_cpld_reg.src_103_7=cpld
sff_cpld_reg.frmt_103_7=bit
sff_cpld_reg.pola_103_7=positive
sff_cpld_reg.addr_103_7=0x0007007B
sff_cpld_reg.len_103_7=1
sff_cpld_reg.bit_offset_103_7=6

sff_cpld_reg.mode_104_7=config
sff_cpld_reg.src_104_7=cpld
sff_cpld_reg.frmt_104_7=bit
sff_cpld_reg.pola_104_7=positive
sff_cpld_reg.addr_104_7=0x0007007B
sff_cpld_reg.len_104_7=1
sff_cpld_reg.bit_offset_104_7=7

sff_cpld_reg.mode_105_7=config
sff_cpld_reg.src_105_7=cpld
sff_cpld_reg.frmt_105_7=bit
sff_cpld_reg.pola_105_7=positive
sff_cpld_reg.addr_105_7=0x0007007A
sff_cpld_reg.len_105_7=1
sff_cpld_reg.bit_offset_105_7=0

sff_cpld_reg.mode_106_7=config
sff_cpld_reg.src_106_7=cpld
sff_cpld_reg.frmt_106_7=bit
sff_cpld_reg.pola_106_7=positive
sff_cpld_reg.addr_106_7=0x0007007A
sff_cpld_reg.len_106_7=1
sff_cpld_reg.bit_offset_106_7=1

sff_cpld_reg.mode_107_7=config
sff_cpld_reg.src_107_7=cpld
sff_cpld_reg.frmt_107_7=bit
sff_cpld_reg.pola_107_7=positive
sff_cpld_reg.addr_107_7=0x0007007A
sff_cpld_reg.len_107_7=1
sff_cpld_reg.bit_offset_107_7=2

sff_cpld_reg.mode_108_7=config
sff_cpld_reg.src_108_7=cpld
sff_cpld_reg.frmt_108_7=bit
sff_cpld_reg.pola_108_7=positive
sff_cpld_reg.addr_108_7=0x0007007A
sff_cpld_reg.len_108_7=1
sff_cpld_reg.bit_offset_108_7=3

sff_cpld_reg.mode_109_7=config
sff_cpld_reg.src_109_7=cpld
sff_cpld_reg.frmt_109_7=bit
sff_cpld_reg.pola_109_7=positive
sff_cpld_reg.addr_109_7=0x0007007A
sff_cpld_reg.len_109_7=1
sff_cpld_reg.bit_offset_109_7=4

sff_cpld_reg.mode_110_7=config
sff_cpld_reg.src_110_7=cpld
sff_cpld_reg.frmt_110_7=bit
sff_cpld_reg.pola_110_7=positive
sff_cpld_reg.addr_110_7=0x0007007A
sff_cpld_reg.len_110_7=1
sff_cpld_reg.bit_offset_110_7=5

sff_cpld_reg.mode_111_7=config
sff_cpld_reg.src_111_7=cpld
sff_cpld_reg.frmt_111_7=bit
sff_cpld_reg.pola_111_7=positive
sff_cpld_reg.addr_111_7=0x0007007A
sff_cpld_reg.len_111_7=1
sff_cpld_reg.bit_offset_111_7=6

sff_cpld_reg.mode_112_7=config
sff_cpld_reg.src_112_7=cpld
sff_cpld_reg.frmt_112_7=bit
sff_cpld_reg.pola_112_7=positive
sff_cpld_reg.addr_112_7=0x0007007A
sff_cpld_reg.len_112_7=1
sff_cpld_reg.bit_offset_112_7=7

sff_cpld_reg.mode_113_7=config
sff_cpld_reg.src_113_7=cpld
sff_cpld_reg.frmt_113_7=bit
sff_cpld_reg.pola_113_7=positive
sff_cpld_reg.addr_113_7=0x00070079
sff_cpld_reg.len_113_7=1
sff_cpld_reg.bit_offset_113_7=0

sff_cpld_reg.mode_114_7=config
sff_cpld_reg.src_114_7=cpld
sff_cpld_reg.frmt_114_7=bit
sff_cpld_reg.pola_114_7=positive
sff_cpld_reg.addr_114_7=0x00070079
sff_cpld_reg.len_114_7=1
sff_cpld_reg.bit_offset_114_7=1

sff_cpld_reg.mode_115_7=config
sff_cpld_reg.src_115_7=cpld
sff_cpld_reg.frmt_115_7=bit
sff_cpld_reg.pola_115_7=positive
sff_cpld_reg.addr_115_7=0x00070079
sff_cpld_reg.len_115_7=1
sff_cpld_reg.bit_offset_115_7=2

sff_cpld_reg.mode_116_7=config
sff_cpld_reg.src_116_7=cpld
sff_cpld_reg.frmt_116_7=bit
sff_cpld_reg.pola_116_7=positive
sff_cpld_reg.addr_116_7=0x00070079
sff_cpld_reg.len_116_7=1
sff_cpld_reg.bit_offset_116_7=3

sff_cpld_reg.mode_117_7=config
sff_cpld_reg.src_117_7=cpld
sff_cpld_reg.frmt_117_7=bit
sff_cpld_reg.pola_117_7=positive
sff_cpld_reg.addr_117_7=0x00070079
sff_cpld_reg.len_117_7=1
sff_cpld_reg.bit_offset_117_7=4

sff_cpld_reg.mode_118_7=config
sff_cpld_reg.src_118_7=cpld
sff_cpld_reg.frmt_118_7=bit
sff_cpld_reg.pola_118_7=positive
sff_cpld_reg.addr_118_7=0x00070079
sff_cpld_reg.len_118_7=1
sff_cpld_reg.bit_offset_118_7=5

sff_cpld_reg.mode_119_7=config
sff_cpld_reg.src_119_7=cpld
sff_cpld_reg.frmt_119_7=bit
sff_cpld_reg.pola_119_7=positive
sff_cpld_reg.addr_119_7=0x00070079
sff_cpld_reg.len_119_7=1
sff_cpld_reg.bit_offset_119_7=6

sff_cpld_reg.mode_120_7=config
sff_cpld_reg.src_120_7=cpld
sff_cpld_reg.frmt_120_7=bit
sff_cpld_reg.pola_120_7=positive
sff_cpld_reg.addr_120_7=0x00070079
sff_cpld_reg.len_120_7=1
sff_cpld_reg.bit_offset_120_7=7

sff_cpld_reg.mode_121_7=config
sff_cpld_reg.src_121_7=cpld
sff_cpld_reg.frmt_121_7=bit
sff_cpld_reg.pola_121_7=positive
sff_cpld_reg.addr_121_7=0x00070078
sff_cpld_reg.len_121_7=1
sff_cpld_reg.bit_offset_121_7=0

sff_cpld_reg.mode_122_7=config
sff_cpld_reg.src_122_7=cpld
sff_cpld_reg.frmt_122_7=bit
sff_cpld_reg.pola_122_7=positive
sff_cpld_reg.addr_122_7=0x00070078
sff_cpld_reg.len_122_7=1
sff_cpld_reg.bit_offset_122_7=1

sff_cpld_reg.mode_123_7=config
sff_cpld_reg.src_123_7=cpld
sff_cpld_reg.frmt_123_7=bit
sff_cpld_reg.pola_123_7=positive
sff_cpld_reg.addr_123_7=0x00070078
sff_cpld_reg.len_123_7=1
sff_cpld_reg.bit_offset_123_7=2

sff_cpld_reg.mode_124_7=config
sff_cpld_reg.src_124_7=cpld
sff_cpld_reg.frmt_124_7=bit
sff_cpld_reg.pola_124_7=positive
sff_cpld_reg.addr_124_7=0x00070078
sff_cpld_reg.len_124_7=1
sff_cpld_reg.bit_offset_124_7=3

sff_cpld_reg.mode_125_7=config
sff_cpld_reg.src_125_7=cpld
sff_cpld_reg.frmt_125_7=bit
sff_cpld_reg.pola_125_7=positive
sff_cpld_reg.addr_125_7=0x00070078
sff_cpld_reg.len_125_7=1
sff_cpld_reg.bit_offset_125_7=4

sff_cpld_reg.mode_126_7=config
sff_cpld_reg.src_126_7=cpld
sff_cpld_reg.frmt_126_7=bit
sff_cpld_reg.pola_126_7=positive
sff_cpld_reg.addr_126_7=0x00070078
sff_cpld_reg.len_126_7=1
sff_cpld_reg.bit_offset_126_7=5

sff_cpld_reg.mode_127_7=config
sff_cpld_reg.src_127_7=cpld
sff_cpld_reg.frmt_127_7=bit
sff_cpld_reg.pola_127_7=positive
sff_cpld_reg.addr_127_7=0x00070078
sff_cpld_reg.len_127_7=1
sff_cpld_reg.bit_offset_127_7=6

sff_cpld_reg.mode_128_7=config
sff_cpld_reg.src_128_7=cpld
sff_cpld_reg.frmt_128_7=bit
sff_cpld_reg.pola_128_7=positive
sff_cpld_reg.addr_128_7=0x00070078
sff_cpld_reg.len_128_7=1
sff_cpld_reg.bit_offset_128_7=7

sff_cpld_reg.mode_1_8=config
sff_cpld_reg.src_1_8=cpld
sff_cpld_reg.frmt_1_8=bit
sff_cpld_reg.pola_1_8=negative
sff_cpld_reg.addr_1_8=0x00020077
sff_cpld_reg.len_1_8=1
sff_cpld_reg.bit_offset_1_8=0

sff_cpld_reg.mode_2_8=config
sff_cpld_reg.src_2_8=cpld
sff_cpld_reg.frmt_2_8=bit
sff_cpld_reg.pola_2_8=negative
sff_cpld_reg.addr_2_8=0x00020077
sff_cpld_reg.len_2_8=1
sff_cpld_reg.bit_offset_2_8=1

sff_cpld_reg.mode_3_8=config
sff_cpld_reg.src_3_8=cpld
sff_cpld_reg.frmt_3_8=bit
sff_cpld_reg.pola_3_8=negative
sff_cpld_reg.addr_3_8=0x00020077
sff_cpld_reg.len_3_8=1
sff_cpld_reg.bit_offset_3_8=2

sff_cpld_reg.mode_4_8=config
sff_cpld_reg.src_4_8=cpld
sff_cpld_reg.frmt_4_8=bit
sff_cpld_reg.pola_4_8=negative
sff_cpld_reg.addr_4_8=0x00020077
sff_cpld_reg.len_4_8=1
sff_cpld_reg.bit_offset_4_8=3

sff_cpld_reg.mode_5_8=config
sff_cpld_reg.src_5_8=cpld
sff_cpld_reg.frmt_5_8=bit
sff_cpld_reg.pola_5_8=negative
sff_cpld_reg.addr_5_8=0x00020077
sff_cpld_reg.len_5_8=1
sff_cpld_reg.bit_offset_5_8=4

sff_cpld_reg.mode_6_8=config
sff_cpld_reg.src_6_8=cpld
sff_cpld_reg.frmt_6_8=bit
sff_cpld_reg.pola_6_8=negative
sff_cpld_reg.addr_6_8=0x00020077
sff_cpld_reg.len_6_8=1
sff_cpld_reg.bit_offset_6_8=5

sff_cpld_reg.mode_7_8=config
sff_cpld_reg.src_7_8=cpld
sff_cpld_reg.frmt_7_8=bit
sff_cpld_reg.pola_7_8=negative
sff_cpld_reg.addr_7_8=0x00020077
sff_cpld_reg.len_7_8=1
sff_cpld_reg.bit_offset_7_8=6

sff_cpld_reg.mode_8_8=config
sff_cpld_reg.src_8_8=cpld
sff_cpld_reg.frmt_8_8=bit
sff_cpld_reg.pola_8_8=negative
sff_cpld_reg.addr_8_8=0x00020077
sff_cpld_reg.len_8_8=1
sff_cpld_reg.bit_offset_8_8=7

sff_cpld_reg.mode_9_8=config
sff_cpld_reg.src_9_8=cpld
sff_cpld_reg.frmt_9_8=bit
sff_cpld_reg.pola_9_8=negative
sff_cpld_reg.addr_9_8=0x00020076
sff_cpld_reg.len_9_8=1
sff_cpld_reg.bit_offset_9_8=0

sff_cpld_reg.mode_10_8=config
sff_cpld_reg.src_10_8=cpld
sff_cpld_reg.frmt_10_8=bit
sff_cpld_reg.pola_10_8=negative
sff_cpld_reg.addr_10_8=0x00020076
sff_cpld_reg.len_10_8=1
sff_cpld_reg.bit_offset_10_8=1

sff_cpld_reg.mode_11_8=config
sff_cpld_reg.src_11_8=cpld
sff_cpld_reg.frmt_11_8=bit
sff_cpld_reg.pola_11_8=negative
sff_cpld_reg.addr_11_8=0x00020076
sff_cpld_reg.len_11_8=1
sff_cpld_reg.bit_offset_11_8=2

sff_cpld_reg.mode_12_8=config
sff_cpld_reg.src_12_8=cpld
sff_cpld_reg.frmt_12_8=bit
sff_cpld_reg.pola_12_8=negative
sff_cpld_reg.addr_12_8=0x00020076
sff_cpld_reg.len_12_8=1
sff_cpld_reg.bit_offset_12_8=3

sff_cpld_reg.mode_13_8=config
sff_cpld_reg.src_13_8=cpld
sff_cpld_reg.frmt_13_8=bit
sff_cpld_reg.pola_13_8=negative
sff_cpld_reg.addr_13_8=0x00020076
sff_cpld_reg.len_13_8=1
sff_cpld_reg.bit_offset_13_8=4

sff_cpld_reg.mode_14_8=config
sff_cpld_reg.src_14_8=cpld
sff_cpld_reg.frmt_14_8=bit
sff_cpld_reg.pola_14_8=negative
sff_cpld_reg.addr_14_8=0x00020076
sff_cpld_reg.len_14_8=1
sff_cpld_reg.bit_offset_14_8=5

sff_cpld_reg.mode_15_8=config
sff_cpld_reg.src_15_8=cpld
sff_cpld_reg.frmt_15_8=bit
sff_cpld_reg.pola_15_8=negative
sff_cpld_reg.addr_15_8=0x00020076
sff_cpld_reg.len_15_8=1
sff_cpld_reg.bit_offset_15_8=6

sff_cpld_reg.mode_16_8=config
sff_cpld_reg.src_16_8=cpld
sff_cpld_reg.frmt_16_8=bit
sff_cpld_reg.pola_16_8=negative
sff_cpld_reg.addr_16_8=0x00020076
sff_cpld_reg.len_16_8=1
sff_cpld_reg.bit_offset_16_8=7

sff_cpld_reg.mode_17_8=config
sff_cpld_reg.src_17_8=cpld
sff_cpld_reg.frmt_17_8=bit
sff_cpld_reg.pola_17_8=negative
sff_cpld_reg.addr_17_8=0x00020075
sff_cpld_reg.len_17_8=1
sff_cpld_reg.bit_offset_17_8=0

sff_cpld_reg.mode_18_8=config
sff_cpld_reg.src_18_8=cpld
sff_cpld_reg.frmt_18_8=bit
sff_cpld_reg.pola_18_8=negative
sff_cpld_reg.addr_18_8=0x00020075
sff_cpld_reg.len_18_8=1
sff_cpld_reg.bit_offset_18_8=1

sff_cpld_reg.mode_19_8=config
sff_cpld_reg.src_19_8=cpld
sff_cpld_reg.frmt_19_8=bit
sff_cpld_reg.pola_19_8=negative
sff_cpld_reg.addr_19_8=0x00020075
sff_cpld_reg.len_19_8=1
sff_cpld_reg.bit_offset_19_8=2

sff_cpld_reg.mode_20_8=config
sff_cpld_reg.src_20_8=cpld
sff_cpld_reg.frmt_20_8=bit
sff_cpld_reg.pola_20_8=negative
sff_cpld_reg.addr_20_8=0x00020075
sff_cpld_reg.len_20_8=1
sff_cpld_reg.bit_offset_20_8=3

sff_cpld_reg.mode_21_8=config
sff_cpld_reg.src_21_8=cpld
sff_cpld_reg.frmt_21_8=bit
sff_cpld_reg.pola_21_8=negative
sff_cpld_reg.addr_21_8=0x00020075
sff_cpld_reg.len_21_8=1
sff_cpld_reg.bit_offset_21_8=4

sff_cpld_reg.mode_22_8=config
sff_cpld_reg.src_22_8=cpld
sff_cpld_reg.frmt_22_8=bit
sff_cpld_reg.pola_22_8=negative
sff_cpld_reg.addr_22_8=0x00020075
sff_cpld_reg.len_22_8=1
sff_cpld_reg.bit_offset_22_8=5

sff_cpld_reg.mode_23_8=config
sff_cpld_reg.src_23_8=cpld
sff_cpld_reg.frmt_23_8=bit
sff_cpld_reg.pola_23_8=negative
sff_cpld_reg.addr_23_8=0x00020075
sff_cpld_reg.len_23_8=1
sff_cpld_reg.bit_offset_23_8=6

sff_cpld_reg.mode_24_8=config
sff_cpld_reg.src_24_8=cpld
sff_cpld_reg.frmt_24_8=bit
sff_cpld_reg.pola_24_8=negative
sff_cpld_reg.addr_24_8=0x00020075
sff_cpld_reg.len_24_8=1
sff_cpld_reg.bit_offset_24_8=7

sff_cpld_reg.mode_25_8=config
sff_cpld_reg.src_25_8=cpld
sff_cpld_reg.frmt_25_8=bit
sff_cpld_reg.pola_25_8=negative
sff_cpld_reg.addr_25_8=0x00020074
sff_cpld_reg.len_25_8=1
sff_cpld_reg.bit_offset_25_8=0

sff_cpld_reg.mode_26_8=config
sff_cpld_reg.src_26_8=cpld
sff_cpld_reg.frmt_26_8=bit
sff_cpld_reg.pola_26_8=negative
sff_cpld_reg.addr_26_8=0x00020074
sff_cpld_reg.len_26_8=1
sff_cpld_reg.bit_offset_26_8=1

sff_cpld_reg.mode_27_8=config
sff_cpld_reg.src_27_8=cpld
sff_cpld_reg.frmt_27_8=bit
sff_cpld_reg.pola_27_8=negative
sff_cpld_reg.addr_27_8=0x00020074
sff_cpld_reg.len_27_8=1
sff_cpld_reg.bit_offset_27_8=2

sff_cpld_reg.mode_28_8=config
sff_cpld_reg.src_28_8=cpld
sff_cpld_reg.frmt_28_8=bit
sff_cpld_reg.pola_28_8=negative
sff_cpld_reg.addr_28_8=0x00020074
sff_cpld_reg.len_28_8=1
sff_cpld_reg.bit_offset_28_8=3

sff_cpld_reg.mode_29_8=config
sff_cpld_reg.src_29_8=cpld
sff_cpld_reg.frmt_29_8=bit
sff_cpld_reg.pola_29_8=negative
sff_cpld_reg.addr_29_8=0x00020074
sff_cpld_reg.len_29_8=1
sff_cpld_reg.bit_offset_29_8=4

sff_cpld_reg.mode_30_8=config
sff_cpld_reg.src_30_8=cpld
sff_cpld_reg.frmt_30_8=bit
sff_cpld_reg.pola_30_8=negative
sff_cpld_reg.addr_30_8=0x00020074
sff_cpld_reg.len_30_8=1
sff_cpld_reg.bit_offset_30_8=5

sff_cpld_reg.mode_31_8=config
sff_cpld_reg.src_31_8=cpld
sff_cpld_reg.frmt_31_8=bit
sff_cpld_reg.pola_31_8=negative
sff_cpld_reg.addr_31_8=0x00020074
sff_cpld_reg.len_31_8=1
sff_cpld_reg.bit_offset_31_8=6

sff_cpld_reg.mode_32_8=config
sff_cpld_reg.src_32_8=cpld
sff_cpld_reg.frmt_32_8=bit
sff_cpld_reg.pola_32_8=negative
sff_cpld_reg.addr_32_8=0x00020074
sff_cpld_reg.len_32_8=1
sff_cpld_reg.bit_offset_32_8=7

sff_cpld_reg.mode_33_8=config
sff_cpld_reg.src_33_8=cpld
sff_cpld_reg.frmt_33_8=bit
sff_cpld_reg.pola_33_8=negative
sff_cpld_reg.addr_33_8=0x00050075
sff_cpld_reg.len_33_8=1
sff_cpld_reg.bit_offset_33_8=0

sff_cpld_reg.mode_34_8=config
sff_cpld_reg.src_34_8=cpld
sff_cpld_reg.frmt_34_8=bit
sff_cpld_reg.pola_34_8=negative
sff_cpld_reg.addr_34_8=0x00050075
sff_cpld_reg.len_34_8=1
sff_cpld_reg.bit_offset_34_8=1

sff_cpld_reg.mode_35_8=config
sff_cpld_reg.src_35_8=cpld
sff_cpld_reg.frmt_35_8=bit
sff_cpld_reg.pola_35_8=negative
sff_cpld_reg.addr_35_8=0x00050075
sff_cpld_reg.len_35_8=1
sff_cpld_reg.bit_offset_35_8=2

sff_cpld_reg.mode_36_8=config
sff_cpld_reg.src_36_8=cpld
sff_cpld_reg.frmt_36_8=bit
sff_cpld_reg.pola_36_8=negative
sff_cpld_reg.addr_36_8=0x00050075
sff_cpld_reg.len_36_8=1
sff_cpld_reg.bit_offset_36_8=3

sff_cpld_reg.mode_37_8=config
sff_cpld_reg.src_37_8=cpld
sff_cpld_reg.frmt_37_8=bit
sff_cpld_reg.pola_37_8=negative
sff_cpld_reg.addr_37_8=0x00050074
sff_cpld_reg.len_37_8=1
sff_cpld_reg.bit_offset_37_8=0

sff_cpld_reg.mode_38_8=config
sff_cpld_reg.src_38_8=cpld
sff_cpld_reg.frmt_38_8=bit
sff_cpld_reg.pola_38_8=negative
sff_cpld_reg.addr_38_8=0x00050074
sff_cpld_reg.len_38_8=1
sff_cpld_reg.bit_offset_38_8=1

sff_cpld_reg.mode_39_8=config
sff_cpld_reg.src_39_8=cpld
sff_cpld_reg.frmt_39_8=bit
sff_cpld_reg.pola_39_8=negative
sff_cpld_reg.addr_39_8=0x00050074
sff_cpld_reg.len_39_8=1
sff_cpld_reg.bit_offset_39_8=2

sff_cpld_reg.mode_40_8=config
sff_cpld_reg.src_40_8=cpld
sff_cpld_reg.frmt_40_8=bit
sff_cpld_reg.pola_40_8=negative
sff_cpld_reg.addr_40_8=0x00050074
sff_cpld_reg.len_40_8=1
sff_cpld_reg.bit_offset_40_8=3

sff_cpld_reg.mode_41_8=config
sff_cpld_reg.src_41_8=cpld
sff_cpld_reg.frmt_41_8=bit
sff_cpld_reg.pola_41_8=negative
sff_cpld_reg.addr_41_8=0x00050074
sff_cpld_reg.len_41_8=1
sff_cpld_reg.bit_offset_41_8=4

sff_cpld_reg.mode_42_8=config
sff_cpld_reg.src_42_8=cpld
sff_cpld_reg.frmt_42_8=bit
sff_cpld_reg.pola_42_8=negative
sff_cpld_reg.addr_42_8=0x00050074
sff_cpld_reg.len_42_8=1
sff_cpld_reg.bit_offset_42_8=5

sff_cpld_reg.mode_43_8=config
sff_cpld_reg.src_43_8=cpld
sff_cpld_reg.frmt_43_8=bit
sff_cpld_reg.pola_43_8=negative
sff_cpld_reg.addr_43_8=0x0006007B
sff_cpld_reg.len_43_8=1
sff_cpld_reg.bit_offset_43_8=0

sff_cpld_reg.mode_44_8=config
sff_cpld_reg.src_44_8=cpld
sff_cpld_reg.frmt_44_8=bit
sff_cpld_reg.pola_44_8=negative
sff_cpld_reg.addr_44_8=0x0006007B
sff_cpld_reg.len_44_8=1
sff_cpld_reg.bit_offset_44_8=1

sff_cpld_reg.mode_45_8=config
sff_cpld_reg.src_45_8=cpld
sff_cpld_reg.frmt_45_8=bit
sff_cpld_reg.pola_45_8=negative
sff_cpld_reg.addr_45_8=0x0006007B
sff_cpld_reg.len_45_8=1
sff_cpld_reg.bit_offset_45_8=2

sff_cpld_reg.mode_46_8=config
sff_cpld_reg.src_46_8=cpld
sff_cpld_reg.frmt_46_8=bit
sff_cpld_reg.pola_46_8=negative
sff_cpld_reg.addr_46_8=0x0006007B
sff_cpld_reg.len_46_8=1
sff_cpld_reg.bit_offset_46_8=3

sff_cpld_reg.mode_47_8=config
sff_cpld_reg.src_47_8=cpld
sff_cpld_reg.frmt_47_8=bit
sff_cpld_reg.pola_47_8=negative
sff_cpld_reg.addr_47_8=0x0006007B
sff_cpld_reg.len_47_8=1
sff_cpld_reg.bit_offset_47_8=4

sff_cpld_reg.mode_48_8=config
sff_cpld_reg.src_48_8=cpld
sff_cpld_reg.frmt_48_8=bit
sff_cpld_reg.pola_48_8=negative
sff_cpld_reg.addr_48_8=0x0006007B
sff_cpld_reg.len_48_8=1
sff_cpld_reg.bit_offset_48_8=5

sff_cpld_reg.mode_49_8=config
sff_cpld_reg.src_49_8=cpld
sff_cpld_reg.frmt_49_8=bit
sff_cpld_reg.pola_49_8=negative
sff_cpld_reg.addr_49_8=0x0006007A
sff_cpld_reg.len_49_8=1
sff_cpld_reg.bit_offset_49_8=0

sff_cpld_reg.mode_50_8=config
sff_cpld_reg.src_50_8=cpld
sff_cpld_reg.frmt_50_8=bit
sff_cpld_reg.pola_50_8=negative
sff_cpld_reg.addr_50_8=0x0006007A
sff_cpld_reg.len_50_8=1
sff_cpld_reg.bit_offset_50_8=1

sff_cpld_reg.mode_51_8=config
sff_cpld_reg.src_51_8=cpld
sff_cpld_reg.frmt_51_8=bit
sff_cpld_reg.pola_51_8=negative
sff_cpld_reg.addr_51_8=0x0006007A
sff_cpld_reg.len_51_8=1
sff_cpld_reg.bit_offset_51_8=2

sff_cpld_reg.mode_52_8=config
sff_cpld_reg.src_52_8=cpld
sff_cpld_reg.frmt_52_8=bit
sff_cpld_reg.pola_52_8=negative
sff_cpld_reg.addr_52_8=0x0006007A
sff_cpld_reg.len_52_8=1
sff_cpld_reg.bit_offset_52_8=3

sff_cpld_reg.mode_53_8=config
sff_cpld_reg.src_53_8=cpld
sff_cpld_reg.frmt_53_8=bit
sff_cpld_reg.pola_53_8=negative
sff_cpld_reg.addr_53_8=0x0006007A
sff_cpld_reg.len_53_8=1
sff_cpld_reg.bit_offset_53_8=4

sff_cpld_reg.mode_54_8=config
sff_cpld_reg.src_54_8=cpld
sff_cpld_reg.frmt_54_8=bit
sff_cpld_reg.pola_54_8=negative
sff_cpld_reg.addr_54_8=0x0006007A
sff_cpld_reg.len_54_8=1
sff_cpld_reg.bit_offset_54_8=5

sff_cpld_reg.mode_55_8=config
sff_cpld_reg.src_55_8=cpld
sff_cpld_reg.frmt_55_8=bit
sff_cpld_reg.pola_55_8=negative
sff_cpld_reg.addr_55_8=0x0006007A
sff_cpld_reg.len_55_8=1
sff_cpld_reg.bit_offset_55_8=6

sff_cpld_reg.mode_56_8=config
sff_cpld_reg.src_56_8=cpld
sff_cpld_reg.frmt_56_8=bit
sff_cpld_reg.pola_56_8=negative
sff_cpld_reg.addr_56_8=0x0006007A
sff_cpld_reg.len_56_8=1
sff_cpld_reg.bit_offset_56_8=7

sff_cpld_reg.mode_57_8=config
sff_cpld_reg.src_57_8=cpld
sff_cpld_reg.frmt_57_8=bit
sff_cpld_reg.pola_57_8=negative
sff_cpld_reg.addr_57_8=0x00060079
sff_cpld_reg.len_57_8=1
sff_cpld_reg.bit_offset_57_8=0

sff_cpld_reg.mode_58_8=config
sff_cpld_reg.src_58_8=cpld
sff_cpld_reg.frmt_58_8=bit
sff_cpld_reg.pola_58_8=negative
sff_cpld_reg.addr_58_8=0x00060079
sff_cpld_reg.len_58_8=1
sff_cpld_reg.bit_offset_58_8=1

sff_cpld_reg.mode_59_8=config
sff_cpld_reg.src_59_8=cpld
sff_cpld_reg.frmt_59_8=bit
sff_cpld_reg.pola_59_8=negative
sff_cpld_reg.addr_59_8=0x00060079
sff_cpld_reg.len_59_8=1
sff_cpld_reg.bit_offset_59_8=2

sff_cpld_reg.mode_60_8=config
sff_cpld_reg.src_60_8=cpld
sff_cpld_reg.frmt_60_8=bit
sff_cpld_reg.pola_60_8=negative
sff_cpld_reg.addr_60_8=0x00060079
sff_cpld_reg.len_60_8=1
sff_cpld_reg.bit_offset_60_8=3

sff_cpld_reg.mode_61_8=config
sff_cpld_reg.src_61_8=cpld
sff_cpld_reg.frmt_61_8=bit
sff_cpld_reg.pola_61_8=negative
sff_cpld_reg.addr_61_8=0x00060079
sff_cpld_reg.len_61_8=1
sff_cpld_reg.bit_offset_61_8=4

sff_cpld_reg.mode_62_8=config
sff_cpld_reg.src_62_8=cpld
sff_cpld_reg.frmt_62_8=bit
sff_cpld_reg.pola_62_8=negative
sff_cpld_reg.addr_62_8=0x00060079
sff_cpld_reg.len_62_8=1
sff_cpld_reg.bit_offset_62_8=5

sff_cpld_reg.mode_63_8=config
sff_cpld_reg.src_63_8=cpld
sff_cpld_reg.frmt_63_8=bit
sff_cpld_reg.pola_63_8=negative
sff_cpld_reg.addr_63_8=0x00060079
sff_cpld_reg.len_63_8=1
sff_cpld_reg.bit_offset_63_8=6

sff_cpld_reg.mode_64_8=config
sff_cpld_reg.src_64_8=cpld
sff_cpld_reg.frmt_64_8=bit
sff_cpld_reg.pola_64_8=negative
sff_cpld_reg.addr_64_8=0x00060079
sff_cpld_reg.len_64_8=1
sff_cpld_reg.bit_offset_64_8=7

sff_cpld_reg.mode_65_8=config
sff_cpld_reg.src_65_8=cpld
sff_cpld_reg.frmt_65_8=bit
sff_cpld_reg.pola_65_8=negative
sff_cpld_reg.addr_65_8=0x00050074
sff_cpld_reg.len_65_8=1
sff_cpld_reg.bit_offset_65_8=6

sff_cpld_reg.mode_66_8=config
sff_cpld_reg.src_66_8=cpld
sff_cpld_reg.frmt_66_8=bit
sff_cpld_reg.pola_66_8=negative
sff_cpld_reg.addr_66_8=0x00050074
sff_cpld_reg.len_66_8=1
sff_cpld_reg.bit_offset_66_8=7

sff_cpld_reg.mode_67_8=config
sff_cpld_reg.src_67_8=cpld
sff_cpld_reg.frmt_67_8=bit
sff_cpld_reg.pola_67_8=negative
sff_cpld_reg.addr_67_8=0x00050073
sff_cpld_reg.len_67_8=1
sff_cpld_reg.bit_offset_67_8=0

sff_cpld_reg.mode_68_8=config
sff_cpld_reg.src_68_8=cpld
sff_cpld_reg.frmt_68_8=bit
sff_cpld_reg.pola_68_8=negative
sff_cpld_reg.addr_68_8=0x00050073
sff_cpld_reg.len_68_8=1
sff_cpld_reg.bit_offset_68_8=1

sff_cpld_reg.mode_69_8=config
sff_cpld_reg.src_69_8=cpld
sff_cpld_reg.frmt_69_8=bit
sff_cpld_reg.pola_69_8=negative
sff_cpld_reg.addr_69_8=0x00050073
sff_cpld_reg.len_69_8=1
sff_cpld_reg.bit_offset_69_8=2

sff_cpld_reg.mode_70_8=config
sff_cpld_reg.src_70_8=cpld
sff_cpld_reg.frmt_70_8=bit
sff_cpld_reg.pola_70_8=negative
sff_cpld_reg.addr_70_8=0x00050073
sff_cpld_reg.len_70_8=1
sff_cpld_reg.bit_offset_70_8=3

sff_cpld_reg.mode_71_8=config
sff_cpld_reg.src_71_8=cpld
sff_cpld_reg.frmt_71_8=bit
sff_cpld_reg.pola_71_8=negative
sff_cpld_reg.addr_71_8=0x00050073
sff_cpld_reg.len_71_8=1
sff_cpld_reg.bit_offset_71_8=4

sff_cpld_reg.mode_72_8=config
sff_cpld_reg.src_72_8=cpld
sff_cpld_reg.frmt_72_8=bit
sff_cpld_reg.pola_72_8=negative
sff_cpld_reg.addr_72_8=0x00050073
sff_cpld_reg.len_72_8=1
sff_cpld_reg.bit_offset_72_8=5

sff_cpld_reg.mode_73_8=config
sff_cpld_reg.src_73_8=cpld
sff_cpld_reg.frmt_73_8=bit
sff_cpld_reg.pola_73_8=negative
sff_cpld_reg.addr_73_8=0x00050073
sff_cpld_reg.len_73_8=1
sff_cpld_reg.bit_offset_73_8=6

sff_cpld_reg.mode_74_8=config
sff_cpld_reg.src_74_8=cpld
sff_cpld_reg.frmt_74_8=bit
sff_cpld_reg.pola_74_8=negative
sff_cpld_reg.addr_74_8=0x00050073
sff_cpld_reg.len_74_8=1
sff_cpld_reg.bit_offset_74_8=7

sff_cpld_reg.mode_75_8=config
sff_cpld_reg.src_75_8=cpld
sff_cpld_reg.frmt_75_8=bit
sff_cpld_reg.pola_75_8=negative
sff_cpld_reg.addr_75_8=0x00060078
sff_cpld_reg.len_75_8=1
sff_cpld_reg.bit_offset_75_8=0

sff_cpld_reg.mode_76_8=config
sff_cpld_reg.src_76_8=cpld
sff_cpld_reg.frmt_76_8=bit
sff_cpld_reg.pola_76_8=negative
sff_cpld_reg.addr_76_8=0x00060078
sff_cpld_reg.len_76_8=1
sff_cpld_reg.bit_offset_76_8=1

sff_cpld_reg.mode_77_8=config
sff_cpld_reg.src_77_8=cpld
sff_cpld_reg.frmt_77_8=bit
sff_cpld_reg.pola_77_8=negative
sff_cpld_reg.addr_77_8=0x00060078
sff_cpld_reg.len_77_8=1
sff_cpld_reg.bit_offset_77_8=2

sff_cpld_reg.mode_78_8=config
sff_cpld_reg.src_78_8=cpld
sff_cpld_reg.frmt_78_8=bit
sff_cpld_reg.pola_78_8=negative
sff_cpld_reg.addr_78_8=0x00060078
sff_cpld_reg.len_78_8=1
sff_cpld_reg.bit_offset_78_8=3

sff_cpld_reg.mode_79_8=config
sff_cpld_reg.src_79_8=cpld
sff_cpld_reg.frmt_79_8=bit
sff_cpld_reg.pola_79_8=negative
sff_cpld_reg.addr_79_8=0x00060078
sff_cpld_reg.len_79_8=1
sff_cpld_reg.bit_offset_79_8=4

sff_cpld_reg.mode_80_8=config
sff_cpld_reg.src_80_8=cpld
sff_cpld_reg.frmt_80_8=bit
sff_cpld_reg.pola_80_8=negative
sff_cpld_reg.addr_80_8=0x00060078
sff_cpld_reg.len_80_8=1
sff_cpld_reg.bit_offset_80_8=5

sff_cpld_reg.mode_81_8=config
sff_cpld_reg.src_81_8=cpld
sff_cpld_reg.frmt_81_8=bit
sff_cpld_reg.pola_81_8=negative
sff_cpld_reg.addr_81_8=0x00060077
sff_cpld_reg.len_81_8=1
sff_cpld_reg.bit_offset_81_8=0

sff_cpld_reg.mode_82_8=config
sff_cpld_reg.src_82_8=cpld
sff_cpld_reg.frmt_82_8=bit
sff_cpld_reg.pola_82_8=negative
sff_cpld_reg.addr_82_8=0x00060077
sff_cpld_reg.len_82_8=1
sff_cpld_reg.bit_offset_82_8=1

sff_cpld_reg.mode_83_8=config
sff_cpld_reg.src_83_8=cpld
sff_cpld_reg.frmt_83_8=bit
sff_cpld_reg.pola_83_8=negative
sff_cpld_reg.addr_83_8=0x00060077
sff_cpld_reg.len_83_8=1
sff_cpld_reg.bit_offset_83_8=2

sff_cpld_reg.mode_84_8=config
sff_cpld_reg.src_84_8=cpld
sff_cpld_reg.frmt_84_8=bit
sff_cpld_reg.pola_84_8=negative
sff_cpld_reg.addr_84_8=0x00060077
sff_cpld_reg.len_84_8=1
sff_cpld_reg.bit_offset_84_8=3

sff_cpld_reg.mode_85_8=config
sff_cpld_reg.src_85_8=cpld
sff_cpld_reg.frmt_85_8=bit
sff_cpld_reg.pola_85_8=negative
sff_cpld_reg.addr_85_8=0x00060077
sff_cpld_reg.len_85_8=1
sff_cpld_reg.bit_offset_85_8=4

sff_cpld_reg.mode_86_8=config
sff_cpld_reg.src_86_8=cpld
sff_cpld_reg.frmt_86_8=bit
sff_cpld_reg.pola_86_8=negative
sff_cpld_reg.addr_86_8=0x00060077
sff_cpld_reg.len_86_8=1
sff_cpld_reg.bit_offset_86_8=5

sff_cpld_reg.mode_87_8=config
sff_cpld_reg.src_87_8=cpld
sff_cpld_reg.frmt_87_8=bit
sff_cpld_reg.pola_87_8=negative
sff_cpld_reg.addr_87_8=0x00060077
sff_cpld_reg.len_87_8=1
sff_cpld_reg.bit_offset_87_8=6

sff_cpld_reg.mode_88_8=config
sff_cpld_reg.src_88_8=cpld
sff_cpld_reg.frmt_88_8=bit
sff_cpld_reg.pola_88_8=negative
sff_cpld_reg.addr_88_8=0x00060077
sff_cpld_reg.len_88_8=1
sff_cpld_reg.bit_offset_88_8=7

sff_cpld_reg.mode_89_8=config
sff_cpld_reg.src_89_8=cpld
sff_cpld_reg.frmt_89_8=bit
sff_cpld_reg.pola_89_8=negative
sff_cpld_reg.addr_89_8=0x00060076
sff_cpld_reg.len_89_8=1
sff_cpld_reg.bit_offset_89_8=0

sff_cpld_reg.mode_90_8=config
sff_cpld_reg.src_90_8=cpld
sff_cpld_reg.frmt_90_8=bit
sff_cpld_reg.pola_90_8=negative
sff_cpld_reg.addr_90_8=0x00060076
sff_cpld_reg.len_90_8=1
sff_cpld_reg.bit_offset_90_8=1

sff_cpld_reg.mode_91_8=config
sff_cpld_reg.src_91_8=cpld
sff_cpld_reg.frmt_91_8=bit
sff_cpld_reg.pola_91_8=negative
sff_cpld_reg.addr_91_8=0x00060076
sff_cpld_reg.len_91_8=1
sff_cpld_reg.bit_offset_91_8=2

sff_cpld_reg.mode_92_8=config
sff_cpld_reg.src_92_8=cpld
sff_cpld_reg.frmt_92_8=bit
sff_cpld_reg.pola_92_8=negative
sff_cpld_reg.addr_92_8=0x00060076
sff_cpld_reg.len_92_8=1
sff_cpld_reg.bit_offset_92_8=3

sff_cpld_reg.mode_93_8=config
sff_cpld_reg.src_93_8=cpld
sff_cpld_reg.frmt_93_8=bit
sff_cpld_reg.pola_93_8=negative
sff_cpld_reg.addr_93_8=0x00060076
sff_cpld_reg.len_93_8=1
sff_cpld_reg.bit_offset_93_8=4

sff_cpld_reg.mode_94_8=config
sff_cpld_reg.src_94_8=cpld
sff_cpld_reg.frmt_94_8=bit
sff_cpld_reg.pola_94_8=negative
sff_cpld_reg.addr_94_8=0x00060076
sff_cpld_reg.len_94_8=1
sff_cpld_reg.bit_offset_94_8=5

sff_cpld_reg.mode_95_8=config
sff_cpld_reg.src_95_8=cpld
sff_cpld_reg.frmt_95_8=bit
sff_cpld_reg.pola_95_8=negative
sff_cpld_reg.addr_95_8=0x00060076
sff_cpld_reg.len_95_8=1
sff_cpld_reg.bit_offset_95_8=6

sff_cpld_reg.mode_96_8=config
sff_cpld_reg.src_96_8=cpld
sff_cpld_reg.frmt_96_8=bit
sff_cpld_reg.pola_96_8=negative
sff_cpld_reg.addr_96_8=0x00060076
sff_cpld_reg.len_96_8=1
sff_cpld_reg.bit_offset_96_8=7

sff_cpld_reg.mode_97_8=config
sff_cpld_reg.src_97_8=cpld
sff_cpld_reg.frmt_97_8=bit
sff_cpld_reg.pola_97_8=negative
sff_cpld_reg.addr_97_8=0x00070077
sff_cpld_reg.len_97_8=1
sff_cpld_reg.bit_offset_97_8=0

sff_cpld_reg.mode_98_8=config
sff_cpld_reg.src_98_8=cpld
sff_cpld_reg.frmt_98_8=bit
sff_cpld_reg.pola_98_8=negative
sff_cpld_reg.addr_98_8=0x00070077
sff_cpld_reg.len_98_8=1
sff_cpld_reg.bit_offset_98_8=1

sff_cpld_reg.mode_99_8=config
sff_cpld_reg.src_99_8=cpld
sff_cpld_reg.frmt_99_8=bit
sff_cpld_reg.pola_99_8=negative
sff_cpld_reg.addr_99_8=0x00070077
sff_cpld_reg.len_99_8=1
sff_cpld_reg.bit_offset_99_8=2

sff_cpld_reg.mode_100_8=config
sff_cpld_reg.src_100_8=cpld
sff_cpld_reg.frmt_100_8=bit
sff_cpld_reg.pola_100_8=negative
sff_cpld_reg.addr_100_8=0x00070077
sff_cpld_reg.len_100_8=1
sff_cpld_reg.bit_offset_100_8=3

sff_cpld_reg.mode_101_8=config
sff_cpld_reg.src_101_8=cpld
sff_cpld_reg.frmt_101_8=bit
sff_cpld_reg.pola_101_8=negative
sff_cpld_reg.addr_101_8=0x00070077
sff_cpld_reg.len_101_8=1
sff_cpld_reg.bit_offset_101_8=4

sff_cpld_reg.mode_102_8=config
sff_cpld_reg.src_102_8=cpld
sff_cpld_reg.frmt_102_8=bit
sff_cpld_reg.pola_102_8=negative
sff_cpld_reg.addr_102_8=0x00070077
sff_cpld_reg.len_102_8=1
sff_cpld_reg.bit_offset_102_8=5

sff_cpld_reg.mode_103_8=config
sff_cpld_reg.src_103_8=cpld
sff_cpld_reg.frmt_103_8=bit
sff_cpld_reg.pola_103_8=negative
sff_cpld_reg.addr_103_8=0x00070077
sff_cpld_reg.len_103_8=1
sff_cpld_reg.bit_offset_103_8=6

sff_cpld_reg.mode_104_8=config
sff_cpld_reg.src_104_8=cpld
sff_cpld_reg.frmt_104_8=bit
sff_cpld_reg.pola_104_8=negative
sff_cpld_reg.addr_104_8=0x00070077
sff_cpld_reg.len_104_8=1
sff_cpld_reg.bit_offset_104_8=7

sff_cpld_reg.mode_105_8=config
sff_cpld_reg.src_105_8=cpld
sff_cpld_reg.frmt_105_8=bit
sff_cpld_reg.pola_105_8=negative
sff_cpld_reg.addr_105_8=0x00070076
sff_cpld_reg.len_105_8=1
sff_cpld_reg.bit_offset_105_8=0

sff_cpld_reg.mode_106_8=config
sff_cpld_reg.src_106_8=cpld
sff_cpld_reg.frmt_106_8=bit
sff_cpld_reg.pola_106_8=negative
sff_cpld_reg.addr_106_8=0x00070076
sff_cpld_reg.len_106_8=1
sff_cpld_reg.bit_offset_106_8=1

sff_cpld_reg.mode_107_8=config
sff_cpld_reg.src_107_8=cpld
sff_cpld_reg.frmt_107_8=bit
sff_cpld_reg.pola_107_8=negative
sff_cpld_reg.addr_107_8=0x00070076
sff_cpld_reg.len_107_8=1
sff_cpld_reg.bit_offset_107_8=2

sff_cpld_reg.mode_108_8=config
sff_cpld_reg.src_108_8=cpld
sff_cpld_reg.frmt_108_8=bit
sff_cpld_reg.pola_108_8=negative
sff_cpld_reg.addr_108_8=0x00070076
sff_cpld_reg.len_108_8=1
sff_cpld_reg.bit_offset_108_8=3

sff_cpld_reg.mode_109_8=config
sff_cpld_reg.src_109_8=cpld
sff_cpld_reg.frmt_109_8=bit
sff_cpld_reg.pola_109_8=negative
sff_cpld_reg.addr_109_8=0x00070076
sff_cpld_reg.len_109_8=1
sff_cpld_reg.bit_offset_109_8=4

sff_cpld_reg.mode_110_8=config
sff_cpld_reg.src_110_8=cpld
sff_cpld_reg.frmt_110_8=bit
sff_cpld_reg.pola_110_8=negative
sff_cpld_reg.addr_110_8=0x00070076
sff_cpld_reg.len_110_8=1
sff_cpld_reg.bit_offset_110_8=5

sff_cpld_reg.mode_111_8=config
sff_cpld_reg.src_111_8=cpld
sff_cpld_reg.frmt_111_8=bit
sff_cpld_reg.pola_111_8=negative
sff_cpld_reg.addr_111_8=0x00070076
sff_cpld_reg.len_111_8=1
sff_cpld_reg.bit_offset_111_8=6

sff_cpld_reg.mode_112_8=config
sff_cpld_reg.src_112_8=cpld
sff_cpld_reg.frmt_112_8=bit
sff_cpld_reg.pola_112_8=negative
sff_cpld_reg.addr_112_8=0x00070076
sff_cpld_reg.len_112_8=1
sff_cpld_reg.bit_offset_112_8=7

sff_cpld_reg.mode_113_8=config
sff_cpld_reg.src_113_8=cpld
sff_cpld_reg.frmt_113_8=bit
sff_cpld_reg.pola_113_8=negative
sff_cpld_reg.addr_113_8=0x00070075
sff_cpld_reg.len_113_8=1
sff_cpld_reg.bit_offset_113_8=0

sff_cpld_reg.mode_114_8=config
sff_cpld_reg.src_114_8=cpld
sff_cpld_reg.frmt_114_8=bit
sff_cpld_reg.pola_114_8=negative
sff_cpld_reg.addr_114_8=0x00070075
sff_cpld_reg.len_114_8=1
sff_cpld_reg.bit_offset_114_8=1

sff_cpld_reg.mode_115_8=config
sff_cpld_reg.src_115_8=cpld
sff_cpld_reg.frmt_115_8=bit
sff_cpld_reg.pola_115_8=negative
sff_cpld_reg.addr_115_8=0x00070075
sff_cpld_reg.len_115_8=1
sff_cpld_reg.bit_offset_115_8=2

sff_cpld_reg.mode_116_8=config
sff_cpld_reg.src_116_8=cpld
sff_cpld_reg.frmt_116_8=bit
sff_cpld_reg.pola_116_8=negative
sff_cpld_reg.addr_116_8=0x00070075
sff_cpld_reg.len_116_8=1
sff_cpld_reg.bit_offset_116_8=3

sff_cpld_reg.mode_117_8=config
sff_cpld_reg.src_117_8=cpld
sff_cpld_reg.frmt_117_8=bit
sff_cpld_reg.pola_117_8=negative
sff_cpld_reg.addr_117_8=0x00070075
sff_cpld_reg.len_117_8=1
sff_cpld_reg.bit_offset_117_8=4

sff_cpld_reg.mode_118_8=config
sff_cpld_reg.src_118_8=cpld
sff_cpld_reg.frmt_118_8=bit
sff_cpld_reg.pola_118_8=negative
sff_cpld_reg.addr_118_8=0x00070075
sff_cpld_reg.len_118_8=1
sff_cpld_reg.bit_offset_118_8=5

sff_cpld_reg.mode_119_8=config
sff_cpld_reg.src_119_8=cpld
sff_cpld_reg.frmt_119_8=bit
sff_cpld_reg.pola_119_8=negative
sff_cpld_reg.addr_119_8=0x00070075
sff_cpld_reg.len_119_8=1
sff_cpld_reg.bit_offset_119_8=6

sff_cpld_reg.mode_120_8=config
sff_cpld_reg.src_120_8=cpld
sff_cpld_reg.frmt_120_8=bit
sff_cpld_reg.pola_120_8=negative
sff_cpld_reg.addr_120_8=0x00070075
sff_cpld_reg.len_120_8=1
sff_cpld_reg.bit_offset_120_8=7

sff_cpld_reg.mode_121_8=config
sff_cpld_reg.src_121_8=cpld
sff_cpld_reg.frmt_121_8=bit
sff_cpld_reg.pola_121_8=negative
sff_cpld_reg.addr_121_8=0x00070074
sff_cpld_reg.len_121_8=1
sff_cpld_reg.bit_offset_121_8=0

sff_cpld_reg.mode_122_8=config
sff_cpld_reg.src_122_8=cpld
sff_cpld_reg.frmt_122_8=bit
sff_cpld_reg.pola_122_8=negative
sff_cpld_reg.addr_122_8=0x00070074
sff_cpld_reg.len_122_8=1
sff_cpld_reg.bit_offset_122_8=1

sff_cpld_reg.mode_123_8=config
sff_cpld_reg.src_123_8=cpld
sff_cpld_reg.frmt_123_8=bit
sff_cpld_reg.pola_123_8=negative
sff_cpld_reg.addr_123_8=0x00070074
sff_cpld_reg.len_123_8=1
sff_cpld_reg.bit_offset_123_8=2

sff_cpld_reg.mode_124_8=config
sff_cpld_reg.src_124_8=cpld
sff_cpld_reg.frmt_124_8=bit
sff_cpld_reg.pola_124_8=negative
sff_cpld_reg.addr_124_8=0x00070074
sff_cpld_reg.len_124_8=1
sff_cpld_reg.bit_offset_124_8=3

sff_cpld_reg.mode_125_8=config
sff_cpld_reg.src_125_8=cpld
sff_cpld_reg.frmt_125_8=bit
sff_cpld_reg.pola_125_8=negative
sff_cpld_reg.addr_125_8=0x00070074
sff_cpld_reg.len_125_8=1
sff_cpld_reg.bit_offset_125_8=4

sff_cpld_reg.mode_126_8=config
sff_cpld_reg.src_126_8=cpld
sff_cpld_reg.frmt_126_8=bit
sff_cpld_reg.pola_126_8=negative
sff_cpld_reg.addr_126_8=0x00070074
sff_cpld_reg.len_126_8=1
sff_cpld_reg.bit_offset_126_8=5

sff_cpld_reg.mode_127_8=config
sff_cpld_reg.src_127_8=cpld
sff_cpld_reg.frmt_127_8=bit
sff_cpld_reg.pola_127_8=negative
sff_cpld_reg.addr_127_8=0x00070074
sff_cpld_reg.len_127_8=1
sff_cpld_reg.bit_offset_127_8=6

sff_cpld_reg.mode_128_8=config
sff_cpld_reg.src_128_8=cpld
sff_cpld_reg.frmt_128_8=bit
sff_cpld_reg.pola_128_8=negative
sff_cpld_reg.addr_128_8=0x00070074
sff_cpld_reg.len_128_8=1
sff_cpld_reg.bit_offset_128_8=7


sff_cpld_reg.mode_1_1=config
sff_cpld_reg.src_1_1=cpld
sff_cpld_reg.frmt_1_1=bit
sff_cpld_reg.addr_1_1=0x00020080
sff_cpld_reg.len_1_1=1
sff_cpld_reg.bit_offset_1_1=0

sff_cpld_reg.mode_2_1=config
sff_cpld_reg.src_2_1=cpld
sff_cpld_reg.frmt_2_1=bit
sff_cpld_reg.addr_2_1=0x00020080
sff_cpld_reg.len_2_1=1
sff_cpld_reg.bit_offset_2_1=0

sff_cpld_reg.mode_3_1=config
sff_cpld_reg.src_3_1=cpld
sff_cpld_reg.frmt_3_1=bit
sff_cpld_reg.addr_3_1=0x00020080
sff_cpld_reg.len_3_1=1
sff_cpld_reg.bit_offset_3_1=0

sff_cpld_reg.mode_4_1=config
sff_cpld_reg.src_4_1=cpld
sff_cpld_reg.frmt_4_1=bit
sff_cpld_reg.addr_4_1=0x00020080
sff_cpld_reg.len_4_1=1
sff_cpld_reg.bit_offset_4_1=0

sff_cpld_reg.mode_5_1=config
sff_cpld_reg.src_5_1=cpld
sff_cpld_reg.frmt_5_1=bit
sff_cpld_reg.addr_5_1=0x00020080
sff_cpld_reg.len_5_1=1
sff_cpld_reg.bit_offset_5_1=0

sff_cpld_reg.mode_6_1=config
sff_cpld_reg.src_6_1=cpld
sff_cpld_reg.frmt_6_1=bit
sff_cpld_reg.addr_6_1=0x00020080
sff_cpld_reg.len_6_1=1
sff_cpld_reg.bit_offset_6_1=0

sff_cpld_reg.mode_7_1=config
sff_cpld_reg.src_7_1=cpld
sff_cpld_reg.frmt_7_1=bit
sff_cpld_reg.addr_7_1=0x00020080
sff_cpld_reg.len_7_1=1
sff_cpld_reg.bit_offset_7_1=0

sff_cpld_reg.mode_8_1=config
sff_cpld_reg.src_8_1=cpld
sff_cpld_reg.frmt_8_1=bit
sff_cpld_reg.addr_8_1=0x00020080
sff_cpld_reg.len_8_1=1
sff_cpld_reg.bit_offset_8_1=0

sff_cpld_reg.mode_9_1=config
sff_cpld_reg.src_9_1=cpld
sff_cpld_reg.frmt_9_1=bit
sff_cpld_reg.addr_9_1=0x00020080
sff_cpld_reg.len_9_1=1
sff_cpld_reg.bit_offset_9_1=1

sff_cpld_reg.mode_10_1=config
sff_cpld_reg.src_10_1=cpld
sff_cpld_reg.frmt_10_1=bit
sff_cpld_reg.addr_10_1=0x00020080
sff_cpld_reg.len_10_1=1
sff_cpld_reg.bit_offset_10_1=1

sff_cpld_reg.mode_11_1=config
sff_cpld_reg.src_11_1=cpld
sff_cpld_reg.frmt_11_1=bit
sff_cpld_reg.addr_11_1=0x00020080
sff_cpld_reg.len_11_1=1
sff_cpld_reg.bit_offset_11_1=1

sff_cpld_reg.mode_12_1=config
sff_cpld_reg.src_12_1=cpld
sff_cpld_reg.frmt_12_1=bit
sff_cpld_reg.addr_12_1=0x00020080
sff_cpld_reg.len_12_1=1
sff_cpld_reg.bit_offset_12_1=1

sff_cpld_reg.mode_13_1=config
sff_cpld_reg.src_13_1=cpld
sff_cpld_reg.frmt_13_1=bit
sff_cpld_reg.addr_13_1=0x00020080
sff_cpld_reg.len_13_1=1
sff_cpld_reg.bit_offset_13_1=1

sff_cpld_reg.mode_14_1=config
sff_cpld_reg.src_14_1=cpld
sff_cpld_reg.frmt_14_1=bit
sff_cpld_reg.addr_14_1=0x00020080
sff_cpld_reg.len_14_1=1
sff_cpld_reg.bit_offset_14_1=1

sff_cpld_reg.mode_15_1=config
sff_cpld_reg.src_15_1=cpld
sff_cpld_reg.frmt_15_1=bit
sff_cpld_reg.addr_15_1=0x00020080
sff_cpld_reg.len_15_1=1
sff_cpld_reg.bit_offset_15_1=1

sff_cpld_reg.mode_16_1=config
sff_cpld_reg.src_16_1=cpld
sff_cpld_reg.frmt_16_1=bit
sff_cpld_reg.addr_16_1=0x00020080
sff_cpld_reg.len_16_1=1
sff_cpld_reg.bit_offset_16_1=1

sff_cpld_reg.mode_17_1=config
sff_cpld_reg.src_17_1=cpld
sff_cpld_reg.frmt_17_1=bit
sff_cpld_reg.addr_17_1=0x00020080
sff_cpld_reg.len_17_1=1
sff_cpld_reg.bit_offset_17_1=2

sff_cpld_reg.mode_18_1=config
sff_cpld_reg.src_18_1=cpld
sff_cpld_reg.frmt_18_1=bit
sff_cpld_reg.addr_18_1=0x00020080
sff_cpld_reg.len_18_1=1
sff_cpld_reg.bit_offset_18_1=2

sff_cpld_reg.mode_19_1=config
sff_cpld_reg.src_19_1=cpld
sff_cpld_reg.frmt_19_1=bit
sff_cpld_reg.addr_19_1=0x00020080
sff_cpld_reg.len_19_1=1
sff_cpld_reg.bit_offset_19_1=2

sff_cpld_reg.mode_20_1=config
sff_cpld_reg.src_20_1=cpld
sff_cpld_reg.frmt_20_1=bit
sff_cpld_reg.addr_20_1=0x00020080
sff_cpld_reg.len_20_1=1
sff_cpld_reg.bit_offset_20_1=2

sff_cpld_reg.mode_21_1=config
sff_cpld_reg.src_21_1=cpld
sff_cpld_reg.frmt_21_1=bit
sff_cpld_reg.addr_21_1=0x00020080
sff_cpld_reg.len_21_1=1
sff_cpld_reg.bit_offset_21_1=2

sff_cpld_reg.mode_22_1=config
sff_cpld_reg.src_22_1=cpld
sff_cpld_reg.frmt_22_1=bit
sff_cpld_reg.addr_22_1=0x00020080
sff_cpld_reg.len_22_1=1
sff_cpld_reg.bit_offset_22_1=2

sff_cpld_reg.mode_23_1=config
sff_cpld_reg.src_23_1=cpld
sff_cpld_reg.frmt_23_1=bit
sff_cpld_reg.addr_23_1=0x00020080
sff_cpld_reg.len_23_1=1
sff_cpld_reg.bit_offset_23_1=2

sff_cpld_reg.mode_24_1=config
sff_cpld_reg.src_24_1=cpld
sff_cpld_reg.frmt_24_1=bit
sff_cpld_reg.addr_24_1=0x00020080
sff_cpld_reg.len_24_1=1
sff_cpld_reg.bit_offset_24_1=2

sff_cpld_reg.mode_25_1=config
sff_cpld_reg.src_25_1=cpld
sff_cpld_reg.frmt_25_1=bit
sff_cpld_reg.addr_25_1=0x00020080
sff_cpld_reg.len_25_1=1
sff_cpld_reg.bit_offset_25_1=3

sff_cpld_reg.mode_26_1=config
sff_cpld_reg.src_26_1=cpld
sff_cpld_reg.frmt_26_1=bit
sff_cpld_reg.addr_26_1=0x00020080
sff_cpld_reg.len_26_1=1
sff_cpld_reg.bit_offset_26_1=3

sff_cpld_reg.mode_27_1=config
sff_cpld_reg.src_27_1=cpld
sff_cpld_reg.frmt_27_1=bit
sff_cpld_reg.addr_27_1=0x00020080
sff_cpld_reg.len_27_1=1
sff_cpld_reg.bit_offset_27_1=3

sff_cpld_reg.mode_28_1=config
sff_cpld_reg.src_28_1=cpld
sff_cpld_reg.frmt_28_1=bit
sff_cpld_reg.addr_28_1=0x00020080
sff_cpld_reg.len_28_1=1
sff_cpld_reg.bit_offset_28_1=3

sff_cpld_reg.mode_29_1=config
sff_cpld_reg.src_29_1=cpld
sff_cpld_reg.frmt_29_1=bit
sff_cpld_reg.addr_29_1=0x00020080
sff_cpld_reg.len_29_1=1
sff_cpld_reg.bit_offset_29_1=3

sff_cpld_reg.mode_30_1=config
sff_cpld_reg.src_30_1=cpld
sff_cpld_reg.frmt_30_1=bit
sff_cpld_reg.addr_30_1=0x00020080
sff_cpld_reg.len_30_1=1
sff_cpld_reg.bit_offset_30_1=3

sff_cpld_reg.mode_31_1=config
sff_cpld_reg.src_31_1=cpld
sff_cpld_reg.frmt_31_1=bit
sff_cpld_reg.addr_31_1=0x00020080
sff_cpld_reg.len_31_1=1
sff_cpld_reg.bit_offset_31_1=3

sff_cpld_reg.mode_32_1=config
sff_cpld_reg.src_32_1=cpld
sff_cpld_reg.frmt_32_1=bit
sff_cpld_reg.addr_32_1=0x00020080
sff_cpld_reg.len_32_1=1
sff_cpld_reg.bit_offset_32_1=3

sff_cpld_reg.mode_33_1=config
sff_cpld_reg.src_33_1=cpld
sff_cpld_reg.frmt_33_1=bit
sff_cpld_reg.addr_33_1=0x0005007C
sff_cpld_reg.len_33_1=1
sff_cpld_reg.bit_offset_33_1=0

sff_cpld_reg.mode_34_1=config
sff_cpld_reg.src_34_1=cpld
sff_cpld_reg.frmt_34_1=bit
sff_cpld_reg.addr_34_1=0x0005007C
sff_cpld_reg.len_34_1=1
sff_cpld_reg.bit_offset_34_1=0

sff_cpld_reg.mode_35_1=config
sff_cpld_reg.src_35_1=cpld
sff_cpld_reg.frmt_35_1=bit
sff_cpld_reg.addr_35_1=0x0005007C
sff_cpld_reg.len_35_1=1
sff_cpld_reg.bit_offset_35_1=0

sff_cpld_reg.mode_36_1=config
sff_cpld_reg.src_36_1=cpld
sff_cpld_reg.frmt_36_1=bit
sff_cpld_reg.addr_36_1=0x0005007C
sff_cpld_reg.len_36_1=1
sff_cpld_reg.bit_offset_36_1=0

sff_cpld_reg.mode_37_1=config
sff_cpld_reg.src_37_1=cpld
sff_cpld_reg.frmt_37_1=bit
sff_cpld_reg.addr_37_1=0x0005007C
sff_cpld_reg.len_37_1=1
sff_cpld_reg.bit_offset_37_1=0

sff_cpld_reg.mode_38_1=config
sff_cpld_reg.src_38_1=cpld
sff_cpld_reg.frmt_38_1=bit
sff_cpld_reg.addr_38_1=0x0005007C
sff_cpld_reg.len_38_1=1
sff_cpld_reg.bit_offset_38_1=0

sff_cpld_reg.mode_39_1=config
sff_cpld_reg.src_39_1=cpld
sff_cpld_reg.frmt_39_1=bit
sff_cpld_reg.addr_39_1=0x0005007C
sff_cpld_reg.len_39_1=1
sff_cpld_reg.bit_offset_39_1=0

sff_cpld_reg.mode_40_1=config
sff_cpld_reg.src_40_1=cpld
sff_cpld_reg.frmt_40_1=bit
sff_cpld_reg.addr_40_1=0x0005007C
sff_cpld_reg.len_40_1=1
sff_cpld_reg.bit_offset_40_1=0

sff_cpld_reg.mode_41_1=config
sff_cpld_reg.src_41_1=cpld
sff_cpld_reg.frmt_41_1=bit
sff_cpld_reg.addr_41_1=0x0005007C
sff_cpld_reg.len_41_1=1
sff_cpld_reg.bit_offset_41_1=1

sff_cpld_reg.mode_42_1=config
sff_cpld_reg.src_42_1=cpld
sff_cpld_reg.frmt_42_1=bit
sff_cpld_reg.addr_42_1=0x0005007C
sff_cpld_reg.len_42_1=1
sff_cpld_reg.bit_offset_42_1=1

sff_cpld_reg.mode_43_1=config
sff_cpld_reg.src_43_1=cpld
sff_cpld_reg.frmt_43_1=bit
sff_cpld_reg.addr_43_1=0x0005007C
sff_cpld_reg.len_43_1=1
sff_cpld_reg.bit_offset_43_1=1

sff_cpld_reg.mode_44_1=config
sff_cpld_reg.src_44_1=cpld
sff_cpld_reg.frmt_44_1=bit
sff_cpld_reg.addr_44_1=0x0005007C
sff_cpld_reg.len_44_1=1
sff_cpld_reg.bit_offset_44_1=1

sff_cpld_reg.mode_45_1=config
sff_cpld_reg.src_45_1=cpld
sff_cpld_reg.frmt_45_1=bit
sff_cpld_reg.addr_45_1=0x0005007C
sff_cpld_reg.len_45_1=1
sff_cpld_reg.bit_offset_45_1=1

sff_cpld_reg.mode_46_1=config
sff_cpld_reg.src_46_1=cpld
sff_cpld_reg.frmt_46_1=bit
sff_cpld_reg.addr_46_1=0x0005007C
sff_cpld_reg.len_46_1=1
sff_cpld_reg.bit_offset_46_1=1

sff_cpld_reg.mode_47_1=config
sff_cpld_reg.src_47_1=cpld
sff_cpld_reg.frmt_47_1=bit
sff_cpld_reg.addr_47_1=0x0005007C
sff_cpld_reg.len_47_1=1
sff_cpld_reg.bit_offset_47_1=1

sff_cpld_reg.mode_48_1=config
sff_cpld_reg.src_48_1=cpld
sff_cpld_reg.frmt_48_1=bit
sff_cpld_reg.addr_48_1=0x0005007C
sff_cpld_reg.len_48_1=1
sff_cpld_reg.bit_offset_48_1=1

sff_cpld_reg.mode_49_1=config
sff_cpld_reg.src_49_1=cpld
sff_cpld_reg.frmt_49_1=bit
sff_cpld_reg.addr_49_1=0x0005007C
sff_cpld_reg.len_49_1=1
sff_cpld_reg.bit_offset_49_1=2

sff_cpld_reg.mode_50_1=config
sff_cpld_reg.src_50_1=cpld
sff_cpld_reg.frmt_50_1=bit
sff_cpld_reg.addr_50_1=0x0005007C
sff_cpld_reg.len_50_1=1
sff_cpld_reg.bit_offset_50_1=2

sff_cpld_reg.mode_51_1=config
sff_cpld_reg.src_51_1=cpld
sff_cpld_reg.frmt_51_1=bit
sff_cpld_reg.addr_51_1=0x0005007C
sff_cpld_reg.len_51_1=1
sff_cpld_reg.bit_offset_51_1=2

sff_cpld_reg.mode_52_1=config
sff_cpld_reg.src_52_1=cpld
sff_cpld_reg.frmt_52_1=bit
sff_cpld_reg.addr_52_1=0x0005007C
sff_cpld_reg.len_52_1=1
sff_cpld_reg.bit_offset_52_1=2

sff_cpld_reg.mode_53_1=config
sff_cpld_reg.src_53_1=cpld
sff_cpld_reg.frmt_53_1=bit
sff_cpld_reg.addr_53_1=0x0005007C
sff_cpld_reg.len_53_1=1
sff_cpld_reg.bit_offset_53_1=2

sff_cpld_reg.mode_54_1=config
sff_cpld_reg.src_54_1=cpld
sff_cpld_reg.frmt_54_1=bit
sff_cpld_reg.addr_54_1=0x0005007C
sff_cpld_reg.len_54_1=1
sff_cpld_reg.bit_offset_54_1=2

sff_cpld_reg.mode_55_1=config
sff_cpld_reg.src_55_1=cpld
sff_cpld_reg.frmt_55_1=bit
sff_cpld_reg.addr_55_1=0x0005007C
sff_cpld_reg.len_55_1=1
sff_cpld_reg.bit_offset_55_1=2

sff_cpld_reg.mode_56_1=config
sff_cpld_reg.src_56_1=cpld
sff_cpld_reg.frmt_56_1=bit
sff_cpld_reg.addr_56_1=0x0005007C
sff_cpld_reg.len_56_1=1
sff_cpld_reg.bit_offset_56_1=2

sff_cpld_reg.mode_57_1=config
sff_cpld_reg.src_57_1=cpld
sff_cpld_reg.frmt_57_1=bit
sff_cpld_reg.addr_57_1=0x0005007C
sff_cpld_reg.len_57_1=1
sff_cpld_reg.bit_offset_57_1=3

sff_cpld_reg.mode_58_1=config
sff_cpld_reg.src_58_1=cpld
sff_cpld_reg.frmt_58_1=bit
sff_cpld_reg.addr_58_1=0x0005007C
sff_cpld_reg.len_58_1=1
sff_cpld_reg.bit_offset_58_1=3

sff_cpld_reg.mode_59_1=config
sff_cpld_reg.src_59_1=cpld
sff_cpld_reg.frmt_59_1=bit
sff_cpld_reg.addr_59_1=0x0005007C
sff_cpld_reg.len_59_1=1
sff_cpld_reg.bit_offset_59_1=3

sff_cpld_reg.mode_60_1=config
sff_cpld_reg.src_60_1=cpld
sff_cpld_reg.frmt_60_1=bit
sff_cpld_reg.addr_60_1=0x0005007C
sff_cpld_reg.len_60_1=1
sff_cpld_reg.bit_offset_60_1=3

sff_cpld_reg.mode_61_1=config
sff_cpld_reg.src_61_1=cpld
sff_cpld_reg.frmt_61_1=bit
sff_cpld_reg.addr_61_1=0x0005007C
sff_cpld_reg.len_61_1=1
sff_cpld_reg.bit_offset_61_1=3

sff_cpld_reg.mode_62_1=config
sff_cpld_reg.src_62_1=cpld
sff_cpld_reg.frmt_62_1=bit
sff_cpld_reg.addr_62_1=0x0005007C
sff_cpld_reg.len_62_1=1
sff_cpld_reg.bit_offset_62_1=3

sff_cpld_reg.mode_63_1=config
sff_cpld_reg.src_63_1=cpld
sff_cpld_reg.frmt_63_1=bit
sff_cpld_reg.addr_63_1=0x0005007C
sff_cpld_reg.len_63_1=1
sff_cpld_reg.bit_offset_63_1=3

sff_cpld_reg.mode_64_1=config
sff_cpld_reg.src_64_1=cpld
sff_cpld_reg.frmt_64_1=bit
sff_cpld_reg.addr_64_1=0x0005007C
sff_cpld_reg.len_64_1=1
sff_cpld_reg.bit_offset_64_1=3

sff_cpld_reg.mode_65_1=config
sff_cpld_reg.src_65_1=cpld
sff_cpld_reg.frmt_65_1=bit
sff_cpld_reg.addr_65_1=0x0005007C
sff_cpld_reg.len_65_1=1
sff_cpld_reg.bit_offset_65_1=4

sff_cpld_reg.mode_66_1=config
sff_cpld_reg.src_66_1=cpld
sff_cpld_reg.frmt_66_1=bit
sff_cpld_reg.addr_66_1=0x0005007C
sff_cpld_reg.len_66_1=1
sff_cpld_reg.bit_offset_66_1=4

sff_cpld_reg.mode_67_1=config
sff_cpld_reg.src_67_1=cpld
sff_cpld_reg.frmt_67_1=bit
sff_cpld_reg.addr_67_1=0x0005007C
sff_cpld_reg.len_67_1=1
sff_cpld_reg.bit_offset_67_1=4

sff_cpld_reg.mode_68_1=config
sff_cpld_reg.src_68_1=cpld
sff_cpld_reg.frmt_68_1=bit
sff_cpld_reg.addr_68_1=0x0005007C
sff_cpld_reg.len_68_1=1
sff_cpld_reg.bit_offset_68_1=4

sff_cpld_reg.mode_69_1=config
sff_cpld_reg.src_69_1=cpld
sff_cpld_reg.frmt_69_1=bit
sff_cpld_reg.addr_69_1=0x0005007C
sff_cpld_reg.len_69_1=1
sff_cpld_reg.bit_offset_69_1=4

sff_cpld_reg.mode_70_1=config
sff_cpld_reg.src_70_1=cpld
sff_cpld_reg.frmt_70_1=bit
sff_cpld_reg.addr_70_1=0x0005007C
sff_cpld_reg.len_70_1=1
sff_cpld_reg.bit_offset_70_1=4

sff_cpld_reg.mode_71_1=config
sff_cpld_reg.src_71_1=cpld
sff_cpld_reg.frmt_71_1=bit
sff_cpld_reg.addr_71_1=0x0005007C
sff_cpld_reg.len_71_1=1
sff_cpld_reg.bit_offset_71_1=4

sff_cpld_reg.mode_72_1=config
sff_cpld_reg.src_72_1=cpld
sff_cpld_reg.frmt_72_1=bit
sff_cpld_reg.addr_72_1=0x0005007C
sff_cpld_reg.len_72_1=1
sff_cpld_reg.bit_offset_72_1=4

sff_cpld_reg.mode_73_1=config
sff_cpld_reg.src_73_1=cpld
sff_cpld_reg.frmt_73_1=bit
sff_cpld_reg.addr_73_1=0x0005007C
sff_cpld_reg.len_73_1=1
sff_cpld_reg.bit_offset_73_1=5

sff_cpld_reg.mode_74_1=config
sff_cpld_reg.src_74_1=cpld
sff_cpld_reg.frmt_74_1=bit
sff_cpld_reg.addr_74_1=0x0005007C
sff_cpld_reg.len_74_1=1
sff_cpld_reg.bit_offset_74_1=5

sff_cpld_reg.mode_75_1=config
sff_cpld_reg.src_75_1=cpld
sff_cpld_reg.frmt_75_1=bit
sff_cpld_reg.addr_75_1=0x0005007C
sff_cpld_reg.len_75_1=1
sff_cpld_reg.bit_offset_75_1=5

sff_cpld_reg.mode_76_1=config
sff_cpld_reg.src_76_1=cpld
sff_cpld_reg.frmt_76_1=bit
sff_cpld_reg.addr_76_1=0x0005007C
sff_cpld_reg.len_76_1=1
sff_cpld_reg.bit_offset_76_1=5

sff_cpld_reg.mode_77_1=config
sff_cpld_reg.src_77_1=cpld
sff_cpld_reg.frmt_77_1=bit
sff_cpld_reg.addr_77_1=0x0005007C
sff_cpld_reg.len_77_1=1
sff_cpld_reg.bit_offset_77_1=5

sff_cpld_reg.mode_78_1=config
sff_cpld_reg.src_78_1=cpld
sff_cpld_reg.frmt_78_1=bit
sff_cpld_reg.addr_78_1=0x0005007C
sff_cpld_reg.len_78_1=1
sff_cpld_reg.bit_offset_78_1=5

sff_cpld_reg.mode_79_1=config
sff_cpld_reg.src_79_1=cpld
sff_cpld_reg.frmt_79_1=bit
sff_cpld_reg.addr_79_1=0x0005007C
sff_cpld_reg.len_79_1=1
sff_cpld_reg.bit_offset_79_1=5

sff_cpld_reg.mode_80_1=config
sff_cpld_reg.src_80_1=cpld
sff_cpld_reg.frmt_80_1=bit
sff_cpld_reg.addr_80_1=0x0005007C
sff_cpld_reg.len_80_1=1
sff_cpld_reg.bit_offset_80_1=5

sff_cpld_reg.mode_81_1=config
sff_cpld_reg.src_81_1=cpld
sff_cpld_reg.frmt_81_1=bit
sff_cpld_reg.addr_81_1=0x0005007C
sff_cpld_reg.len_81_1=1
sff_cpld_reg.bit_offset_81_1=6

sff_cpld_reg.mode_82_1=config
sff_cpld_reg.src_82_1=cpld
sff_cpld_reg.frmt_82_1=bit
sff_cpld_reg.addr_82_1=0x0005007C
sff_cpld_reg.len_82_1=1
sff_cpld_reg.bit_offset_82_1=6

sff_cpld_reg.mode_83_1=config
sff_cpld_reg.src_83_1=cpld
sff_cpld_reg.frmt_83_1=bit
sff_cpld_reg.addr_83_1=0x0005007C
sff_cpld_reg.len_83_1=1
sff_cpld_reg.bit_offset_83_1=6

sff_cpld_reg.mode_84_1=config
sff_cpld_reg.src_84_1=cpld
sff_cpld_reg.frmt_84_1=bit
sff_cpld_reg.addr_84_1=0x0005007C
sff_cpld_reg.len_84_1=1
sff_cpld_reg.bit_offset_84_1=6

sff_cpld_reg.mode_85_1=config
sff_cpld_reg.src_85_1=cpld
sff_cpld_reg.frmt_85_1=bit
sff_cpld_reg.addr_85_1=0x0005007C
sff_cpld_reg.len_85_1=1
sff_cpld_reg.bit_offset_85_1=6

sff_cpld_reg.mode_86_1=config
sff_cpld_reg.src_86_1=cpld
sff_cpld_reg.frmt_86_1=bit
sff_cpld_reg.addr_86_1=0x0005007C
sff_cpld_reg.len_86_1=1
sff_cpld_reg.bit_offset_86_1=6

sff_cpld_reg.mode_87_1=config
sff_cpld_reg.src_87_1=cpld
sff_cpld_reg.frmt_87_1=bit
sff_cpld_reg.addr_87_1=0x0005007C
sff_cpld_reg.len_87_1=1
sff_cpld_reg.bit_offset_87_1=6

sff_cpld_reg.mode_88_1=config
sff_cpld_reg.src_88_1=cpld
sff_cpld_reg.frmt_88_1=bit
sff_cpld_reg.addr_88_1=0x0005007C
sff_cpld_reg.len_88_1=1
sff_cpld_reg.bit_offset_88_1=6

sff_cpld_reg.mode_89_1=config
sff_cpld_reg.src_89_1=cpld
sff_cpld_reg.frmt_89_1=bit
sff_cpld_reg.addr_89_1=0x0005007C
sff_cpld_reg.len_89_1=1
sff_cpld_reg.bit_offset_89_1=7

sff_cpld_reg.mode_90_1=config
sff_cpld_reg.src_90_1=cpld
sff_cpld_reg.frmt_90_1=bit
sff_cpld_reg.addr_90_1=0x0005007C
sff_cpld_reg.len_90_1=1
sff_cpld_reg.bit_offset_90_1=7

sff_cpld_reg.mode_91_1=config
sff_cpld_reg.src_91_1=cpld
sff_cpld_reg.frmt_91_1=bit
sff_cpld_reg.addr_91_1=0x0005007C
sff_cpld_reg.len_91_1=1
sff_cpld_reg.bit_offset_91_1=7

sff_cpld_reg.mode_92_1=config
sff_cpld_reg.src_92_1=cpld
sff_cpld_reg.frmt_92_1=bit
sff_cpld_reg.addr_92_1=0x0005007C
sff_cpld_reg.len_92_1=1
sff_cpld_reg.bit_offset_92_1=7

sff_cpld_reg.mode_93_1=config
sff_cpld_reg.src_93_1=cpld
sff_cpld_reg.frmt_93_1=bit
sff_cpld_reg.addr_93_1=0x0005007C
sff_cpld_reg.len_93_1=1
sff_cpld_reg.bit_offset_93_1=7

sff_cpld_reg.mode_94_1=config
sff_cpld_reg.src_94_1=cpld
sff_cpld_reg.frmt_94_1=bit
sff_cpld_reg.addr_94_1=0x0005007C
sff_cpld_reg.len_94_1=1
sff_cpld_reg.bit_offset_94_1=7

sff_cpld_reg.mode_95_1=config
sff_cpld_reg.src_95_1=cpld
sff_cpld_reg.frmt_95_1=bit
sff_cpld_reg.addr_95_1=0x0005007C
sff_cpld_reg.len_95_1=1
sff_cpld_reg.bit_offset_95_1=7

sff_cpld_reg.mode_96_1=config
sff_cpld_reg.src_96_1=cpld
sff_cpld_reg.frmt_96_1=bit
sff_cpld_reg.addr_96_1=0x0005007C
sff_cpld_reg.len_96_1=1
sff_cpld_reg.bit_offset_96_1=7

sff_cpld_reg.mode_97_1=config
sff_cpld_reg.src_97_1=cpld
sff_cpld_reg.frmt_97_1=bit
sff_cpld_reg.addr_97_1=0x00070080
sff_cpld_reg.len_97_1=1
sff_cpld_reg.bit_offset_97_1=0

sff_cpld_reg.mode_98_1=config
sff_cpld_reg.src_98_1=cpld
sff_cpld_reg.frmt_98_1=bit
sff_cpld_reg.addr_98_1=0x00070080
sff_cpld_reg.len_98_1=1
sff_cpld_reg.bit_offset_98_1=0

sff_cpld_reg.mode_99_1=config
sff_cpld_reg.src_99_1=cpld
sff_cpld_reg.frmt_99_1=bit
sff_cpld_reg.addr_99_1=0x00070080
sff_cpld_reg.len_99_1=1
sff_cpld_reg.bit_offset_99_1=0

sff_cpld_reg.mode_100_1=config
sff_cpld_reg.src_100_1=cpld
sff_cpld_reg.frmt_100_1=bit
sff_cpld_reg.addr_100_1=0x00070080
sff_cpld_reg.len_100_1=1
sff_cpld_reg.bit_offset_100_1=0

sff_cpld_reg.mode_101_1=config
sff_cpld_reg.src_101_1=cpld
sff_cpld_reg.frmt_101_1=bit
sff_cpld_reg.addr_101_1=0x00070080
sff_cpld_reg.len_101_1=1
sff_cpld_reg.bit_offset_101_1=0

sff_cpld_reg.mode_102_1=config
sff_cpld_reg.src_102_1=cpld
sff_cpld_reg.frmt_102_1=bit
sff_cpld_reg.addr_102_1=0x00070080
sff_cpld_reg.len_102_1=1
sff_cpld_reg.bit_offset_102_1=0

sff_cpld_reg.mode_103_1=config
sff_cpld_reg.src_103_1=cpld
sff_cpld_reg.frmt_103_1=bit
sff_cpld_reg.addr_103_1=0x00070080
sff_cpld_reg.len_103_1=1
sff_cpld_reg.bit_offset_103_1=0

sff_cpld_reg.mode_104_1=config
sff_cpld_reg.src_104_1=cpld
sff_cpld_reg.frmt_104_1=bit
sff_cpld_reg.addr_104_1=0x00070080
sff_cpld_reg.len_104_1=1
sff_cpld_reg.bit_offset_104_1=0

sff_cpld_reg.mode_105_1=config
sff_cpld_reg.src_105_1=cpld
sff_cpld_reg.frmt_105_1=bit
sff_cpld_reg.addr_105_1=0x00070080
sff_cpld_reg.len_105_1=1
sff_cpld_reg.bit_offset_105_1=1

sff_cpld_reg.mode_106_1=config
sff_cpld_reg.src_106_1=cpld
sff_cpld_reg.frmt_106_1=bit
sff_cpld_reg.addr_106_1=0x00070080
sff_cpld_reg.len_106_1=1
sff_cpld_reg.bit_offset_106_1=1

sff_cpld_reg.mode_107_1=config
sff_cpld_reg.src_107_1=cpld
sff_cpld_reg.frmt_107_1=bit
sff_cpld_reg.addr_107_1=0x00070080
sff_cpld_reg.len_107_1=1
sff_cpld_reg.bit_offset_107_1=1

sff_cpld_reg.mode_108_1=config
sff_cpld_reg.src_108_1=cpld
sff_cpld_reg.frmt_108_1=bit
sff_cpld_reg.addr_108_1=0x00070080
sff_cpld_reg.len_108_1=1
sff_cpld_reg.bit_offset_108_1=1

sff_cpld_reg.mode_109_1=config
sff_cpld_reg.src_109_1=cpld
sff_cpld_reg.frmt_109_1=bit
sff_cpld_reg.addr_109_1=0x00070080
sff_cpld_reg.len_109_1=1
sff_cpld_reg.bit_offset_109_1=1

sff_cpld_reg.mode_110_1=config
sff_cpld_reg.src_110_1=cpld
sff_cpld_reg.frmt_110_1=bit
sff_cpld_reg.addr_110_1=0x00070080
sff_cpld_reg.len_110_1=1
sff_cpld_reg.bit_offset_110_1=1

sff_cpld_reg.mode_111_1=config
sff_cpld_reg.src_111_1=cpld
sff_cpld_reg.frmt_111_1=bit
sff_cpld_reg.addr_111_1=0x00070080
sff_cpld_reg.len_111_1=1
sff_cpld_reg.bit_offset_111_1=1

sff_cpld_reg.mode_112_1=config
sff_cpld_reg.src_112_1=cpld
sff_cpld_reg.frmt_112_1=bit
sff_cpld_reg.addr_112_1=0x00070080
sff_cpld_reg.len_112_1=1
sff_cpld_reg.bit_offset_112_1=1

sff_cpld_reg.mode_113_1=config
sff_cpld_reg.src_113_1=cpld
sff_cpld_reg.frmt_113_1=bit
sff_cpld_reg.addr_113_1=0x00070080
sff_cpld_reg.len_113_1=1
sff_cpld_reg.bit_offset_113_1=2

sff_cpld_reg.mode_114_1=config
sff_cpld_reg.src_114_1=cpld
sff_cpld_reg.frmt_114_1=bit
sff_cpld_reg.addr_114_1=0x00070080
sff_cpld_reg.len_114_1=1
sff_cpld_reg.bit_offset_114_1=2

sff_cpld_reg.mode_115_1=config
sff_cpld_reg.src_115_1=cpld
sff_cpld_reg.frmt_115_1=bit
sff_cpld_reg.addr_115_1=0x00070080
sff_cpld_reg.len_115_1=1
sff_cpld_reg.bit_offset_115_1=2

sff_cpld_reg.mode_116_1=config
sff_cpld_reg.src_116_1=cpld
sff_cpld_reg.frmt_116_1=bit
sff_cpld_reg.addr_116_1=0x00070080
sff_cpld_reg.len_116_1=1
sff_cpld_reg.bit_offset_116_1=2

sff_cpld_reg.mode_117_1=config
sff_cpld_reg.src_117_1=cpld
sff_cpld_reg.frmt_117_1=bit
sff_cpld_reg.addr_117_1=0x00070080
sff_cpld_reg.len_117_1=1
sff_cpld_reg.bit_offset_117_1=2

sff_cpld_reg.mode_118_1=config
sff_cpld_reg.src_118_1=cpld
sff_cpld_reg.frmt_118_1=bit
sff_cpld_reg.addr_118_1=0x00070080
sff_cpld_reg.len_118_1=1
sff_cpld_reg.bit_offset_118_1=2

sff_cpld_reg.mode_119_1=config
sff_cpld_reg.src_119_1=cpld
sff_cpld_reg.frmt_119_1=bit
sff_cpld_reg.addr_119_1=0x00070080
sff_cpld_reg.len_119_1=1
sff_cpld_reg.bit_offset_119_1=2

sff_cpld_reg.mode_120_1=config
sff_cpld_reg.src_120_1=cpld
sff_cpld_reg.frmt_120_1=bit
sff_cpld_reg.addr_120_1=0x00070080
sff_cpld_reg.len_120_1=1
sff_cpld_reg.bit_offset_120_1=2

sff_cpld_reg.mode_121_1=config
sff_cpld_reg.src_121_1=cpld
sff_cpld_reg.frmt_121_1=bit
sff_cpld_reg.addr_121_1=0x00070080
sff_cpld_reg.len_121_1=1
sff_cpld_reg.bit_offset_121_1=3

sff_cpld_reg.mode_122_1=config
sff_cpld_reg.src_122_1=cpld
sff_cpld_reg.frmt_122_1=bit
sff_cpld_reg.addr_122_1=0x00070080
sff_cpld_reg.len_122_1=1
sff_cpld_reg.bit_offset_122_1=3

sff_cpld_reg.mode_123_1=config
sff_cpld_reg.src_123_1=cpld
sff_cpld_reg.frmt_123_1=bit
sff_cpld_reg.addr_123_1=0x00070080
sff_cpld_reg.len_123_1=1
sff_cpld_reg.bit_offset_123_1=3

sff_cpld_reg.mode_124_1=config
sff_cpld_reg.src_124_1=cpld
sff_cpld_reg.frmt_124_1=bit
sff_cpld_reg.addr_124_1=0x00070080
sff_cpld_reg.len_124_1=1
sff_cpld_reg.bit_offset_124_1=3

sff_cpld_reg.mode_125_1=config
sff_cpld_reg.src_125_1=cpld
sff_cpld_reg.frmt_125_1=bit
sff_cpld_reg.addr_125_1=0x00070080
sff_cpld_reg.len_125_1=1
sff_cpld_reg.bit_offset_125_1=3

sff_cpld_reg.mode_126_1=config
sff_cpld_reg.src_126_1=cpld
sff_cpld_reg.frmt_126_1=bit
sff_cpld_reg.addr_126_1=0x00070080
sff_cpld_reg.len_126_1=1
sff_cpld_reg.bit_offset_126_1=3

sff_cpld_reg.mode_127_1=config
sff_cpld_reg.src_127_1=cpld
sff_cpld_reg.frmt_127_1=bit
sff_cpld_reg.addr_127_1=0x00070080
sff_cpld_reg.len_127_1=1
sff_cpld_reg.bit_offset_127_1=3

sff_cpld_reg.mode_128_1=config
sff_cpld_reg.src_128_1=cpld
sff_cpld_reg.frmt_128_1=bit
sff_cpld_reg.addr_128_1=0x00070080
sff_cpld_reg.len_128_1=1
sff_cpld_reg.bit_offset_128_1=3

