; SMT-LIBv2 description generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module timer_regs
(declare-sort |timer_regs_s| 0)
(declare-fun |timer_regs_is| (|timer_regs_s|) Bool)
; yosys-smt2-anyinit timer_regs#0 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_299"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#0| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_299
; yosys-smt2-register _witness_.anyinit_procdff_299 32
; yosys-smt2-wire _witness_.anyinit_procdff_299 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_299| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#0| state))
; yosys-smt2-anyinit timer_regs#1 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_304"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#1| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_304
; yosys-smt2-register _witness_.anyinit_procdff_304 32
; yosys-smt2-wire _witness_.anyinit_procdff_304 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_304| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#1| state))
; yosys-smt2-anyinit timer_regs#2 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_309"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#2| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_309
; yosys-smt2-register _witness_.anyinit_procdff_309 32
; yosys-smt2-wire _witness_.anyinit_procdff_309 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_309| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#2| state))
; yosys-smt2-anyinit timer_regs#3 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_314"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#3| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_314
; yosys-smt2-register _witness_.anyinit_procdff_314 32
; yosys-smt2-wire _witness_.anyinit_procdff_314 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_314| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#3| state))
; yosys-smt2-anyinit timer_regs#4 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_319"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#4| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_319
; yosys-smt2-register _witness_.anyinit_procdff_319 32
; yosys-smt2-wire _witness_.anyinit_procdff_319 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_319| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#4| state))
; yosys-smt2-anyinit timer_regs#5 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_324"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#5| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_324
; yosys-smt2-register _witness_.anyinit_procdff_324 32
; yosys-smt2-wire _witness_.anyinit_procdff_324 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_324| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#5| state))
; yosys-smt2-anyinit timer_regs#6 32 timer_regs.sv:101.5-138.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_329"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_regs#6| (|timer_regs_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_329
; yosys-smt2-register _witness_.anyinit_procdff_329 32
; yosys-smt2-wire _witness_.anyinit_procdff_329 32
(define-fun |timer_regs_n _witness_.anyinit_procdff_329| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#6| state))
(declare-fun |timer_regs#7| (|timer_regs_s|) (_ BitVec 6)) ; \addr
; yosys-smt2-input addr 6
; yosys-smt2-wire addr 6
; yosys-smt2-witness {"offset": 0, "path": ["\\addr"], "smtname": "addr", "smtoffset": 0, "type": "input", "width": 6}
(define-fun |timer_regs_n addr| ((state |timer_regs_s|)) (_ BitVec 6) (|timer_regs#7| state))
(declare-fun |timer_regs#8| (|timer_regs_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_regs#9| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#0| state) #b00000000000000000000000000000000)) ; \reg_ctrl
; yosys-smt2-output cap_en 1
; yosys-smt2-wire cap_en 1
(define-fun |timer_regs_n cap_en| ((state |timer_regs_s|)) Bool (= ((_ extract 6 6) (|timer_regs#9| state)) #b1))
(declare-fun |timer_regs#10| (|timer_regs_s|) Bool) ; \capture_stb
; yosys-smt2-input capture_stb 1
; yosys-smt2-wire capture_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_stb"], "smtname": "capture_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n capture_stb| ((state |timer_regs_s|)) Bool (|timer_regs#10| state))
(declare-fun |timer_regs#11| (|timer_regs_s|) (_ BitVec 32)) ; \capture_val
; yosys-smt2-input capture_val 32
; yosys-smt2-wire capture_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_val"], "smtname": "capture_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n capture_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#11| state))
(declare-fun |timer_regs#12| (|timer_regs_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n clk| ((state |timer_regs_s|)) Bool (|timer_regs#12| state))
(define-fun |timer_regs#13| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#3| state) #b00000000000000000000000000000000)) ; \reg_cmp
; yosys-smt2-output cmp_val 32
; yosys-smt2-wire cmp_val 32
(define-fun |timer_regs_n cmp_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#13| state))
(declare-fun |timer_regs#14| (|timer_regs_s|) Bool) ; \core_irq
; yosys-smt2-input core_irq 1
; yosys-smt2-wire core_irq 1
; yosys-smt2-witness {"offset": 0, "path": ["\\core_irq"], "smtname": "core_irq", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n core_irq| ((state |timer_regs_s|)) Bool (|timer_regs#14| state))
(declare-fun |timer_regs#15| (|timer_regs_s|) Bool) ; \cs
; yosys-smt2-input cs 1
; yosys-smt2-wire cs 1
; yosys-smt2-witness {"offset": 0, "path": ["\\cs"], "smtname": "cs", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n cs| ((state |timer_regs_s|)) Bool (|timer_regs#15| state))
(declare-fun |timer_regs#16| (|timer_regs_s|) (_ BitVec 32)) ; \current_val
; yosys-smt2-input current_val 32
; yosys-smt2-wire current_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\current_val"], "smtname": "current_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n current_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#16| state))
; yosys-smt2-output dir 1
; yosys-smt2-wire dir 1
(define-fun |timer_regs_n dir| ((state |timer_regs_s|)) Bool (= ((_ extract 3 3) (|timer_regs#9| state)) #b1))
; yosys-smt2-output en 1
; yosys-smt2-wire en 1
(define-fun |timer_regs_n en| ((state |timer_regs_s|)) Bool (= ((_ extract 0 0) (|timer_regs#9| state)) #b1))
; yosys-smt2-output ext_en 1
; yosys-smt2-wire ext_en 1
(define-fun |timer_regs_n ext_en| ((state |timer_regs_s|)) Bool (= ((_ extract 5 5) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#17| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#6| state) #b00000000000000000000000000000000)) ; \reg_int_sts
(define-fun |timer_regs#18| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#5| state) #b00000000000000000000000000000000)) ; \reg_int_en
(define-fun |timer_regs#19| ((state |timer_regs_s|)) (_ BitVec 32) (bvand (|timer_regs#17| state) (|timer_regs#18| state))) ; $and$timer_regs.sv:80$52_Y
(define-fun |timer_regs#20| ((state |timer_regs_s|)) Bool (distinct (|timer_regs#19| state) #b00000000000000000000000000000000)) ; \intr_o
; yosys-smt2-output intr_o 1
; yosys-smt2-wire intr_o 1
(define-fun |timer_regs_n intr_o| ((state |timer_regs_s|)) Bool (|timer_regs#20| state))
(declare-fun |timer_regs#21| (|timer_regs_s|) Bool) ; \we
(define-fun |timer_regs#22| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#15| state) false) (or  (|timer_regs#21| state) false))) ; $logic_and$timer_regs.sv:122$58_Y
(define-fun |timer_regs#23| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b000100)) ; $eq$timer_regs.sv:73$49_Y
(define-fun |timer_regs#24| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#22| state) false) (or  (|timer_regs#23| state) false))) ; \load_cmd
; yosys-smt2-output load_cmd 1
; yosys-smt2-wire load_cmd 1
(define-fun |timer_regs_n load_cmd| ((state |timer_regs_s|)) Bool (|timer_regs#24| state))
(define-fun |timer_regs#25| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#1| state) #b00000000000000000000000000000000)) ; \reg_load
(declare-fun |timer_regs#26| (|timer_regs_s|) (_ BitVec 32)) ; \wdata
(define-fun |timer_regs#27| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#24| state) (|timer_regs#26| state) (|timer_regs#25| state))) ; \load_val
; yosys-smt2-output load_val 32
; yosys-smt2-wire load_val 32
(define-fun |timer_regs_n load_val| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#27| state))
; yosys-smt2-output mode 1
; yosys-smt2-wire mode 1
(define-fun |timer_regs_n mode| ((state |timer_regs_s|)) Bool (= ((_ extract 1 1) (|timer_regs#9| state)) #b1))
; yosys-smt2-output pre_en 1
; yosys-smt2-wire pre_en 1
(define-fun |timer_regs_n pre_en| ((state |timer_regs_s|)) Bool (= ((_ extract 2 2) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#28| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#2| state) #b00000000000000000000000000000000)) ; \reg_pre
; yosys-smt2-output pre_val 16
; yosys-smt2-wire pre_val 16
(define-fun |timer_regs_n pre_val| ((state |timer_regs_s|)) (_ BitVec 16) ((_ extract 15 0) (|timer_regs#28| state)))
; yosys-smt2-output pwm_en 1
; yosys-smt2-wire pwm_en 1
(define-fun |timer_regs_n pwm_en| ((state |timer_regs_s|)) Bool (= ((_ extract 4 4) (|timer_regs#9| state)) #b1))
(define-fun |timer_regs#29| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#4| state) #b00000000000000000000000000000000)) ; \reg_cap
(define-fun |timer_regs#30| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b011100)) ; $procmux$229_CMP
(define-fun |timer_regs#31| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b011000)) ; $procmux$199_CMP
(define-fun |timer_regs#32| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b010100)) ; $procmux$178_CMP
(define-fun |timer_regs#33| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b010000)) ; $procmux$191_CMP
(define-fun |timer_regs#34| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b001100)) ; $procmux$206_CMP
(define-fun |timer_regs#35| ((state |timer_regs_s|)) Bool (= (|timer_regs#7| state) #b001000)) ; $procmux$234_CMP
(define-fun |timer_regs#36| ((state |timer_regs_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_regs#7| state)) #b1) (= ((_ extract 1 1) (|timer_regs#7| state)) #b1) (= ((_ extract 2 2) (|timer_regs#7| state)) #b1) (= ((_ extract 3 3) (|timer_regs#7| state)) #b1) (= ((_ extract 4 4) (|timer_regs#7| state)) #b1) (= ((_ extract 5 5) (|timer_regs#7| state)) #b1)))) ; $procmux$223_CMP
(define-fun |timer_regs#37| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#36| state) (|timer_regs#9| state) (ite (|timer_regs#23| state) (|timer_regs#25| state) (ite (|timer_regs#35| state) (|timer_regs#16| state) (ite (|timer_regs#34| state) (|timer_regs#28| state) (ite (|timer_regs#33| state) (|timer_regs#18| state) (ite (|timer_regs#32| state) (|timer_regs#17| state) (ite (|timer_regs#31| state) (|timer_regs#13| state) (ite (|timer_regs#30| state) (|timer_regs#29| state) #b00000000000000000000000000000000))))))))) ; $2\rdata[31:0]
(define-fun |timer_regs#38| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#15| state) (|timer_regs#37| state) #b00000000000000000000000000000000)) ; \rdata
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_regs_n rdata| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#38| state))
; yosys-smt2-wire reg_cap 32
(define-fun |timer_regs_n reg_cap| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#29| state))
; yosys-smt2-wire reg_cmp 32
(define-fun |timer_regs_n reg_cmp| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#13| state))
; yosys-smt2-wire reg_ctrl 32
(define-fun |timer_regs_n reg_ctrl| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#9| state))
; yosys-smt2-wire reg_int_en 32
(define-fun |timer_regs_n reg_int_en| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#18| state))
; yosys-smt2-wire reg_int_sts 32
(define-fun |timer_regs_n reg_int_sts| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#17| state))
; yosys-smt2-wire reg_load 32
(define-fun |timer_regs_n reg_load| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#25| state))
; yosys-smt2-wire reg_pre 32
(define-fun |timer_regs_n reg_pre| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#28| state))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n rst_n| ((state |timer_regs_s|)) Bool (= ((_ extract 0 0) (|timer_regs#8| state)) #b1))
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_n wdata| ((state |timer_regs_s|)) (_ BitVec 32) (|timer_regs#26| state))
; yosys-smt2-input we 1
; yosys-smt2-wire we 1
; yosys-smt2-witness {"offset": 0, "path": ["\\we"], "smtname": "we", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_n we| ((state |timer_regs_s|)) Bool (|timer_regs#21| state))
(define-fun |timer_regs#39| ((state |timer_regs_s|)) (_ BitVec 1) (bvnot (ite (|timer_regs#12| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$446
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$447
(define-fun |timer_regs_u 0| ((state |timer_regs_s|)) Bool (or (= ((_ extract 0 0) (|timer_regs#39| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$447
(define-fun |timer_regs#40| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#14| state) #b1 ((_ extract 0 0) (|timer_regs#17| state)))) ; $procmux$181_Y
(define-fun |timer_regs#41| ((state |timer_regs_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs#26| state)) #b1) #b0 (|timer_regs#40| state))) ; $procmux$183_Y
(define-fun |timer_regs#42| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#32| state) (|timer_regs#41| state) (|timer_regs#40| state))) ; $procmux$185_Y
(define-fun |timer_regs#43| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#22| state) (|timer_regs#42| state) (|timer_regs#40| state))) ; $0\reg_int_sts[31:0] [0]
(define-fun |timer_regs#44| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#10| state) #b1 ((_ extract 1 1) (|timer_regs#17| state)))) ; $procmux$173_Y
(define-fun |timer_regs#45| ((state |timer_regs_s|)) (_ BitVec 1) (ite (= ((_ extract 1 1) (|timer_regs#26| state)) #b1) #b0 (|timer_regs#44| state))) ; $procmux$175_Y
(define-fun |timer_regs#46| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#32| state) (|timer_regs#45| state) (|timer_regs#44| state))) ; $procmux$177_Y
(define-fun |timer_regs#47| ((state |timer_regs_s|)) (_ BitVec 1) (ite (|timer_regs#22| state) (|timer_regs#46| state) (|timer_regs#44| state))) ; $0\reg_int_sts[31:0] [1]
(define-fun |timer_regs#48| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (concat ((_ extract 31 2) (|timer_regs#17| state)) (concat (|timer_regs#47| state) (|timer_regs#43| state))) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$402
(define-fun |timer_regs#49| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#33| state) (|timer_regs#26| state) (|timer_regs#18| state))) ; $procmux$190_Y
(define-fun |timer_regs#50| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#49| state) (|timer_regs#18| state))) ; $0\reg_int_en[31:0]
(define-fun |timer_regs#51| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#50| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$400
(define-fun |timer_regs#52| ((state |timer_regs_s|)) Bool (and (or  (|timer_regs#10| state) false) (or  (= ((_ extract 6 6) (|timer_regs#9| state)) #b1) false))) ; $logic_and$timer_regs.sv:117$57_Y
(define-fun |timer_regs#53| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#52| state) (|timer_regs#11| state) (|timer_regs#29| state))) ; $0\reg_cap[31:0]
(define-fun |timer_regs#54| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#53| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$398
(define-fun |timer_regs#55| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#31| state) (|timer_regs#26| state) (|timer_regs#13| state))) ; $procmux$198_Y
(define-fun |timer_regs#56| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#55| state) (|timer_regs#13| state))) ; $0\reg_cmp[31:0]
(define-fun |timer_regs#57| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#56| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$396
(define-fun |timer_regs#58| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#34| state) (|timer_regs#26| state) (|timer_regs#28| state))) ; $procmux$205_Y
(define-fun |timer_regs#59| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#58| state) (|timer_regs#28| state))) ; $0\reg_pre[31:0]
(define-fun |timer_regs#60| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#59| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$394
(define-fun |timer_regs#61| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#23| state) (|timer_regs#26| state) (|timer_regs#25| state))) ; $procmux$213_Y
(define-fun |timer_regs#62| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#61| state) (|timer_regs#25| state))) ; $0\reg_load[31:0]
(define-fun |timer_regs#63| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#62| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$392
(define-fun |timer_regs#64| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#36| state) (|timer_regs#26| state) (|timer_regs#9| state))) ; $procmux$222_Y
(define-fun |timer_regs#65| ((state |timer_regs_s|)) (_ BitVec 32) (ite (|timer_regs#22| state) (|timer_regs#64| state) (|timer_regs#9| state))) ; $0\reg_ctrl[31:0]
(define-fun |timer_regs#66| ((state |timer_regs_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs#8| state)) #b1) (|timer_regs#65| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$390
(define-fun |timer_regs_a| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_u| ((state |timer_regs_s|)) Bool 
  (|timer_regs_u 0| state)
)
(define-fun |timer_regs_i| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_h| ((state |timer_regs_s|)) Bool true)
(define-fun |timer_regs_t| ((state |timer_regs_s|) (next_state |timer_regs_s|)) Bool (and
  (= (|timer_regs#48| state) (|timer_regs#6| next_state)) ; $procdff$329 \_witness_.anyinit_procdff_329
  (= (|timer_regs#51| state) (|timer_regs#5| next_state)) ; $procdff$324 \_witness_.anyinit_procdff_324
  (= (|timer_regs#54| state) (|timer_regs#4| next_state)) ; $procdff$319 \_witness_.anyinit_procdff_319
  (= (|timer_regs#57| state) (|timer_regs#3| next_state)) ; $procdff$314 \_witness_.anyinit_procdff_314
  (= (|timer_regs#60| state) (|timer_regs#2| next_state)) ; $procdff$309 \_witness_.anyinit_procdff_309
  (= (|timer_regs#63| state) (|timer_regs#1| next_state)) ; $procdff$304 \_witness_.anyinit_procdff_304
  (= (|timer_regs#66| state) (|timer_regs#0| next_state)) ; $procdff$299 \_witness_.anyinit_procdff_299
)) ; end of module timer_regs
; yosys-smt2-module timer_core
(declare-sort |timer_core_s| 0)
(declare-fun |timer_core_is| (|timer_core_s|) Bool)
; yosys-smt2-anyinit timer_core#0 1 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_246"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#0| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_246
; yosys-smt2-register _witness_.anyinit_procdff_246 1
; yosys-smt2-wire _witness_.anyinit_procdff_246 1
(define-fun |timer_core_n _witness_.anyinit_procdff_246| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#0| state)) #b1))
; yosys-smt2-anyinit timer_core#1 1 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_251"], "smtname": 1, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#1| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_251
; yosys-smt2-register _witness_.anyinit_procdff_251 1
; yosys-smt2-wire _witness_.anyinit_procdff_251 1
(define-fun |timer_core_n _witness_.anyinit_procdff_251| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#1| state)) #b1))
; yosys-smt2-anyinit timer_core#2 32 timer_core.sv:123.5-162.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_256"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core#2| (|timer_core_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_256
; yosys-smt2-register _witness_.anyinit_procdff_256 32
; yosys-smt2-wire _witness_.anyinit_procdff_256 32
(define-fun |timer_core_n _witness_.anyinit_procdff_256| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#2| state))
; yosys-smt2-anyinit timer_core#3 1 timer_core.sv:111.5-120.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_261"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#3| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_261
; yosys-smt2-register _witness_.anyinit_procdff_261 1
; yosys-smt2-wire _witness_.anyinit_procdff_261 1
(define-fun |timer_core_n _witness_.anyinit_procdff_261| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#3| state)) #b1))
; yosys-smt2-anyinit timer_core#4 16 timer_core.sv:80.5-104.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_266"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 16}
(declare-fun |timer_core#4| (|timer_core_s|) (_ BitVec 16)) ; \_witness_.anyinit_procdff_266
; yosys-smt2-register _witness_.anyinit_procdff_266 16
; yosys-smt2-wire _witness_.anyinit_procdff_266 16
(define-fun |timer_core_n _witness_.anyinit_procdff_266| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#4| state))
; yosys-smt2-anyinit timer_core#5 1 timer_core.sv:80.5-104.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_271"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#5| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_271
; yosys-smt2-register _witness_.anyinit_procdff_271 1
; yosys-smt2-wire _witness_.anyinit_procdff_271 1
(define-fun |timer_core_n _witness_.anyinit_procdff_271| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#5| state)) #b1))
; yosys-smt2-anyinit timer_core#6 1 timer_core.sv:67.5-77.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_276"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#6| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_276
; yosys-smt2-register _witness_.anyinit_procdff_276 1
; yosys-smt2-wire _witness_.anyinit_procdff_276 1
(define-fun |timer_core_n _witness_.anyinit_procdff_276| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#6| state)) #b1))
; yosys-smt2-anyinit timer_core#7 32 timer_core.sv:67.5-77.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_281"], "smtname": 7, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core#7| (|timer_core_s|) (_ BitVec 32)) ; \_witness_.anyinit_procdff_281
; yosys-smt2-register _witness_.anyinit_procdff_281 32
; yosys-smt2-wire _witness_.anyinit_procdff_281 32
(define-fun |timer_core_n _witness_.anyinit_procdff_281| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#7| state))
; yosys-smt2-anyinit timer_core#8 1 timer_core.sv:53.5-61.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_286"], "smtname": 8, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#8| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_286
; yosys-smt2-register _witness_.anyinit_procdff_286 1
; yosys-smt2-wire _witness_.anyinit_procdff_286 1
(define-fun |timer_core_n _witness_.anyinit_procdff_286| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#8| state)) #b1))
; yosys-smt2-anyinit timer_core#9 1 timer_core.sv:53.5-61.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_291"], "smtname": 9, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core#9| (|timer_core_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_291
; yosys-smt2-register _witness_.anyinit_procdff_291 1
; yosys-smt2-wire _witness_.anyinit_procdff_291 1
(define-fun |timer_core_n _witness_.anyinit_procdff_291| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#9| state)) #b1))
(declare-fun |timer_core#10| (|timer_core_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_core#11| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#9| state) #b0)) ; \capture_d
; yosys-smt2-wire capture_d 1
(define-fun |timer_core_n capture_d| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#11| state)) #b1))
(declare-fun |timer_core#12| (|timer_core_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n capture_i| ((state |timer_core_s|)) Bool (|timer_core#12| state))
(define-fun |timer_core#13| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#11| state)) #b1) false))) ; $logic_not$timer_core.sv:63$7_Y
(define-fun |timer_core#14| ((state |timer_core_s|)) Bool (and (or  (|timer_core#12| state) false) (or  (|timer_core#13| state) false))) ; \capture_re
; yosys-smt2-wire capture_re 1
(define-fun |timer_core_n capture_re| ((state |timer_core_s|)) Bool (|timer_core#14| state))
(define-fun |timer_core#15| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#6| state) #b0)) ; \capture_stb
; yosys-smt2-output capture_stb 1
; yosys-smt2-wire capture_stb 1
(define-fun |timer_core_n capture_stb| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#15| state)) #b1))
(define-fun |timer_core#16| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#7| state) #b00000000000000000000000000000000)) ; \capture_val
; yosys-smt2-output capture_val 32
; yosys-smt2-wire capture_val 32
(define-fun |timer_core_n capture_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#16| state))
(declare-fun |timer_core#17| (|timer_core_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n clk| ((state |timer_core_s|)) Bool (|timer_core#17| state))
(define-fun |timer_core#18| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#5| state) #b0)) ; \clk_tick
; yosys-smt2-wire clk_tick 1
(define-fun |timer_core_n clk_tick| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#18| state)) #b1))
(declare-fun |timer_core#19| (|timer_core_s|) (_ BitVec 32)) ; \cmp_val
; yosys-smt2-input cmp_val 32
; yosys-smt2-wire cmp_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\cmp_val"], "smtname": "cmp_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_n cmp_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#19| state))
(define-fun |timer_core#20| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#2| state) #b00000000000000000000000000000000)) ; \counter
; yosys-smt2-wire counter 32
(define-fun |timer_core_n counter| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#20| state))
; yosys-smt2-output current_val 32
; yosys-smt2-wire current_val 32
(define-fun |timer_core_n current_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#20| state))
(declare-fun |timer_core#21| (|timer_core_s|) Bool) ; \dir
; yosys-smt2-input dir 1
; yosys-smt2-wire dir 1
; yosys-smt2-witness {"offset": 0, "path": ["\\dir"], "smtname": "dir", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n dir| ((state |timer_core_s|)) Bool (|timer_core#21| state))
(declare-fun |timer_core#22| (|timer_core_s|) Bool) ; \en
; yosys-smt2-input en 1
; yosys-smt2-wire en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\en"], "smtname": "en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n en| ((state |timer_core_s|)) Bool (|timer_core#22| state))
(declare-fun |timer_core#23| (|timer_core_s|) Bool) ; \ext_en
; yosys-smt2-input ext_en 1
; yosys-smt2-wire ext_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_en"], "smtname": "ext_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n ext_en| ((state |timer_core_s|)) Bool (|timer_core#23| state))
(define-fun |timer_core#24| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#8| state) #b0)) ; \ext_meas_d
; yosys-smt2-wire ext_meas_d 1
(define-fun |timer_core_n ext_meas_d| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#24| state)) #b1))
(declare-fun |timer_core#25| (|timer_core_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n ext_meas_i| ((state |timer_core_s|)) Bool (|timer_core#25| state))
(define-fun |timer_core#26| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#24| state)) #b1) false))) ; $logic_not$timer_core.sv:62$5_Y
(define-fun |timer_core#27| ((state |timer_core_s|)) Bool (and (or  (|timer_core#25| state) false) (or  (|timer_core#26| state) false))) ; \ext_tick
; yosys-smt2-wire ext_meas_re 1
(define-fun |timer_core_n ext_meas_re| ((state |timer_core_s|)) Bool (|timer_core#27| state))
; yosys-smt2-wire ext_tick 1
(define-fun |timer_core_n ext_tick| ((state |timer_core_s|)) Bool (|timer_core#27| state))
(define-fun |timer_core#28| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#1| state) #b0)) ; \irq
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_core_n irq| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#28| state)) #b1))
(declare-fun |timer_core#29| (|timer_core_s|) Bool) ; \load_cmd
; yosys-smt2-input load_cmd 1
; yosys-smt2-wire load_cmd 1
; yosys-smt2-witness {"offset": 0, "path": ["\\load_cmd"], "smtname": "load_cmd", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n load_cmd| ((state |timer_core_s|)) Bool (|timer_core#29| state))
(declare-fun |timer_core#30| (|timer_core_s|) (_ BitVec 32)) ; \load_val
; yosys-smt2-input load_val 32
; yosys-smt2-wire load_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\load_val"], "smtname": "load_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_n load_val| ((state |timer_core_s|)) (_ BitVec 32) (|timer_core#30| state))
(declare-fun |timer_core#31| (|timer_core_s|) Bool) ; \mode
; yosys-smt2-input mode 1
; yosys-smt2-wire mode 1
; yosys-smt2-witness {"offset": 0, "path": ["\\mode"], "smtname": "mode", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n mode| ((state |timer_core_s|)) Bool (|timer_core#31| state))
(define-fun |timer_core#32| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#3| state) #b0)) ; \op_done
; yosys-smt2-wire op_done 1
(define-fun |timer_core_n op_done| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#32| state)) #b1))
(declare-fun |timer_core#33| (|timer_core_s|) Bool) ; \pre_en
; yosys-smt2-input pre_en 1
; yosys-smt2-wire pre_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_en"], "smtname": "pre_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n pre_en| ((state |timer_core_s|)) Bool (|timer_core#33| state))
(declare-fun |timer_core#34| (|timer_core_s|) (_ BitVec 16)) ; \pre_val
; yosys-smt2-input pre_val 16
; yosys-smt2-wire pre_val 16
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_val"], "smtname": "pre_val", "smtoffset": 0, "type": "input", "width": 16}
(define-fun |timer_core_n pre_val| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#34| state))
(define-fun |timer_core#35| ((state |timer_core_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#4| state) #b0000000000000000)) ; \prescaler
; yosys-smt2-wire prescaler 16
(define-fun |timer_core_n prescaler| ((state |timer_core_s|)) (_ BitVec 16) (|timer_core#35| state))
(declare-fun |timer_core#36| (|timer_core_s|) Bool) ; \pwm_en
; yosys-smt2-input pwm_en 1
; yosys-smt2-wire pwm_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pwm_en"], "smtname": "pwm_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n pwm_en| ((state |timer_core_s|)) Bool (|timer_core#36| state))
(define-fun |timer_core#37| ((state |timer_core_s|)) Bool (bvule (|timer_core#20| state) (|timer_core#19| state))) ; $le$timer_core.sv:184$46_Y
(define-fun |timer_core#38| ((state |timer_core_s|)) Bool (bvult (|timer_core#20| state) (|timer_core#19| state))) ; $lt$timer_core.sv:188$47_Y
(define-fun |timer_core#39| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#21| state) (ite (|timer_core#38| state) #b1 #b0) (ite (|timer_core#37| state) #b1 #b0))) ; $2\pwm_o[0:0]
(define-fun |timer_core#40| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#36| state) (|timer_core#39| state) #b0)) ; \pwm_o
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_core_n pwm_o| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#40| state)) #b1))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_n rst_n| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#10| state)) #b1))
(define-fun |timer_core#41| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#23| state) (ite (|timer_core#27| state) #b1 #b0) (|timer_core#18| state))) ; \tick
; yosys-smt2-wire tick 1
(define-fun |timer_core_n tick| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#41| state)) #b1))
(define-fun |timer_core#42| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#0| state) #b0)) ; \trigger_o
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_core_n trigger_o| ((state |timer_core_s|)) Bool (= ((_ extract 0 0) (|timer_core#42| state)) #b1))
(define-fun |timer_core#43| ((state |timer_core_s|)) (_ BitVec 1) (bvnot (ite (|timer_core#17| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$443
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$444
(define-fun |timer_core_u 0| ((state |timer_core_s|)) Bool (or (= ((_ extract 0 0) (|timer_core#43| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$444
(define-fun |timer_core#44| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (ite (|timer_core#12| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$388
(define-fun |timer_core#45| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (ite (|timer_core#25| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$386
(define-fun |timer_core#46| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#14| state) (|timer_core#20| state) (|timer_core#16| state))) ; $0\capture_val[31:0]
(define-fun |timer_core#47| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#46| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$384
(define-fun |timer_core#48| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#14| state) #b1 #b0)) ; $0\capture_stb[0:0]
(define-fun |timer_core#49| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#48| state) #b0)) ; $auto$rtlil.cc:3457:Mux$382
(define-fun |timer_core#50| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#35| state)) #b1) (= ((_ extract 1 1) (|timer_core#35| state)) #b1) (= ((_ extract 2 2) (|timer_core#35| state)) #b1) (= ((_ extract 3 3) (|timer_core#35| state)) #b1) (= ((_ extract 4 4) (|timer_core#35| state)) #b1) (= ((_ extract 5 5) (|timer_core#35| state)) #b1) (= ((_ extract 6 6) (|timer_core#35| state)) #b1) (= ((_ extract 7 7) (|timer_core#35| state)) #b1) (= ((_ extract 8 8) (|timer_core#35| state)) #b1) (= ((_ extract 9 9) (|timer_core#35| state)) #b1) (= ((_ extract 10 10) (|timer_core#35| state)) #b1) (= ((_ extract 11 11) (|timer_core#35| state)) #b1) (= ((_ extract 12 12) (|timer_core#35| state)) #b1) (= ((_ extract 13 13) (|timer_core#35| state)) #b1) (= ((_ extract 14 14) (|timer_core#35| state)) #b1) (= ((_ extract 15 15) (|timer_core#35| state)) #b1)))) ; $eq$timer_core.sv:89$15_Y
(define-fun |timer_core#51| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#50| state) #b1 #b0)) ; $procmux$143_Y
(define-fun |timer_core#52| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#33| state) (|timer_core#51| state) #b1)) ; $procmux$145_Y
(define-fun |timer_core#53| ((state |timer_core_s|)) Bool (not (or  (|timer_core#23| state) false))) ; $logic_not$timer_core.sv:87$13_Y
(define-fun |timer_core#54| ((state |timer_core_s|)) Bool (and (or  (|timer_core#22| state) false) (or  (|timer_core#53| state) false))) ; $logic_and$timer_core.sv:87$14_Y
(define-fun |timer_core#55| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#54| state) (|timer_core#52| state) #b0)) ; $procmux$147_Y
(define-fun |timer_core#56| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#29| state) #b0 (|timer_core#55| state))) ; $0\clk_tick[0:0]
(define-fun |timer_core#57| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#56| state) #b0)) ; $auto$rtlil.cc:3457:Mux$380
(define-fun |timer_core#58| ((state |timer_core_s|)) (_ BitVec 16) (bvsub (|timer_core#35| state) #b0000000000000001)) ; $auto$wreduce.cc:514:run$330 [15:0]
(define-fun |timer_core#59| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#50| state) (|timer_core#34| state) (|timer_core#58| state))) ; $procmux$155_Y
(define-fun |timer_core#60| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#33| state) (|timer_core#59| state) #b0000000000000000)) ; $procmux$157_Y
(define-fun |timer_core#61| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#54| state) (|timer_core#60| state) (|timer_core#35| state))) ; $procmux$159_Y
(define-fun |timer_core#62| ((state |timer_core_s|)) (_ BitVec 16) (ite (|timer_core#29| state) (|timer_core#34| state) (|timer_core#61| state))) ; $0\prescaler[15:0]
(define-fun |timer_core#63| ((state |timer_core_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#62| state) #b0000000000000000)) ; $auto$rtlil.cc:3457:Mux$378
(define-fun |timer_core#64| ((state |timer_core_s|)) Bool (= (|timer_core#20| state) (|timer_core#30| state))) ; $eq$timer_core.sv:118$31_Y
(define-fun |timer_core#65| ((state |timer_core_s|)) Bool (and (or  (|timer_core#21| state) false) (or  (|timer_core#64| state) false))) ; $logic_and$timer_core.sv:118$32_Y
(define-fun |timer_core#66| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#65| state) #b1 (|timer_core#32| state))) ; $procmux$130_Y
(define-fun |timer_core#67| ((state |timer_core_s|)) (_ BitVec 1) (bvnot (ite (|timer_core#21| state) #b1 #b0))) ; $eq$timer_core.sv:117$27_Y
(define-fun |timer_core#68| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#20| state)) #b1) (= ((_ extract 1 1) (|timer_core#20| state)) #b1) (= ((_ extract 2 2) (|timer_core#20| state)) #b1) (= ((_ extract 3 3) (|timer_core#20| state)) #b1) (= ((_ extract 4 4) (|timer_core#20| state)) #b1) (= ((_ extract 5 5) (|timer_core#20| state)) #b1) (= ((_ extract 6 6) (|timer_core#20| state)) #b1) (= ((_ extract 7 7) (|timer_core#20| state)) #b1) (= ((_ extract 8 8) (|timer_core#20| state)) #b1) (= ((_ extract 9 9) (|timer_core#20| state)) #b1) (= ((_ extract 10 10) (|timer_core#20| state)) #b1) (= ((_ extract 11 11) (|timer_core#20| state)) #b1) (= ((_ extract 12 12) (|timer_core#20| state)) #b1) (= ((_ extract 13 13) (|timer_core#20| state)) #b1) (= ((_ extract 14 14) (|timer_core#20| state)) #b1) (= ((_ extract 15 15) (|timer_core#20| state)) #b1) (= ((_ extract 16 16) (|timer_core#20| state)) #b1) (= ((_ extract 17 17) (|timer_core#20| state)) #b1) (= ((_ extract 18 18) (|timer_core#20| state)) #b1) (= ((_ extract 19 19) (|timer_core#20| state)) #b1) (= ((_ extract 20 20) (|timer_core#20| state)) #b1) (= ((_ extract 21 21) (|timer_core#20| state)) #b1) (= ((_ extract 22 22) (|timer_core#20| state)) #b1) (= ((_ extract 23 23) (|timer_core#20| state)) #b1) (= ((_ extract 24 24) (|timer_core#20| state)) #b1) (= ((_ extract 25 25) (|timer_core#20| state)) #b1) (= ((_ extract 26 26) (|timer_core#20| state)) #b1) (= ((_ extract 27 27) (|timer_core#20| state)) #b1) (= ((_ extract 28 28) (|timer_core#20| state)) #b1) (= ((_ extract 29 29) (|timer_core#20| state)) #b1) (= ((_ extract 30 30) (|timer_core#20| state)) #b1) (= ((_ extract 31 31) (|timer_core#20| state)) #b1)))) ; $eq$timer_core.sv:117$28_Y
(define-fun |timer_core#69| ((state |timer_core_s|)) Bool (and (or  (= ((_ extract 0 0) (|timer_core#67| state)) #b1) false) (or  (|timer_core#68| state) false))) ; $logic_and$timer_core.sv:117$29_Y
(define-fun |timer_core#70| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#69| state) #b1 (|timer_core#66| state))) ; $procmux$133_Y
(define-fun |timer_core#71| ((state |timer_core_s|)) Bool (and (or  (|timer_core#22| state) false) (or  (= ((_ extract 0 0) (|timer_core#41| state)) #b1) false))) ; $logic_and$timer_core.sv:116$22_Y
(define-fun |timer_core#72| ((state |timer_core_s|)) Bool (not (or  (|timer_core#31| state) false))) ; $logic_not$timer_core.sv:116$23_Y
(define-fun |timer_core#73| ((state |timer_core_s|)) Bool (and (or  (|timer_core#71| state) false) (or  (|timer_core#72| state) false))) ; $logic_and$timer_core.sv:116$24_Y
(define-fun |timer_core#74| ((state |timer_core_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core#32| state)) #b1) false))) ; $logic_not$timer_core.sv:116$25_Y
(define-fun |timer_core#75| ((state |timer_core_s|)) Bool (and (or  (|timer_core#73| state) false) (or  (|timer_core#74| state) false))) ; $logic_and$timer_core.sv:116$26_Y
(define-fun |timer_core#76| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#75| state) (|timer_core#70| state) (|timer_core#32| state))) ; $procmux$135_Y
(define-fun |timer_core#77| ((state |timer_core_s|)) Bool (not (or  (|timer_core#22| state) false))) ; $logic_not$timer_core.sv:114$20_Y
(define-fun |timer_core#78| ((state |timer_core_s|)) Bool (or  (|timer_core#29| state) false  (|timer_core#77| state) false)) ; $logic_or$timer_core.sv:114$21_Y
(define-fun |timer_core#79| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#78| state) #b0 (|timer_core#76| state))) ; $0\op_done[0:0]
(define-fun |timer_core#80| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#79| state) #b0)) ; $auto$rtlil.cc:3457:Mux$376
(define-fun |timer_core#81| ((state |timer_core_s|)) (_ BitVec 32) (bvsub (|timer_core#20| state) #b00000000000000000000000000000001)) ; $sub$timer_core.sv:141$40_Y
(define-fun |timer_core#82| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#31| state) (|timer_core#30| state) #b00000000000000000000000000000000)) ; $procmux$119_Y
(define-fun |timer_core#83| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#68| state) (|timer_core#82| state) (|timer_core#81| state))) ; $procmux$121_Y
(define-fun |timer_core#84| ((state |timer_core_s|)) (_ BitVec 32) (bvadd (|timer_core#20| state) #b00000000000000000000000000000001)) ; $add$timer_core.sv:153$42_Y
(define-fun |timer_core#85| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#31| state) #b00000000000000000000000000000000 (|timer_core#30| state))) ; $procmux$112_Y
(define-fun |timer_core#86| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#64| state) (|timer_core#85| state) (|timer_core#84| state))) ; $procmux$114_Y
(define-fun |timer_core#87| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#21| state) (|timer_core#86| state) (|timer_core#83| state))) ; $procmux$123_Y
(define-fun |timer_core#88| ((state |timer_core_s|)) Bool (and (or  (|timer_core#71| state) false) (or  (|timer_core#74| state) false))) ; $logic_and$timer_core.sv:132$37_Y
(define-fun |timer_core#89| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#88| state) (|timer_core#87| state) (|timer_core#20| state))) ; $procmux$125_Y
(define-fun |timer_core#90| ((state |timer_core_s|)) (_ BitVec 32) (ite (|timer_core#29| state) (|timer_core#30| state) (|timer_core#89| state))) ; $0\counter[31:0]
(define-fun |timer_core#91| ((state |timer_core_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#90| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$374
(define-fun |timer_core#92| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#68| state) #b1 #b0)) ; $procmux$100_Y
(define-fun |timer_core#93| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#64| state) #b1 #b0)) ; $procmux$81_Y
(define-fun |timer_core#94| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#21| state) (|timer_core#93| state) (|timer_core#92| state))) ; $procmux$102_Y
(define-fun |timer_core#95| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#88| state) (|timer_core#94| state) #b0)) ; $procmux$104_Y
(define-fun |timer_core#96| ((state |timer_core_s|)) (_ BitVec 1) (ite (|timer_core#29| state) #b0 (|timer_core#95| state))) ; $0\irq[0:0]
(define-fun |timer_core#97| ((state |timer_core_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core#10| state)) #b1) (|timer_core#96| state) #b0)) ; $auto$rtlil.cc:3457:Mux$370
(define-fun |timer_core_a| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_u| ((state |timer_core_s|)) Bool 
  (|timer_core_u 0| state)
)
(define-fun |timer_core_i| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_h| ((state |timer_core_s|)) Bool true)
(define-fun |timer_core_t| ((state |timer_core_s|) (next_state |timer_core_s|)) Bool (and
  (= (|timer_core#44| state) (|timer_core#9| next_state)) ; $procdff$291 \_witness_.anyinit_procdff_291
  (= (|timer_core#45| state) (|timer_core#8| next_state)) ; $procdff$286 \_witness_.anyinit_procdff_286
  (= (|timer_core#47| state) (|timer_core#7| next_state)) ; $procdff$281 \_witness_.anyinit_procdff_281
  (= (|timer_core#49| state) (|timer_core#6| next_state)) ; $procdff$276 \_witness_.anyinit_procdff_276
  (= (|timer_core#57| state) (|timer_core#5| next_state)) ; $procdff$271 \_witness_.anyinit_procdff_271
  (= (|timer_core#63| state) (|timer_core#4| next_state)) ; $procdff$266 \_witness_.anyinit_procdff_266
  (= (|timer_core#80| state) (|timer_core#3| next_state)) ; $procdff$261 \_witness_.anyinit_procdff_261
  (= (|timer_core#91| state) (|timer_core#2| next_state)) ; $procdff$256 \_witness_.anyinit_procdff_256
  (= (|timer_core#97| state) (|timer_core#1| next_state)) ; $procdff$251 \_witness_.anyinit_procdff_251
  (= (|timer_core#97| state) (|timer_core#0| next_state)) ; $procdff$246 \_witness_.anyinit_procdff_246
)) ; end of module timer_core
; yosys-smt2-module $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter
(declare-sort |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s| 0)
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_is| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) Bool)
; yosys-smt2-anyinit $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#0 1 wb_slave_adapter.sv:48.5-58.8
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_294"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#0| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 1)) ; \_witness_.anyinit_procdff_294
; yosys-smt2-register _witness_.anyinit_procdff_294 1
; yosys-smt2-wire _witness_.anyinit_procdff_294 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n _witness_.anyinit_procdff_294| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#0| state)) #b1))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#1| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 1)) ; \wb_rst_i
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#2| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#1| state)) #b1) #b0 (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#0| state))) ; \ack_q
; yosys-smt2-wire ack_q 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n ack_q| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#2| state)) #b1))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#3| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 32)) ; \wb_adr_i
; yosys-smt2-output reg_addr 32
; yosys-smt2-wire reg_addr 32
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_addr| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#3| state))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#4| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 4)) ; \wb_sel_i
; yosys-smt2-output reg_be 4
; yosys-smt2-wire reg_be 4
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_be| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 4) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#4| state))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#5| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 32)) ; \reg_rdata
; yosys-smt2-input reg_rdata 32
; yosys-smt2-wire reg_rdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\reg_rdata"], "smtname": "reg_rdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_rdata| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#5| state))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#6| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) Bool) ; \wb_cyc_i
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#7| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) Bool) ; \wb_stb_i
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#8| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (and (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#6| state) false) (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#7| state) false))) ; $logic_and$wb_slave_adapter.sv:52$60_Y
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#9| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) Bool) ; \wb_we_i
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#10| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (not (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#9| state) false))) ; $logic_not$wb_slave_adapter.sv:69$68_Y
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#11| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (and (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#8| state) false) (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#10| state) false))) ; \reg_re
; yosys-smt2-output reg_re 1
; yosys-smt2-wire reg_re 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_re| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#11| state))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#12| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (_ BitVec 32)) ; \wb_dat_i
; yosys-smt2-output reg_wdata 32
; yosys-smt2-wire reg_wdata 32
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_wdata| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#12| state))
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#13| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (and (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#8| state) false) (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#9| state) false))) ; $logic_and$wb_slave_adapter.sv:68$64_Y
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#14| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (not (or  (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#2| state)) #b1) false))) ; $logic_not$wb_slave_adapter.sv:52$61_Y
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#15| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (and (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#13| state) false) (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#14| state) false))) ; \reg_we
; yosys-smt2-output reg_we 1
; yosys-smt2-wire reg_we 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_we| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#15| state))
; yosys-smt2-output wb_ack_o 1
; yosys-smt2-wire wb_ack_o 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_ack_o| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#2| state)) #b1))
; yosys-smt2-input wb_adr_i 32
; yosys-smt2-wire wb_adr_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_adr_i"], "smtname": "wb_adr_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_adr_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#3| state))
(declare-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#16| (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) Bool) ; \wb_clk_i
; yosys-smt2-input wb_clk_i 1
; yosys-smt2-wire wb_clk_i 1
; yosys-smt2-clock wb_clk_i posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_clk_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#16| state))
; yosys-smt2-input wb_cyc_i 1
; yosys-smt2-wire wb_cyc_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_cyc_i"], "smtname": "wb_cyc_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_cyc_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#6| state))
; yosys-smt2-input wb_dat_i 32
; yosys-smt2-wire wb_dat_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_dat_i"], "smtname": "wb_dat_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_dat_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#12| state))
; yosys-smt2-output wb_dat_o 32
; yosys-smt2-wire wb_dat_o 32
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_dat_o| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 32) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#5| state))
; yosys-smt2-output wb_err_o 1
; yosys-smt2-wire wb_err_o 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_err_o| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool false)
; yosys-smt2-input wb_rst_i 1
; yosys-smt2-wire wb_rst_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_rst_i"], "smtname": "wb_rst_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_rst_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#1| state)) #b1))
; yosys-smt2-input wb_sel_i 4
; yosys-smt2-wire wb_sel_i 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_sel_i"], "smtname": "wb_sel_i", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_sel_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 4) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#4| state))
; yosys-smt2-output wb_stall_o 1
; yosys-smt2-wire wb_stall_o 1
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_stall_o| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool false)
; yosys-smt2-input wb_stb_i 1
; yosys-smt2-wire wb_stb_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_stb_i"], "smtname": "wb_stb_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_stb_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#7| state))
; yosys-smt2-input wb_we_i 1
; yosys-smt2-wire wb_we_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_we_i"], "smtname": "wb_we_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_we_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#9| state))
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#17| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 1) (bvnot (ite (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#16| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$440
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$441
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_u 0| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (or (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#17| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$441
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#18| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool (and (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#8| state) false) (or  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#14| state) false))) ; $logic_and$wb_slave_adapter.sv:52$62_Y
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#19| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 1) (ite (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#18| state) #b1 #b0)) ; $0\ack_q[0:0]
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#20| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#1| state)) #b1) #b0 (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#19| state))) ; $auto$rtlil.cc:3457:Mux$368
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_a| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool true)
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_u| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool 
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_u 0| state)
)
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_i| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool true)
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_h| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool true)
(define-fun |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_t| ((state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|) (next_state |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)) Bool 
  (= (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#20| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter#0| next_state)) ; $procdff$294 \_witness_.anyinit_procdff_294
) ; end of module $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter
; yosys-smt2-module timer_wb
(declare-sort |timer_wb_s| 0)
(declare-fun |timer_wb_is| (|timer_wb_s|) Bool)
; yosys-smt2-cell $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter u_wb_adapter
; yosys-smt2-witness {"path": ["\\u_wb_adapter"], "smtname": "u_wb_adapter", "type": "cell"}
(declare-fun |timer_wb#0| (|timer_wb_s|) (_ BitVec 32)) ; \reg_addr_wire
(declare-fun |timer_wb#1| (|timer_wb_s|) Bool) ; \reg_re
(declare-fun |timer_wb#2| (|timer_wb_s|) (_ BitVec 32)) ; \reg_wdata
(declare-fun |timer_wb#3| (|timer_wb_s|) Bool) ; \reg_we
(declare-fun |timer_wb#4| (|timer_wb_s|) Bool) ; \wb_ack_o
(declare-fun |timer_wb#5| (|timer_wb_s|) (_ BitVec 32)) ; \wb_dat_o
(declare-fun |timer_wb#6| (|timer_wb_s|) Bool) ; \wb_err_o
(declare-fun |timer_wb#7| (|timer_wb_s|) Bool) ; \wb_stall_o
(declare-fun |timer_wb_h u_wb_adapter| (|timer_wb_s|) |$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_s|)
; yosys-smt2-wire addr 6
(define-fun |timer_wb_n addr| ((state |timer_wb_s|)) (_ BitVec 6) ((_ extract 5 0) (|timer_wb#0| state)))
; yosys-smt2-cell timer_regs u_timer_regs
; yosys-smt2-witness {"path": ["\\u_timer_regs"], "smtname": "u_timer_regs", "type": "cell"}
(declare-fun |timer_wb#8| (|timer_wb_s|) Bool) ; \cap_en
(declare-fun |timer_wb#9| (|timer_wb_s|) (_ BitVec 32)) ; \cmp_val
(declare-fun |timer_wb#10| (|timer_wb_s|) Bool) ; \dir
(declare-fun |timer_wb#11| (|timer_wb_s|) Bool) ; \en
(declare-fun |timer_wb#12| (|timer_wb_s|) Bool) ; \ext_en
(declare-fun |timer_wb#13| (|timer_wb_s|) Bool) ; \core_intr
(declare-fun |timer_wb#14| (|timer_wb_s|) Bool) ; \load_cmd
(declare-fun |timer_wb#15| (|timer_wb_s|) (_ BitVec 32)) ; \load_val
(declare-fun |timer_wb#16| (|timer_wb_s|) Bool) ; \mode
(declare-fun |timer_wb#17| (|timer_wb_s|) Bool) ; \pre_en
(declare-fun |timer_wb#18| (|timer_wb_s|) (_ BitVec 16)) ; \pre_val
(declare-fun |timer_wb#19| (|timer_wb_s|) Bool) ; \pwm_en
(declare-fun |timer_wb#20| (|timer_wb_s|) (_ BitVec 32)) ; \rdata
(declare-fun |timer_wb_h u_timer_regs| (|timer_wb_s|) |timer_regs_s|)
; yosys-smt2-wire cap_en 1
(define-fun |timer_wb_n cap_en| ((state |timer_wb_s|)) Bool (|timer_wb#8| state))
(declare-fun |timer_wb#21| (|timer_wb_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n capture_i| ((state |timer_wb_s|)) Bool (|timer_wb#21| state))
; yosys-smt2-cell timer_core u_timer_core
; yosys-smt2-witness {"path": ["\\u_timer_core"], "smtname": "u_timer_core", "type": "cell"}
(declare-fun |timer_wb#22| (|timer_wb_s|) Bool) ; \capture_stb
(declare-fun |timer_wb#23| (|timer_wb_s|) (_ BitVec 32)) ; \capture_val
(declare-fun |timer_wb#24| (|timer_wb_s|) (_ BitVec 32)) ; \current_val
(declare-fun |timer_wb#25| (|timer_wb_s|) Bool) ; \core_irq_pulse
(declare-fun |timer_wb#26| (|timer_wb_s|) Bool) ; \pwm_o
(declare-fun |timer_wb#27| (|timer_wb_s|) Bool) ; \trigger_o
(declare-fun |timer_wb_h u_timer_core| (|timer_wb_s|) |timer_core_s|)
; yosys-smt2-wire capture_stb 1
(define-fun |timer_wb_n capture_stb| ((state |timer_wb_s|)) Bool (|timer_wb#22| state))
; yosys-smt2-wire capture_val 32
(define-fun |timer_wb_n capture_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#23| state))
; yosys-smt2-wire cmp_val 32
(define-fun |timer_wb_n cmp_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#9| state))
; yosys-smt2-wire core_intr 1
(define-fun |timer_wb_n core_intr| ((state |timer_wb_s|)) Bool (|timer_wb#13| state))
; yosys-smt2-wire core_irq_pulse 1
(define-fun |timer_wb_n core_irq_pulse| ((state |timer_wb_s|)) Bool (|timer_wb#25| state))
(define-fun |timer_wb#28| ((state |timer_wb_s|)) Bool (or  (|timer_wb#3| state) false  (|timer_wb#1| state) false)) ; \cs
; yosys-smt2-wire cs 1
(define-fun |timer_wb_n cs| ((state |timer_wb_s|)) Bool (|timer_wb#28| state))
; yosys-smt2-wire current_val 32
(define-fun |timer_wb_n current_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#24| state))
; yosys-smt2-wire dir 1
(define-fun |timer_wb_n dir| ((state |timer_wb_s|)) Bool (|timer_wb#10| state))
; yosys-smt2-wire en 1
(define-fun |timer_wb_n en| ((state |timer_wb_s|)) Bool (|timer_wb#11| state))
; yosys-smt2-wire ext_en 1
(define-fun |timer_wb_n ext_en| ((state |timer_wb_s|)) Bool (|timer_wb#12| state))
(declare-fun |timer_wb#29| (|timer_wb_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n ext_meas_i| ((state |timer_wb_s|)) Bool (|timer_wb#29| state))
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_wb_n irq| ((state |timer_wb_s|)) Bool (|timer_wb#13| state))
; yosys-smt2-wire load_cmd 1
(define-fun |timer_wb_n load_cmd| ((state |timer_wb_s|)) Bool (|timer_wb#14| state))
; yosys-smt2-wire load_val 32
(define-fun |timer_wb_n load_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#15| state))
; yosys-smt2-wire mode 1
(define-fun |timer_wb_n mode| ((state |timer_wb_s|)) Bool (|timer_wb#16| state))
; yosys-smt2-wire pre_en 1
(define-fun |timer_wb_n pre_en| ((state |timer_wb_s|)) Bool (|timer_wb#17| state))
; yosys-smt2-wire pre_val 16
(define-fun |timer_wb_n pre_val| ((state |timer_wb_s|)) (_ BitVec 16) (|timer_wb#18| state))
(declare-fun |timer_wb#30| (|timer_wb_s|) (_ BitVec 1)) ; \wb_rst_i
(define-fun |timer_wb#31| ((state |timer_wb_s|)) (_ BitVec 1) (bvnot (|timer_wb#30| state))) ; \presetn
; yosys-smt2-wire presetn 1
(define-fun |timer_wb_n presetn| ((state |timer_wb_s|)) Bool (= ((_ extract 0 0) (|timer_wb#31| state)) #b1))
; yosys-smt2-wire pwm_en 1
(define-fun |timer_wb_n pwm_en| ((state |timer_wb_s|)) Bool (|timer_wb#19| state))
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_wb_n pwm_o| ((state |timer_wb_s|)) Bool (|timer_wb#26| state))
; yosys-smt2-wire rdata 32
(define-fun |timer_wb_n rdata| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#20| state))
; yosys-smt2-wire reg_addr_wire 32
(define-fun |timer_wb_n reg_addr_wire| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#0| state))
; yosys-smt2-wire reg_re 1
(define-fun |timer_wb_n reg_re| ((state |timer_wb_s|)) Bool (|timer_wb#1| state))
; yosys-smt2-wire reg_wdata 32
(define-fun |timer_wb_n reg_wdata| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#2| state))
; yosys-smt2-wire reg_we 1
(define-fun |timer_wb_n reg_we| ((state |timer_wb_s|)) Bool (|timer_wb#3| state))
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_wb_n trigger_o| ((state |timer_wb_s|)) Bool (|timer_wb#27| state))
; yosys-smt2-output wb_ack_o 1
; yosys-smt2-wire wb_ack_o 1
(define-fun |timer_wb_n wb_ack_o| ((state |timer_wb_s|)) Bool (|timer_wb#4| state))
(declare-fun |timer_wb#32| (|timer_wb_s|) (_ BitVec 32)) ; \wb_adr_i
; yosys-smt2-input wb_adr_i 32
; yosys-smt2-wire wb_adr_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_adr_i"], "smtname": "wb_adr_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_wb_n wb_adr_i| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#32| state))
(declare-fun |timer_wb#33| (|timer_wb_s|) Bool) ; \wb_clk_i
; yosys-smt2-input wb_clk_i 1
; yosys-smt2-wire wb_clk_i 1
; yosys-smt2-clock wb_clk_i posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_clk_i| ((state |timer_wb_s|)) Bool (|timer_wb#33| state))
(declare-fun |timer_wb#34| (|timer_wb_s|) Bool) ; \wb_cyc_i
; yosys-smt2-input wb_cyc_i 1
; yosys-smt2-wire wb_cyc_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_cyc_i"], "smtname": "wb_cyc_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_cyc_i| ((state |timer_wb_s|)) Bool (|timer_wb#34| state))
(declare-fun |timer_wb#35| (|timer_wb_s|) (_ BitVec 32)) ; \wb_dat_i
; yosys-smt2-input wb_dat_i 32
; yosys-smt2-wire wb_dat_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_dat_i"], "smtname": "wb_dat_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_wb_n wb_dat_i| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#35| state))
; yosys-smt2-output wb_dat_o 32
; yosys-smt2-wire wb_dat_o 32
(define-fun |timer_wb_n wb_dat_o| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#5| state))
; yosys-smt2-output wb_err_o 1
; yosys-smt2-wire wb_err_o 1
(define-fun |timer_wb_n wb_err_o| ((state |timer_wb_s|)) Bool (|timer_wb#6| state))
; yosys-smt2-input wb_rst_i 1
; yosys-smt2-wire wb_rst_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_rst_i"], "smtname": "wb_rst_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_rst_i| ((state |timer_wb_s|)) Bool (= ((_ extract 0 0) (|timer_wb#30| state)) #b1))
(declare-fun |timer_wb#36| (|timer_wb_s|) (_ BitVec 4)) ; \wb_sel_i
; yosys-smt2-input wb_sel_i 4
; yosys-smt2-wire wb_sel_i 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_sel_i"], "smtname": "wb_sel_i", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |timer_wb_n wb_sel_i| ((state |timer_wb_s|)) (_ BitVec 4) (|timer_wb#36| state))
; yosys-smt2-output wb_stall_o 1
; yosys-smt2-wire wb_stall_o 1
(define-fun |timer_wb_n wb_stall_o| ((state |timer_wb_s|)) Bool (|timer_wb#7| state))
(declare-fun |timer_wb#37| (|timer_wb_s|) Bool) ; \wb_stb_i
; yosys-smt2-input wb_stb_i 1
; yosys-smt2-wire wb_stb_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_stb_i"], "smtname": "wb_stb_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_stb_i| ((state |timer_wb_s|)) Bool (|timer_wb#37| state))
(declare-fun |timer_wb#38| (|timer_wb_s|) Bool) ; \wb_we_i
; yosys-smt2-input wb_we_i 1
; yosys-smt2-wire wb_we_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_we_i"], "smtname": "wb_we_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_we_i| ((state |timer_wb_s|)) Bool (|timer_wb#38| state))
; yosys-smt2-wire we 1
(define-fun |timer_wb_n we| ((state |timer_wb_s|)) Bool (|timer_wb#3| state))
(define-fun |timer_wb#39| ((state |timer_wb_s|)) (_ BitVec 1) (bvnot (ite (|timer_wb#33| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$449
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$450
(define-fun |timer_wb_u 0| ((state |timer_wb_s|)) Bool (or (= ((_ extract 0 0) (|timer_wb#39| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$450
(define-fun |timer_wb_a| ((state |timer_wb_s|)) Bool (and
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_a| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_a| (|timer_wb_h u_timer_regs| state))
  (|timer_core_a| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_u| ((state |timer_wb_s|)) Bool (and
  (|timer_wb_u 0| state)
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_u| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_u| (|timer_wb_h u_timer_regs| state))
  (|timer_core_u| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_i| ((state |timer_wb_s|)) Bool (and
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_i| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_i| (|timer_wb_h u_timer_regs| state))
  (|timer_core_i| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_h| ((state |timer_wb_s|)) Bool (and
  (= (|timer_wb_is| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_is| (|timer_wb_h u_wb_adapter| state)))
  (= (|timer_wb#0| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_addr| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.reg_addr
  (= (|timer_wb#20| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_rdata| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.reg_rdata
  (= (|timer_wb#1| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_re| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.reg_re
  (= (|timer_wb#2| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_wdata| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.reg_wdata
  (= (|timer_wb#3| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n reg_we| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.reg_we
  (= (|timer_wb#4| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_ack_o| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_ack_o
  (= (|timer_wb#32| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_adr_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_adr_i
  (= (|timer_wb#33| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_clk_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_clk_i
  (= (|timer_wb#34| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_cyc_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_cyc_i
  (= (|timer_wb#35| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_dat_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_dat_i
  (= (|timer_wb#5| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_dat_o| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_dat_o
  (= (|timer_wb#6| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_err_o| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_err_o
  (= (= ((_ extract 0 0) (|timer_wb#30| state)) #b1) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_rst_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_rst_i
  (= (|timer_wb#36| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_sel_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_sel_i
  (= (|timer_wb#7| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_stall_o| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_stall_o
  (= (|timer_wb#37| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_stb_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_stb_i
  (= (|timer_wb#38| state) (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_n wb_we_i| (|timer_wb_h u_wb_adapter| state))) ; $paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter.wb_we_i
  (= (|timer_wb_is| state) (|timer_regs_is| (|timer_wb_h u_timer_regs| state)))
  (= ((_ extract 5 0) (|timer_wb#0| state)) (|timer_regs_n addr| (|timer_wb_h u_timer_regs| state))) ; timer_regs.addr
  (= (|timer_wb#8| state) (|timer_regs_n cap_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs.cap_en
  (= (|timer_wb#22| state) (|timer_regs_n capture_stb| (|timer_wb_h u_timer_regs| state))) ; timer_regs.capture_stb
  (= (|timer_wb#23| state) (|timer_regs_n capture_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs.capture_val
  (= (|timer_wb#33| state) (|timer_regs_n clk| (|timer_wb_h u_timer_regs| state))) ; timer_regs.clk
  (= (|timer_wb#9| state) (|timer_regs_n cmp_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs.cmp_val
  (= (|timer_wb#25| state) (|timer_regs_n core_irq| (|timer_wb_h u_timer_regs| state))) ; timer_regs.core_irq
  (= (|timer_wb#28| state) (|timer_regs_n cs| (|timer_wb_h u_timer_regs| state))) ; timer_regs.cs
  (= (|timer_wb#24| state) (|timer_regs_n current_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs.current_val
  (= (|timer_wb#10| state) (|timer_regs_n dir| (|timer_wb_h u_timer_regs| state))) ; timer_regs.dir
  (= (|timer_wb#11| state) (|timer_regs_n en| (|timer_wb_h u_timer_regs| state))) ; timer_regs.en
  (= (|timer_wb#12| state) (|timer_regs_n ext_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs.ext_en
  (= (|timer_wb#13| state) (|timer_regs_n intr_o| (|timer_wb_h u_timer_regs| state))) ; timer_regs.intr_o
  (= (|timer_wb#14| state) (|timer_regs_n load_cmd| (|timer_wb_h u_timer_regs| state))) ; timer_regs.load_cmd
  (= (|timer_wb#15| state) (|timer_regs_n load_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs.load_val
  (= (|timer_wb#16| state) (|timer_regs_n mode| (|timer_wb_h u_timer_regs| state))) ; timer_regs.mode
  (= (|timer_wb#17| state) (|timer_regs_n pre_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs.pre_en
  (= (|timer_wb#18| state) (|timer_regs_n pre_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs.pre_val
  (= (|timer_wb#19| state) (|timer_regs_n pwm_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs.pwm_en
  (= (|timer_wb#20| state) (|timer_regs_n rdata| (|timer_wb_h u_timer_regs| state))) ; timer_regs.rdata
  (= (= ((_ extract 0 0) (|timer_wb#31| state)) #b1) (|timer_regs_n rst_n| (|timer_wb_h u_timer_regs| state))) ; timer_regs.rst_n
  (= (|timer_wb#2| state) (|timer_regs_n wdata| (|timer_wb_h u_timer_regs| state))) ; timer_regs.wdata
  (= (|timer_wb#3| state) (|timer_regs_n we| (|timer_wb_h u_timer_regs| state))) ; timer_regs.we
  (= (|timer_wb_is| state) (|timer_core_is| (|timer_wb_h u_timer_core| state)))
  (= (|timer_wb#21| state) (|timer_core_n capture_i| (|timer_wb_h u_timer_core| state))) ; timer_core.capture_i
  (= (|timer_wb#22| state) (|timer_core_n capture_stb| (|timer_wb_h u_timer_core| state))) ; timer_core.capture_stb
  (= (|timer_wb#23| state) (|timer_core_n capture_val| (|timer_wb_h u_timer_core| state))) ; timer_core.capture_val
  (= (|timer_wb#33| state) (|timer_core_n clk| (|timer_wb_h u_timer_core| state))) ; timer_core.clk
  (= (|timer_wb#9| state) (|timer_core_n cmp_val| (|timer_wb_h u_timer_core| state))) ; timer_core.cmp_val
  (= (|timer_wb#24| state) (|timer_core_n current_val| (|timer_wb_h u_timer_core| state))) ; timer_core.current_val
  (= (|timer_wb#10| state) (|timer_core_n dir| (|timer_wb_h u_timer_core| state))) ; timer_core.dir
  (= (|timer_wb#11| state) (|timer_core_n en| (|timer_wb_h u_timer_core| state))) ; timer_core.en
  (= (|timer_wb#12| state) (|timer_core_n ext_en| (|timer_wb_h u_timer_core| state))) ; timer_core.ext_en
  (= (|timer_wb#29| state) (|timer_core_n ext_meas_i| (|timer_wb_h u_timer_core| state))) ; timer_core.ext_meas_i
  (= (|timer_wb#25| state) (|timer_core_n irq| (|timer_wb_h u_timer_core| state))) ; timer_core.irq
  (= (|timer_wb#14| state) (|timer_core_n load_cmd| (|timer_wb_h u_timer_core| state))) ; timer_core.load_cmd
  (= (|timer_wb#15| state) (|timer_core_n load_val| (|timer_wb_h u_timer_core| state))) ; timer_core.load_val
  (= (|timer_wb#16| state) (|timer_core_n mode| (|timer_wb_h u_timer_core| state))) ; timer_core.mode
  (= (|timer_wb#17| state) (|timer_core_n pre_en| (|timer_wb_h u_timer_core| state))) ; timer_core.pre_en
  (= (|timer_wb#18| state) (|timer_core_n pre_val| (|timer_wb_h u_timer_core| state))) ; timer_core.pre_val
  (= (|timer_wb#19| state) (|timer_core_n pwm_en| (|timer_wb_h u_timer_core| state))) ; timer_core.pwm_en
  (= (|timer_wb#26| state) (|timer_core_n pwm_o| (|timer_wb_h u_timer_core| state))) ; timer_core.pwm_o
  (= (= ((_ extract 0 0) (|timer_wb#31| state)) #b1) (|timer_core_n rst_n| (|timer_wb_h u_timer_core| state))) ; timer_core.rst_n
  (= (|timer_wb#27| state) (|timer_core_n trigger_o| (|timer_wb_h u_timer_core| state))) ; timer_core.trigger_o
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_h| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_h| (|timer_wb_h u_timer_regs| state))
  (|timer_core_h| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_t| ((state |timer_wb_s|) (next_state |timer_wb_s|)) Bool (and
  (|$paramod$73a3980ba8a68177b0617f0f620fd34f6ef3e417/wb_slave_adapter_t| (|timer_wb_h u_wb_adapter| state) (|timer_wb_h u_wb_adapter| next_state))
  (|timer_regs_t| (|timer_wb_h u_timer_regs| state) (|timer_wb_h u_timer_regs| next_state))
  (|timer_core_t| (|timer_wb_h u_timer_core| state) (|timer_wb_h u_timer_core| next_state))
)) ; end of module timer_wb
; yosys-smt2-topmod timer_wb
; end of yosys output
