// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        new_col,
        mul_ln121,
        mul_ln122,
        mul_ln133,
        icmp_ln122,
        cmp34_i,
        M_e_0_address0,
        M_e_0_ce0,
        M_e_0_we0,
        M_e_0_d0,
        M_e_0_q0,
        M_e_1_address0,
        M_e_1_ce0,
        M_e_1_we0,
        M_e_1_d0,
        M_e_1_q0,
        M_e_2_address0,
        M_e_2_ce0,
        M_e_2_we0,
        M_e_2_d0,
        M_e_2_q0,
        M_e_3_address0,
        M_e_3_ce0,
        M_e_3_we0,
        M_e_3_d0,
        M_e_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] new_col;
input  [14:0] mul_ln121;
input  [14:0] mul_ln122;
input  [14:0] mul_ln133;
input  [0:0] icmp_ln122;
input  [0:0] cmp34_i;
output  [14:0] M_e_0_address0;
output   M_e_0_ce0;
output   M_e_0_we0;
output  [31:0] M_e_0_d0;
input  [31:0] M_e_0_q0;
output  [14:0] M_e_1_address0;
output   M_e_1_ce0;
output   M_e_1_we0;
output  [31:0] M_e_1_d0;
input  [31:0] M_e_1_q0;
output  [14:0] M_e_2_address0;
output   M_e_2_ce0;
output   M_e_2_we0;
output  [31:0] M_e_2_d0;
input  [31:0] M_e_2_q0;
output  [14:0] M_e_3_address0;
output   M_e_3_ce0;
output   M_e_3_we0;
output  [31:0] M_e_3_d0;
input  [31:0] M_e_3_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln124_reg_439;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage0_11001;
reg   [30:0] c_2_reg_433;
wire   [0:0] icmp_ln124_fu_246_p2;
reg   [14:0] M_e_0_addr_reg_443;
wire   [14:0] add_ln128_fu_276_p2;
reg   [14:0] add_ln128_reg_448;
wire   [14:0] add_ln133_fu_282_p2;
reg   [14:0] add_ln133_reg_453;
reg   [14:0] add_ln133_reg_453_pp0_iter1_reg;
reg   [14:0] M_e_1_addr_reg_458;
reg   [14:0] M_e_2_addr_reg_463;
reg   [14:0] M_e_3_addr_reg_468;
wire   [1:0] trunc_ln124_fu_293_p1;
reg   [1:0] trunc_ln124_reg_473;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [14:0] M_e_0_addr_1_reg_479;
reg   [14:0] M_e_1_addr_1_reg_484;
reg   [14:0] M_e_2_addr_1_reg_489;
reg   [14:0] M_e_3_addr_1_reg_494;
wire  signed [31:0] e1_fu_303_p11;
reg  signed [31:0] e1_reg_499;
reg  signed [31:0] e1_reg_499_pp0_iter1_reg;
wire   [0:0] icmp_ln127_fu_327_p2;
reg   [0:0] icmp_ln127_reg_509;
wire  signed [31:0] e2_fu_338_p11;
reg  signed [31:0] e2_reg_513;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln129_fu_361_p2;
reg   [0:0] icmp_ln129_reg_518;
wire   [0:0] and_ln130_fu_372_p2;
reg   [0:0] and_ln130_reg_522;
wire   [0:0] or_ln130_fu_377_p2;
reg   [0:0] or_ln130_reg_526;
wire   [0:0] icmp_ln130_1_fu_394_p2;
reg   [0:0] icmp_ln130_1_reg_530;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [63:0] zext_ln126_fu_268_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln128_fu_296_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln133_fu_409_p1;
wire    ap_block_pp0_stage2;
reg   [30:0] c_fu_74;
wire   [30:0] add_ln124_fu_288_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_c_2;
reg    M_e_0_ce0_local;
reg   [14:0] M_e_0_address0_local;
reg    M_e_0_we0_local;
reg   [31:0] M_e_0_d0_local;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage4;
reg    ap_predicate_pred283_state8;
reg    M_e_1_ce0_local;
reg   [14:0] M_e_1_address0_local;
reg    M_e_1_we0_local;
reg   [31:0] M_e_1_d0_local;
reg    ap_predicate_pred311_state8;
reg    M_e_2_ce0_local;
reg   [14:0] M_e_2_address0_local;
reg    M_e_2_we0_local;
reg   [31:0] M_e_2_d0_local;
reg    ap_predicate_pred338_state8;
reg    M_e_3_ce0_local;
reg   [14:0] M_e_3_address0_local;
reg    M_e_3_we0_local;
reg   [31:0] M_e_3_d0_local;
reg    ap_predicate_pred365_state8;
wire   [31:0] zext_ln124_fu_242_p1;
wire   [14:0] lshr_ln2_fu_252_p4;
wire   [14:0] add_ln126_fu_262_p2;
wire   [31:0] e1_fu_303_p9;
wire   [1:0] e1_fu_303_p10;
wire   [31:0] e2_fu_338_p9;
wire   [0:0] icmp_ln130_fu_367_p2;
wire  signed [32:0] sext_ln130_fu_382_p1;
wire  signed [32:0] sext_ln130_1_fu_391_p1;
wire   [32:0] sub_ln130_fu_385_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] e1_fu_303_p1;
wire   [1:0] e1_fu_303_p3;
wire  signed [1:0] e1_fu_303_p5;
wire  signed [1:0] e1_fu_303_p7;
wire   [1:0] e2_fu_338_p1;
wire   [1:0] e2_fu_338_p3;
wire  signed [1:0] e2_fu_338_p5;
wire  signed [1:0] e2_fu_338_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 c_fu_74 = 31'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U117(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(e1_fu_303_p9),
    .sel(e1_fu_303_p10),
    .dout(e1_fu_303_p11)
);

(* dissolve_hierarchy = "yes" *) fmm_reduce_kernel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U118(
    .din0(M_e_0_q0),
    .din1(M_e_1_q0),
    .din2(M_e_2_q0),
    .din3(M_e_3_q0),
    .def(e2_fu_338_p9),
    .sel(trunc_ln124_reg_473),
    .dout(e2_fu_338_p11)
);

fmm_reduce_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_fu_74 <= 31'd0;
    end else if (((icmp_ln124_reg_439 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_74 <= add_ln124_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_0_addr_1_reg_479 <= zext_ln128_fu_296_p1;
        M_e_1_addr_1_reg_484 <= zext_ln128_fu_296_p1;
        M_e_2_addr_1_reg_489 <= zext_ln128_fu_296_p1;
        M_e_3_addr_1_reg_494 <= zext_ln128_fu_296_p1;
        ap_predicate_pred283_state8 <= (((icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)) | ((1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)));
        ap_predicate_pred311_state8 <= (((icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)) | ((1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)));
        ap_predicate_pred338_state8 <= (((icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)) | ((1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)));
        ap_predicate_pred365_state8 <= (((icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)) | ((1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)));
        e1_reg_499 <= e1_fu_303_p11;
        e1_reg_499_pp0_iter1_reg <= e1_reg_499;
        icmp_ln127_reg_509 <= icmp_ln127_fu_327_p2;
        trunc_ln124_reg_473 <= trunc_ln124_fu_293_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_0_addr_reg_443 <= zext_ln126_fu_268_p1;
        M_e_1_addr_reg_458 <= zext_ln126_fu_268_p1;
        M_e_2_addr_reg_463 <= zext_ln126_fu_268_p1;
        M_e_3_addr_reg_468 <= zext_ln126_fu_268_p1;
        add_ln128_reg_448 <= add_ln128_fu_276_p2;
        add_ln133_reg_453 <= add_ln133_fu_282_p2;
        add_ln133_reg_453_pp0_iter1_reg <= add_ln133_reg_453;
        c_2_reg_433 <= ap_sig_allocacmp_c_2;
        icmp_ln124_reg_439 <= icmp_ln124_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        and_ln130_reg_522 <= and_ln130_fu_372_p2;
        e2_reg_513 <= e2_fu_338_p11;
        icmp_ln129_reg_518 <= icmp_ln129_fu_361_p2;
        or_ln130_reg_526 <= or_ln130_fu_377_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln130_1_reg_530 <= icmp_ln130_1_fu_394_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_0_address0_local = zext_ln133_fu_409_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        M_e_0_address0_local = M_e_0_addr_1_reg_479;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        M_e_0_address0_local = M_e_0_addr_reg_443;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_0_address0_local = zext_ln128_fu_296_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_0_address0_local = zext_ln126_fu_268_p1;
    end else begin
        M_e_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        M_e_0_ce0_local = 1'b1;
    end else begin
        M_e_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_0_d0_local = e1_reg_499_pp0_iter1_reg;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        M_e_0_d0_local = 32'd0;
    end else begin
        M_e_0_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_fu_394_p2 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd0)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_pred283_state8 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        M_e_0_we0_local = 1'b1;
    end else begin
        M_e_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_1_address0_local = zext_ln133_fu_409_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        M_e_1_address0_local = M_e_1_addr_1_reg_484;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        M_e_1_address0_local = M_e_1_addr_reg_458;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_1_address0_local = zext_ln128_fu_296_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_1_address0_local = zext_ln126_fu_268_p1;
    end else begin
        M_e_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        M_e_1_ce0_local = 1'b1;
    end else begin
        M_e_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_1_d0_local = e1_reg_499_pp0_iter1_reg;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        M_e_1_d0_local = 32'd0;
    end else begin
        M_e_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_fu_394_p2 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd1)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_pred311_state8 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        M_e_1_we0_local = 1'b1;
    end else begin
        M_e_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_2_address0_local = zext_ln133_fu_409_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        M_e_2_address0_local = M_e_2_addr_1_reg_489;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        M_e_2_address0_local = M_e_2_addr_reg_463;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_2_address0_local = zext_ln128_fu_296_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_2_address0_local = zext_ln126_fu_268_p1;
    end else begin
        M_e_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        M_e_2_ce0_local = 1'b1;
    end else begin
        M_e_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_2_d0_local = e1_reg_499_pp0_iter1_reg;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        M_e_2_d0_local = 32'd0;
    end else begin
        M_e_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_fu_394_p2 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd2)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_pred338_state8 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        M_e_2_we0_local = 1'b1;
    end else begin
        M_e_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_3_address0_local = zext_ln133_fu_409_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        M_e_3_address0_local = M_e_3_addr_1_reg_494;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        M_e_3_address0_local = M_e_3_addr_reg_468;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        M_e_3_address0_local = zext_ln128_fu_296_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        M_e_3_address0_local = zext_ln126_fu_268_p1;
    end else begin
        M_e_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        M_e_3_ce0_local = 1'b1;
    end else begin
        M_e_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        M_e_3_d0_local = e1_reg_499_pp0_iter1_reg;
    end else if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        M_e_3_d0_local = 32'd0;
    end else begin
        M_e_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_reg_530 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((icmp_ln124_reg_439 == 1'd1) & (icmp_ln130_1_fu_394_p2 == 1'd1) & (or_ln130_reg_526 == 1'd0) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)) | ((icmp_ln124_reg_439 == 1'd1) & (1'd1 == and_ln130_reg_522) & (or_ln130_reg_526 == 1'd1) & (icmp_ln129_reg_518 == 1'd0) & (icmp_ln127_reg_509 == 1'd0) & (trunc_ln124_reg_473 == 2'd3)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_pred365_state8 
    == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        M_e_3_we0_local = 1'b1;
    end else begin
        M_e_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_439 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_2 = 31'd0;
    end else begin
        ap_sig_allocacmp_c_2 = c_fu_74;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_0_address0 = M_e_0_address0_local;

assign M_e_0_ce0 = M_e_0_ce0_local;

assign M_e_0_d0 = M_e_0_d0_local;

assign M_e_0_we0 = M_e_0_we0_local;

assign M_e_1_address0 = M_e_1_address0_local;

assign M_e_1_ce0 = M_e_1_ce0_local;

assign M_e_1_d0 = M_e_1_d0_local;

assign M_e_1_we0 = M_e_1_we0_local;

assign M_e_2_address0 = M_e_2_address0_local;

assign M_e_2_ce0 = M_e_2_ce0_local;

assign M_e_2_d0 = M_e_2_d0_local;

assign M_e_2_we0 = M_e_2_we0_local;

assign M_e_3_address0 = M_e_3_address0_local;

assign M_e_3_ce0 = M_e_3_ce0_local;

assign M_e_3_d0 = M_e_3_d0_local;

assign M_e_3_we0 = M_e_3_we0_local;

assign add_ln124_fu_288_p2 = (c_2_reg_433 + 31'd1);

assign add_ln126_fu_262_p2 = (mul_ln121 + lshr_ln2_fu_252_p4);

assign add_ln128_fu_276_p2 = (mul_ln122 + lshr_ln2_fu_252_p4);

assign add_ln133_fu_282_p2 = (mul_ln133 + lshr_ln2_fu_252_p4);

assign and_ln130_fu_372_p2 = (icmp_ln130_fu_367_p2 & icmp_ln122);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign e1_fu_303_p10 = c_2_reg_433[1:0];

assign e1_fu_303_p9 = 'bx;

assign e2_fu_338_p9 = 'bx;

assign icmp_ln124_fu_246_p2 = (($signed(zext_ln124_fu_242_p1) < $signed(new_col)) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_327_p2 = ((e1_fu_303_p11 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_361_p2 = ((e2_fu_338_p11 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln130_1_fu_394_p2 = ((sext_ln130_1_fu_391_p1 == sub_ln130_fu_385_p2) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_367_p2 = ((e1_reg_499 == e2_fu_338_p11) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_252_p4 = {{ap_sig_allocacmp_c_2[16:2]}};

assign or_ln130_fu_377_p2 = (cmp34_i | and_ln130_fu_372_p2);

assign sext_ln130_1_fu_391_p1 = e1_reg_499;

assign sext_ln130_fu_382_p1 = e2_reg_513;

assign sub_ln130_fu_385_p2 = ($signed(33'd0) - $signed(sext_ln130_fu_382_p1));

assign trunc_ln124_fu_293_p1 = c_2_reg_433[1:0];

assign zext_ln124_fu_242_p1 = ap_sig_allocacmp_c_2;

assign zext_ln126_fu_268_p1 = add_ln126_fu_262_p2;

assign zext_ln128_fu_296_p1 = add_ln128_reg_448;

assign zext_ln133_fu_409_p1 = add_ln133_reg_453_pp0_iter1_reg;

endmodule //fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
