/*
 * File:           C:\GitHub\SAMSoftware\BareMetalSoftware\Simple_Drivers\adau_simple\configurations\ss_schematics\ADAU1761_ADAU1761_2ch_i2s_slave\Exported_init_files\ADAU1761_2ch_i2s_slave_ADAU1761.h
 *
 * Created:        Friday, October 06, 2017 10:55:17 AM
 * Description:    ADAU1761_2ch_i2s_slave:ADAU1761 program data.
 *
 * Copyright (c) 2017 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU1761_2CH_I2S_SLAVE_ADAU1761_H__
#define __ADAU1761_2CH_I2S_SLAVE_ADAU1761_H__

#include <drivers/bm_adau_driver/configurations/ss_schematics/ADAU1761_ADAU1761_2ch_i2s_slave/Exported_init_files/ADAU1761_2ch_i2s_slave_ADAU1761_REG.h>

#include "SigmaStudioFW.h"

#define DEVICE_ARCHITECTURE_ADAU1761              "ADAU176x"
#define DEVICE_ADDR_ADAU1761                      0x70

/* DSP Program Data */
#define PROGRAM_SIZE_ADAU1761 1730
#define PROGRAM_ADDR_ADAU1761 2048
ADI_REG_TYPE Program_Data_ADAU1761[PROGRAM_SIZE_ADAU1761] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0xE0, 0x00, 0x00, 0x00, 
0xFF, 0x34, 0x00, 0x00, 0x00, 
0xFF, 0x2C, 0x00, 0x00, 0x00, 
0xFF, 0x54, 0x00, 0x00, 0x00, 
0xFF, 0x5C, 0x00, 0x00, 0x00, 
0xFF, 0xF5, 0x08, 0x20, 0x00, 
0xFF, 0x38, 0x00, 0x00, 0x00, 
0xFF, 0x80, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0xE8, 0x0C, 0x00, 0x00, 
0xFE, 0x30, 0x00, 0xE2, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xE8, 0x07, 0x20, 0x08, 
0x00, 0x00, 0x06, 0xA0, 0x00, 
0xFF, 0xE0, 0x00, 0xC0, 0x00, 
0xFF, 0x80, 0x07, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0xC0, 0x22, 0x00, 0x27, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0xE8, 0x1E, 0x00, 0x00, 
0xFF, 0xE8, 0x01, 0x20, 0x00, 
0xFF, 0xD8, 0x01, 0x03, 0x00, 
0x00, 0x07, 0xC6, 0x00, 0x00, 
0xFF, 0x08, 0x00, 0x00, 0x00, 
0xFF, 0xF4, 0x00, 0x20, 0x00, 
0xFF, 0xD8, 0x07, 0x02, 0x00, 
0xFD, 0xA5, 0x08, 0x20, 0x00, 
0x00, 0x00, 0x00, 0xE2, 0x00, 
0xFD, 0xAD, 0x08, 0x20, 0x00, 
0x00, 0x08, 0x00, 0xE2, 0x00, 
0xFD, 0x25, 0x08, 0x20, 0x00, 
0x00, 0x10, 0x00, 0xE2, 0x00, 
0xFD, 0x2D, 0x08, 0x20, 0x00, 
0x00, 0x18, 0x00, 0xE2, 0x00, 
0xFF, 0xE8, 0x08, 0x20, 0x00, 
0x00, 0x20, 0x00, 0xE2, 0x00, 
0x00, 0x45, 0x1F, 0x20, 0x00, 
0x00, 0x35, 0x08, 0x22, 0x00, 
0x00, 0x00, 0x0A, 0xA0, 0x00, 
0xFF, 0xE5, 0x18, 0x22, 0x00, 
0x00, 0x00, 0x09, 0xA0, 0x00, 
0x00, 0x38, 0x00, 0xEA, 0x00, 
0x00, 0x48, 0x00, 0xF2, 0x00, 
0x00, 0x38, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xEC, 0x01, 0x21, 0x00, 
0x00, 0x04, 0x00, 0xA1, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xE5, 0x08, 0x22, 0x40, 
0x00, 0x50, 0x00, 0xE2, 0x00, 
0x00, 0x48, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x57, 0xFF, 0x20, 0x00, 
0xFF, 0xE5, 0x08, 0x22, 0x00, 
0x00, 0x58, 0x00, 0xE2, 0x00, 
0x00, 0x58, 0x0B, 0x20, 0x00, 
0x00, 0x28, 0x00, 0xE2, 0x00, 
0x00, 0x85, 0x1F, 0x20, 0x00, 
0x00, 0x75, 0x08, 0x22, 0x00, 
0x00, 0x00, 0x0D, 0xA0, 0x00, 
0xFF, 0xE5, 0x18, 0x22, 0x00, 
0x00, 0x00, 0x0C, 0xA0, 0x00, 
0x00, 0x78, 0x00, 0xEA, 0x00, 
0x00, 0x88, 0x00, 0xF2, 0x00, 
0x00, 0x78, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xEC, 0x01, 0x21, 0x00, 
0x00, 0x04, 0x00, 0xA1, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xE5, 0x08, 0x22, 0x40, 
0x00, 0x50, 0x00, 0xE2, 0x00, 
0x00, 0x88, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x57, 0xFF, 0x20, 0x00, 
0xFF, 0xE5, 0x08, 0x22, 0x00, 
0x00, 0x58, 0x00, 0xE2, 0x00, 
0x00, 0x58, 0x0E, 0x20, 0x00, 
0x00, 0x68, 0x00, 0xE2, 0x00, 
0x00, 0x25, 0x08, 0x20, 0x00, 
0xFF, 0xD8, 0x0F, 0x02, 0x00, 
0x00, 0x90, 0x00, 0xE2, 0x00, 
0xFF, 0xE8, 0x10, 0x20, 0x00, 
0x00, 0xE0, 0x00, 0xE2, 0x00, 
0x00, 0x6D, 0x08, 0x20, 0x00, 
0x00, 0xA8, 0x00, 0xE2, 0x00, 
0x00, 0x6D, 0x08, 0x20, 0x00, 
0x00, 0xC0, 0x00, 0xE2, 0x00, 
0x00, 0x05, 0x08, 0x20, 0x00, 
0x00, 0xB0, 0x00, 0xE2, 0x00, 
0x00, 0x0D, 0x08, 0x20, 0x00, 
0x00, 0xC8, 0x00, 0xE2, 0x00, 
0x00, 0x15, 0x08, 0x20, 0x00, 
0x00, 0xB8, 0x00, 0xE2, 0x00, 
0x00, 0x1D, 0x08, 0x20, 0x00, 
0x00, 0xD0, 0x00, 0xE2, 0x00, 
0xFF, 0xF5, 0x08, 0x20, 0x00, 
0x01, 0x38, 0x00, 0xE2, 0x00, 
0x00, 0xDD, 0x08, 0x20, 0x00, 
0x00, 0xE5, 0x08, 0x22, 0x48, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xED, 0x08, 0x20, 0x26, 
0x01, 0x38, 0x00, 0xE2, 0x00, 
0x00, 0xFD, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x00, 0xDD, 0x08, 0x20, 0x00, 
0x01, 0x1D, 0x08, 0x20, 0x25, 
0x01, 0x20, 0x00, 0xE2, 0x00, 
0x01, 0x0D, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x00, 0xDD, 0x08, 0x20, 0x00, 
0x01, 0x2D, 0x08, 0x20, 0x25, 
0x01, 0x30, 0x00, 0xE2, 0x00, 
0x01, 0x45, 0x08, 0x20, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x01, 0x50, 0x00, 0xF0, 0x00, 
0x01, 0x55, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x01, 0x3D, 0x08, 0x20, 0x00, 
0xFF, 0xF5, 0x08, 0x20, 0x25, 
0x01, 0x38, 0x00, 0xE2, 0x00, 
0x00, 0xDD, 0x08, 0x20, 0x00, 
0x00, 0xE0, 0x00, 0xE2, 0x25, 
0x00, 0xED, 0x08, 0x20, 0x00, 
0x00, 0xFD, 0x08, 0x22, 0x40, 
0x01, 0x48, 0x00, 0xE2, 0x00, 
0x00, 0xFD, 0x08, 0x20, 0x00, 
0x01, 0x4D, 0x14, 0x22, 0x00, 
0x01, 0x00, 0x00, 0xE2, 0x00, 
0x01, 0x20, 0x00, 0xC0, 0x00, 
0x00, 0x07, 0xFF, 0xA0, 0x00, 
0x01, 0x00, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0xAF, 0xFF, 0x20, 0x80, 
0x00, 0x98, 0x00, 0xE2, 0x00, 
0x00, 0xC7, 0xFF, 0x40, 0x80, 
0x00, 0xA0, 0x00, 0xE4, 0x00, 
0xFF, 0xED, 0x08, 0x20, 0x00, 
0xFF, 0xEF, 0xFF, 0x22, 0x40, 
0x01, 0x10, 0x00, 0xE2, 0x00, 
0x01, 0x30, 0x00, 0xC0, 0x00, 
0x00, 0x07, 0xFF, 0xA0, 0x00, 
0x01, 0x10, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0xAF, 0xFF, 0x20, 0x80, 
0x00, 0x9D, 0x08, 0x22, 0x00, 
0x00, 0x98, 0x00, 0xE2, 0x00, 
0x00, 0xC7, 0xFF, 0x40, 0x80, 
0x00, 0xA5, 0x08, 0x44, 0x00, 
0x00, 0xA0, 0x00, 0xE4, 0x00, 
0x00, 0xED, 0x08, 0x20, 0x00, 
0x01, 0x3D, 0x08, 0x22, 0x40, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0xF0, 0x00, 0xF0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x01, 0x7D, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x12, 0x34, 0x00, 
0x01, 0x6D, 0x08, 0x22, 0x48, 
0x01, 0x78, 0x11, 0x20, 0x40, 
0x01, 0x68, 0x11, 0x34, 0x40, 
0x01, 0x78, 0x11, 0x20, 0x25, 
0x01, 0x68, 0x11, 0x34, 0x25, 
0x01, 0x90, 0x00, 0xE2, 0x00, 
0x01, 0x88, 0x00, 0xF2, 0x00, 
0x01, 0x7D, 0x08, 0x20, 0x00, 
0x01, 0x8D, 0x08, 0x22, 0x00, 
0x01, 0x6D, 0x08, 0x34, 0x00, 
0x01, 0x95, 0x08, 0x22, 0x00, 
0x01, 0x70, 0x00, 0xE2, 0x00, 
0x01, 0x80, 0x00, 0xF2, 0x00, 
0x01, 0x75, 0x08, 0x20, 0x08, 
0xFF, 0xED, 0x1F, 0x20, 0x00, 
0x01, 0x75, 0x08, 0x20, 0x25, 
0x01, 0x70, 0x00, 0xE2, 0x00, 
0xFF, 0xED, 0x1F, 0x22, 0x40, 
0x01, 0xA0, 0x00, 0xE2, 0x00, 
0x01, 0x75, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x12, 0x22, 0x40, 
0x01, 0x70, 0x11, 0x30, 0x48, 
0x01, 0xA5, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x12, 0x20, 0x27, 
0x01, 0xA0, 0x00, 0xE2, 0x00, 
0x01, 0xA0, 0x00, 0xC0, 0x00, 
0x00, 0x17, 0xFF, 0x20, 0x00, 
0x01, 0x58, 0x00, 0xE2, 0x00, 
0x00, 0x1F, 0xFF, 0x20, 0x00, 
0x01, 0x60, 0x00, 0xE2, 0x00, 
0xFF, 0xE8, 0x13, 0x20, 0x00, 
0x01, 0xF0, 0x00, 0xE2, 0x00, 
0x00, 0x05, 0x08, 0x20, 0x00, 
0x01, 0xB8, 0x00, 0xE2, 0x00, 
0x00, 0x0D, 0x08, 0x20, 0x00, 
0x01, 0xD0, 0x00, 0xE2, 0x00, 
0x01, 0x5D, 0x08, 0x20, 0x00, 
0x01, 0xC0, 0x00, 0xE2, 0x00, 
0x01, 0x65, 0x08, 0x20, 0x00, 
0x01, 0xD8, 0x00, 0xE2, 0x00, 
0x00, 0x2D, 0x08, 0x20, 0x00, 
0x01, 0xC8, 0x00, 0xE2, 0x00, 
0x00, 0x2D, 0x08, 0x20, 0x00, 
0x01, 0xE0, 0x00, 0xE2, 0x00, 
0xFF, 0xF5, 0x08, 0x20, 0x00, 
0x02, 0x48, 0x00, 0xE2, 0x00, 
0x01, 0xED, 0x08, 0x20, 0x00, 
0x01, 0xF5, 0x08, 0x22, 0x48, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFF, 0xED, 0x08, 0x20, 0x26, 
0x02, 0x48, 0x00, 0xE2, 0x00, 
0x02, 0x0D, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x01, 0xED, 0x08, 0x20, 0x00, 
0x02, 0x2D, 0x08, 0x20, 0x25, 
0x02, 0x30, 0x00, 0xE2, 0x00, 
0x02, 0x1D, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x01, 0xED, 0x08, 0x20, 0x00, 
0x02, 0x3D, 0x08, 0x20, 0x25, 
0x02, 0x40, 0x00, 0xE2, 0x00, 
0x02, 0x55, 0x08, 0x20, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x02, 0x60, 0x00, 0xF0, 0x00, 
0x02, 0x65, 0x08, 0x20, 0x00, 
0xFF, 0xED, 0x13, 0x22, 0x48, 
0x02, 0x4D, 0x08, 0x20, 0x00, 
0xFF, 0xF5, 0x08, 0x20, 0x25, 
0x02, 0x48, 0x00, 0xE2, 0x00, 
0x01, 0xED, 0x08, 0x20, 0x00, 
0x01, 0xF0, 0x00, 0xE2, 0x25, 
0x01, 0xFD, 0x08, 0x20, 0x00, 
0x02, 0x0D, 0x08, 0x22, 0x40, 
0x02, 0x58, 0x00, 0xE2, 0x00, 
0x02, 0x0D, 0x08, 0x20, 0x00, 
0x02, 0x5D, 0x14, 0x22, 0x00, 
0x02, 0x10, 0x00, 0xE2, 0x00, 
0x02, 0x30, 0x00, 0xC0, 0x00, 
0x00, 0x07, 0xFF, 0xA0, 0x00, 
0x02, 0x10, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x01, 0xBF, 0xFF, 0x20, 0x80, 
0x01, 0xA8, 0x00, 0xE2, 0x00, 
0x01, 0xD7, 0xFF, 0x40, 0x80, 
0x01, 0xB0, 0x00, 0xE4, 0x00, 
0xFF, 0xED, 0x08, 0x20, 0x00, 
0xFF, 0xEF, 0xFF, 0x22, 0x40, 
0x02, 0x20, 0x00, 0xE2, 0x00, 
0x02, 0x40, 0x00, 0xC0, 0x00, 
0x00, 0x07, 0xFF, 0xA0, 0x00, 
0x02, 0x20, 0x00, 0xC0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x01, 0xBF, 0xFF, 0x20, 0x80, 
0x01, 0xAD, 0x08, 0x22, 0x00, 
0x01, 0xA8, 0x00, 0xE2, 0x00, 
0x01, 0xD7, 0xFF, 0x40, 0x80, 
0x01, 0xB5, 0x08, 0x44, 0x00, 
0x01, 0xB0, 0x00, 0xE4, 0x00, 
0x01, 0xFD, 0x08, 0x20, 0x00, 
0x02, 0x4D, 0x08, 0x22, 0x40, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x02, 0x00, 0x00, 0xF0, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x02, 0x8D, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x15, 0x34, 0x00, 
0x02, 0x7D, 0x08, 0x22, 0x48, 
0x02, 0x88, 0x14, 0x20, 0x40, 
0x02, 0x78, 0x14, 0x34, 0x40, 
0x02, 0x88, 0x14, 0x20, 0x25, 
0x02, 0x78, 0x14, 0x34, 0x25, 
0x02, 0xA0, 0x00, 0xE2, 0x00, 
0x02, 0x98, 0x00, 0xF2, 0x00, 
0x02, 0x8D, 0x08, 0x20, 0x00, 
0x02, 0x9D, 0x08, 0x22, 0x00, 
0x02, 0x7D, 0x08, 0x34, 0x00, 
0x02, 0xA5, 0x08, 0x22, 0x00, 
0x02, 0x80, 0x00, 0xE2, 0x00, 
0x02, 0x90, 0x00, 0xF2, 0x00, 
0x02, 0x85, 0x08, 0x20, 0x08, 
0xFF, 0xED, 0x1F, 0x20, 0x00, 
0x02, 0x85, 0x08, 0x20, 0x25, 
0x02, 0x80, 0x00, 0xE2, 0x00, 
0xFF, 0xED, 0x1F, 0x22, 0x40, 
0x02, 0xB0, 0x00, 0xE2, 0x00, 
0x02, 0x85, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x15, 0x22, 0x40, 
0x02, 0x80, 0x14, 0x30, 0x48, 
0x02, 0xB5, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x15, 0x20, 0x27, 
0x02, 0xB0, 0x00, 0xE2, 0x00, 
0x02, 0xB0, 0x00, 0xC0, 0x00, 
0x00, 0x9F, 0xFF, 0x20, 0x00, 
0x02, 0x68, 0x00, 0xE2, 0x00, 
0x00, 0xA7, 0xFF, 0x20, 0x00, 
0x02, 0x70, 0x00, 0xE2, 0x00, 
0x02, 0xDD, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x17, 0x34, 0x00, 
0x02, 0xCD, 0x08, 0x22, 0x48, 
0x02, 0xD8, 0x16, 0x20, 0x40, 
0x02, 0xC8, 0x16, 0x34, 0x40, 
0x02, 0xD8, 0x16, 0x20, 0x25, 
0x02, 0xC8, 0x16, 0x34, 0x25, 
0x02, 0xF0, 0x00, 0xE2, 0x00, 
0x02, 0xE8, 0x00, 0xF2, 0x00, 
0x02, 0xDD, 0x08, 0x20, 0x00, 
0x02, 0xED, 0x08, 0x22, 0x00, 
0x02, 0xCD, 0x08, 0x34, 0x00, 
0x02, 0xF5, 0x08, 0x22, 0x00, 
0x02, 0xD0, 0x00, 0xE2, 0x00, 
0x02, 0xE0, 0x00, 0xF2, 0x00, 
0x02, 0xD5, 0x08, 0x20, 0x08, 
0xFF, 0xED, 0x1F, 0x20, 0x00, 
0x02, 0xD5, 0x08, 0x20, 0x25, 
0x02, 0xD0, 0x00, 0xE2, 0x00, 
0xFF, 0xED, 0x1F, 0x22, 0x40, 
0x03, 0x00, 0x00, 0xE2, 0x00, 
0x02, 0xD5, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x17, 0x22, 0x40, 
0x02, 0xD0, 0x16, 0x30, 0x48, 
0x03, 0x05, 0x08, 0x20, 0x00, 
0xFF, 0xE8, 0x17, 0x20, 0x27, 
0x03, 0x00, 0x00, 0xE2, 0x00, 
0x03, 0x00, 0x00, 0xC0, 0x00, 
0x01, 0xAF, 0xFF, 0x20, 0x00, 
0x02, 0xB8, 0x00, 0xE2, 0x00, 
0x01, 0xB7, 0xFF, 0x20, 0x00, 
0x02, 0xC0, 0x00, 0xE2, 0x00, 
0x02, 0x6D, 0x08, 0x20, 0x00, 
0xFD, 0x60, 0x00, 0xE2, 0x00, 
0x02, 0x75, 0x08, 0x20, 0x00, 
0xFD, 0x68, 0x00, 0xE2, 0x00, 
0x02, 0xC5, 0x08, 0x20, 0x00, 
0xFD, 0xB8, 0x00, 0xE2, 0x00, 
0x02, 0xBD, 0x08, 0x20, 0x00, 
0xFD, 0xB0, 0x00, 0xE2, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0x30, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0xFE, 0xC0, 0x0F, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
};

/* DSP Parameter (Coefficient) Data */
#define PARAM_SIZE_ADAU1761 96
#define PARAM_ADDR_ADAU1761 0
ADI_REG_TYPE Param_Data_ADAU1761[PARAM_SIZE_ADAU1761] = {
0x00, 0x00, 0x10, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x02, 0x80, 0x00, 0x00, 
0x00, 0x00, 0x00, 0xFF, 
0x00, 0x02, 0x22, 0x26, 
0x00, 0x80, 0x00, 0x00, 
0x00, 0x00, 0x00, 0xFF, 
0x00, 0x02, 0x22, 0x26, 
0x00, 0x80, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x10, 0x00, 
0x00, 0x80, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x01, 
0x00, 0x00, 0x10, 0x00, 
0x00, 0x80, 0x00, 0x00, 
0x00, 0x00, 0x10, 0x00, 
0x00, 0x80, 0x00, 0x00, 
};


/* Register Default - ADAU1761.Sample Rate Setting */
ADI_REG_TYPE R0_SAMPLE_RATE_SETTING_ADAU1761_Default[REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE] = {
0x7F
};

/* Register Default - ADAU1761.DSP Run Register */
ADI_REG_TYPE R1_DSP_RUN_REGISTER_ADAU1761_Default[REG_DSP_RUN_REGISTER_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Clock Control Register */
ADI_REG_TYPE R2_CLKCTRLREGISTER_ADAU1761_Default[REG_CLKCTRLREGISTER_ADAU1761_BYTE] = {
0x0F
};

/* Register Default - ADAU1761.PLL Control Register */
ADI_REG_TYPE R3_PLLCRLREGISTER_ADAU1761_Default[REG_PLLCRLREGISTER_ADAU1761_BYTE] = {
0x00, 0x01, 0x00, 0x00, 0x20, 0x03
};

/* Register Default - ADAU1761.Delay */
#define R4_DELAY_ADAU1761_ADDR 0x0
#define R4_DELAY_ADAU1761_SIZE 2
ADI_REG_TYPE R4_DELAY_ADAU1761_Default[R4_DELAY_ADAU1761_SIZE] = {
0x00, 0x64
};

/* Register Default - ADAU1761.Serial Port Control Registers */
#define R5_SERIAL_PORT_CONTROL_REGISTERS_ADAU1761_SIZE 2
ADI_REG_TYPE R5_SERIAL_PORT_CONTROL_REGISTERS_ADAU1761_Default[R5_SERIAL_PORT_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x00
};

/* Register Default - ADAU1761.ALC Control Registers */
#define R6_ALC_CONTROL_REGISTERS_ADAU1761_SIZE 4
ADI_REG_TYPE R6_ALC_CONTROL_REGISTERS_ADAU1761_Default[R6_ALC_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x00, 0x00, 0x00
};

/* Register Default - ADAU1761.Microphone Control Register */
ADI_REG_TYPE R7_MICCTRLREGISTER_ADAU1761_Default[REG_MICCTRLREGISTER_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Record Input Signal Path Registers */
#define R8_RECORD_INPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE 8
ADI_REG_TYPE R8_RECORD_INPUT_SIGNAL_PATH_REGISTERS_ADAU1761_Default[R8_RECORD_INPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x5B, 0x05, 0x5B, 0x05, 0x00, 0x00, 0x00
};

/* Register Default - ADAU1761.ADC Control Registers */
#define R9_ADC_CONTROL_REGISTERS_ADAU1761_SIZE 3
ADI_REG_TYPE R9_ADC_CONTROL_REGISTERS_ADAU1761_Default[R9_ADC_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0x13, 0x00, 0x00
};

/* Register Default - ADAU1761.Playback Output Signal Path Registers */
#define R10_PLAYBACK_OUTPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE 14
ADI_REG_TYPE R10_PLAYBACK_OUTPUT_SIGNAL_PATH_REGISTERS_ADAU1761_Default[R10_PLAYBACK_OUTPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE] = {
0x21, 0x00, 0x41, 0x00, 0x03, 0x09, 0x01, 0xE6, 0xE6, 0xE6, 0xE6, 0xE5, 0x08, 0x03
};

/* Register Default - ADAU1761.Converter Control Registers */
#define R11_CONVERTER_CONTROL_REGISTERS_ADAU1761_SIZE 2
ADI_REG_TYPE R11_CONVERTER_CONTROL_REGISTERS_ADAU1761_Default[R11_CONVERTER_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x00
};

/* Register Default - ADAU1761.DAC Control Registers */
#define R12_DAC_CONTROL_REGISTERS_ADAU1761_SIZE 3
ADI_REG_TYPE R12_DAC_CONTROL_REGISTERS_ADAU1761_Default[R12_DAC_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0x03, 0x00, 0x00
};

/* Register Default - ADAU1761.Serial Port Pad Control Registers */
#define R13_SERIAL_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE 1
ADI_REG_TYPE R13_SERIAL_PORT_PAD_CONTROL_REGISTERS_ADAU1761_Default[R13_SERIAL_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0xFF
};

/* Register Default - ADAU1761.Communication Port Pad Control Registers */
#define R14_COMMUNICATION_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE 2
ADI_REG_TYPE R14_COMMUNICATION_PORT_PAD_CONTROL_REGISTERS_ADAU1761_Default[R14_COMMUNICATION_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE] = {
0xA0, 0x00
};

/* Register Default - ADAU1761.Jack Detect Pad Control Register */
ADI_REG_TYPE R15_JACKREGISTER_ADAU1761_Default[REG_JACKREGISTER_ADAU1761_BYTE] = {
0x08
};

/* Register Default - ADAU1761.DSP ON Register */
ADI_REG_TYPE R21_DSP_ENABLE_REGISTER_ADAU1761_Default[REG_DSP_ENABLE_REGISTER_ADAU1761_BYTE] = {
0x01
};

/* Register Default - ADAU1761.CRC Registers */
#define R22_CRC_REGISTERS_ADAU1761_SIZE 5
ADI_REG_TYPE R22_CRC_REGISTERS_ADAU1761_Default[R22_CRC_REGISTERS_ADAU1761_SIZE] = {
0x41, 0x7F, 0x06, 0x7F, 0x01
};

/* Register Default - ADAU1761.GPIO Registers */
#define R23_GPIO_REGISTERS_ADAU1761_SIZE 4
ADI_REG_TYPE R23_GPIO_REGISTERS_ADAU1761_Default[R23_GPIO_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x00, 0x00, 0x00
};

/* Register Default - ADAU1761.Non Modulo Registers */
#define R24_NON_MODULO_REGISTERS_ADAU1761_SIZE 2
ADI_REG_TYPE R24_NON_MODULO_REGISTERS_ADAU1761_Default[R24_NON_MODULO_REGISTERS_ADAU1761_SIZE] = {
0x10, 0x00
};

/* Register Default - ADAU1761.Watchdog Registers */
#define R25_WATCHDOG_REGISTERS_ADAU1761_SIZE 5
ADI_REG_TYPE R25_WATCHDOG_REGISTERS_ADAU1761_Default[R25_WATCHDOG_REGISTERS_ADAU1761_SIZE] = {
0x00, 0x04, 0x00, 0x00, 0x00
};

/* Register Default - ADAU1761.Sampling Rate Setting Register */
ADI_REG_TYPE R26_SAMPLE_RATE_SETTING_ADAU1761_Default[REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE] = {
0x7F
};

/* Register Default - ADAU1761.Routing Matrix Inputs Register */
ADI_REG_TYPE R27_ROUTING_MATRIX_INPUTS_ADAU1761_Default[REG_ROUTING_MATRIX_INPUTS_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Routing Matrix Outputs Register */
ADI_REG_TYPE R28_ROUTING_MATRIX_OUTPUTS_ADAU1761_Default[REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Serial Data Configuration Register */
ADI_REG_TYPE R29_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_Default[REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.DSP Slew Mode Register */
ADI_REG_TYPE R30_DSP_SLEW_MODES_ADAU1761_Default[REG_DSP_SLEW_MODES_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Serial Port Sample Rate Register */
ADI_REG_TYPE R31_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_Default[REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Clock Enable Registers */
#define R32_CLOCK_ENABLE_REGISTERS_ADAU1761_SIZE 2
ADI_REG_TYPE R32_CLOCK_ENABLE_REGISTERS_ADAU1761_Default[R32_CLOCK_ENABLE_REGISTERS_ADAU1761_SIZE] = {
0x7F, 0x03
};

/* Register Default - ADAU1761.Sample Rate Setting */
ADI_REG_TYPE R35_SAMPLE_RATE_SETTING_ADAU1761_Default[REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE] = {
0x01
};

/* Register Default - ADAU1761.DSP Run Register */
ADI_REG_TYPE R36_DSP_RUN_REGISTER_ADAU1761_Default[REG_DSP_RUN_REGISTER_ADAU1761_BYTE] = {
0x01
};

/* Register Default - ADAU1761.Dejitter Register Control */
ADI_REG_TYPE R37_DEJITTER_REGISTER_CONTROL_ADAU1761_Default[REG_DEJITTER_REGISTER_CONTROL_ADAU1761_BYTE] = {
0x00
};

/* Register Default - ADAU1761.Dejitter Register Control */
ADI_REG_TYPE R38_DEJITTER_REGISTER_CONTROL_ADAU1761_Default[REG_DEJITTER_REGISTER_CONTROL_ADAU1761_BYTE] = {
0x03
};


/*
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_ADAU1761 39

void default_download_ADAU1761() {
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SAMPLE_RATE_SETTING_ADAU1761_ADDR, REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE, R0_SAMPLE_RATE_SETTING_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DSP_RUN_REGISTER_ADAU1761_ADDR, REG_DSP_RUN_REGISTER_ADAU1761_BYTE, R1_DSP_RUN_REGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_CLKCTRLREGISTER_ADAU1761_ADDR, REG_CLKCTRLREGISTER_ADAU1761_BYTE, R2_CLKCTRLREGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_PLLCRLREGISTER_ADAU1761_ADDR, REG_PLLCRLREGISTER_ADAU1761_BYTE, R3_PLLCRLREGISTER_ADAU1761_Default );
	SIGMA_WRITE_DELAY( DEVICE_ADDR_ADAU1761, R4_DELAY_ADAU1761_SIZE, R4_DELAY_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SERIAL_PORT_CONTROL_0_ADAU1761_ADDR , R5_SERIAL_PORT_CONTROL_REGISTERS_ADAU1761_SIZE, R5_SERIAL_PORT_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_ALC_CONTROL_0_ADAU1761_ADDR , R6_ALC_CONTROL_REGISTERS_ADAU1761_SIZE, R6_ALC_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_MICCTRLREGISTER_ADAU1761_ADDR, REG_MICCTRLREGISTER_ADAU1761_BYTE, R7_MICCTRLREGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_RECORD_PWR_MANAGEMENT_ADAU1761_ADDR , R8_RECORD_INPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE, R8_RECORD_INPUT_SIGNAL_PATH_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_ADC_CONTROL_0_ADAU1761_ADDR , R9_ADC_CONTROL_REGISTERS_ADAU1761_SIZE, R9_ADC_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_PLAYBACK_MIXER_LEFT_CONTROL_0_ADAU1761_ADDR , R10_PLAYBACK_OUTPUT_SIGNAL_PATH_REGISTERS_ADAU1761_SIZE, R10_PLAYBACK_OUTPUT_SIGNAL_PATH_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_CONVERTER_CTRL_0_ADAU1761_ADDR , R11_CONVERTER_CONTROL_REGISTERS_ADAU1761_SIZE, R11_CONVERTER_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DAC_CONTROL_0_ADAU1761_ADDR , R12_DAC_CONTROL_REGISTERS_ADAU1761_SIZE, R12_DAC_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SERIAL_PORT_PAD_CONTROL_0_ADAU1761_ADDR , R13_SERIAL_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE, R13_SERIAL_PORT_PAD_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_COMM_PORT_PAD_CTRL_0_ADAU1761_ADDR , R14_COMMUNICATION_PORT_PAD_CONTROL_REGISTERS_ADAU1761_SIZE, R14_COMMUNICATION_PORT_PAD_CONTROL_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_JACKREGISTER_ADAU1761_ADDR, REG_JACKREGISTER_ADAU1761_BYTE, R15_JACKREGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DSP_ENABLE_REGISTER_ADAU1761_ADDR, REG_DSP_ENABLE_REGISTER_ADAU1761_BYTE, R21_DSP_ENABLE_REGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_CRC_IDEAL_1_ADAU1761_ADDR , R22_CRC_REGISTERS_ADAU1761_SIZE, R22_CRC_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_GPIO_0_CONTROL_ADAU1761_ADDR , R23_GPIO_REGISTERS_ADAU1761_SIZE, R23_GPIO_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_NON_MODULO_RAM_1_ADAU1761_ADDR , R24_NON_MODULO_REGISTERS_ADAU1761_SIZE, R24_NON_MODULO_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_WATCHDOG_ENABLE_ADAU1761_ADDR , R25_WATCHDOG_REGISTERS_ADAU1761_SIZE, R25_WATCHDOG_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SAMPLE_RATE_SETTING_ADAU1761_ADDR, REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE, R26_SAMPLE_RATE_SETTING_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_ROUTING_MATRIX_INPUTS_ADAU1761_ADDR, REG_ROUTING_MATRIX_INPUTS_ADAU1761_BYTE, R27_ROUTING_MATRIX_INPUTS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_ADDR, REG_ROUTING_MATRIX_OUTPUTS_ADAU1761_BYTE, R28_ROUTING_MATRIX_OUTPUTS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_ADDR, REG_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_BYTE, R29_SERIAL_DATAGPIO_PIN_CONFIG_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DSP_SLEW_MODES_ADAU1761_ADDR, REG_DSP_SLEW_MODES_ADAU1761_BYTE, R30_DSP_SLEW_MODES_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_ADDR, REG_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_BYTE, R31_SERIAL_PORT_SAMPLE_RATE_SETTING_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_CLOCK_ENABLE_REG_0_ADAU1761_ADDR , R32_CLOCK_ENABLE_REGISTERS_ADAU1761_SIZE, R32_CLOCK_ENABLE_REGISTERS_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PROGRAM_ADDR_ADAU1761, PROGRAM_SIZE_ADAU1761, Program_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, PARAM_ADDR_ADAU1761, PARAM_SIZE_ADAU1761, Param_Data_ADAU1761 );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_SAMPLE_RATE_SETTING_ADAU1761_ADDR, REG_SAMPLE_RATE_SETTING_ADAU1761_BYTE, R35_SAMPLE_RATE_SETTING_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DSP_RUN_REGISTER_ADAU1761_ADDR, REG_DSP_RUN_REGISTER_ADAU1761_BYTE, R36_DSP_RUN_REGISTER_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DEJITTER_REGISTER_CONTROL_ADAU1761_ADDR, REG_DEJITTER_REGISTER_CONTROL_ADAU1761_BYTE, R37_DEJITTER_REGISTER_CONTROL_ADAU1761_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_ADAU1761, REG_DEJITTER_REGISTER_CONTROL_ADAU1761_ADDR, REG_DEJITTER_REGISTER_CONTROL_ADAU1761_BYTE, R38_DEJITTER_REGISTER_CONTROL_ADAU1761_Default );
}

#endif
