==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'kernel5.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 100 ; free virtual = 269
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 96 ; free virtual = 269
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 89 ; free virtual = 267
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.160 ; gain = 12.586 ; free physical = 89 ; free virtual = 268
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 63 ; free virtual = 248
@W [ANALYSIS-52] Found false inter dependency for variable 'i'.
@W [ANALYSIS-52] Found false inter dependency for variable 'sum.'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 67 ; free virtual = 255
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kernel5' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'kernel5' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.2 seconds; current allocated memory: 55.721 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 55.953 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kernel5' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kernel5/bound' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'kernel5/a' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'kernel5/b' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'kernel5' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'kernel5_fadd_32ns_32ns_32_4_full_dsp' to 'kernel5_fadd_32nsbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'kernel5_fcmp_32ns_32ns_1_1' to 'kernel5_fcmp_32nscud' due to the length limit 20
@I [RTGEN-100] Generating core module 'kernel5_fadd_32nsbkb': 1 instance(s).
@I [RTGEN-100] Generating core module 'kernel5_fcmp_32nscud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'kernel5'.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 56.326 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 453.156 ; gain = 140.582 ; free physical = 76 ; free virtual = 249
@I [SYSC-301] Generating SystemC RTL for kernel5.
@I [VHDL-304] Generating VHDL RTL for kernel5.
@I [VLOG-307] Generating Verilog RTL for kernel5.
@I [HLS-112] Total elapsed time: 3.71 seconds; peak allocated memory: 56.326 MB.
