#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x560ff6c0f790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560ff6c0c9d0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0x560ff6c98500_0 .net *"_ivl_50", 33 0, L_0x560ff6cbf4b0;  1 drivers
v0x560ff6c98600_0 .net *"_ivl_52", 18 0, L_0x560ff6caf320;  1 drivers
L_0x7f9db9ccf7f8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c986e0_0 .net *"_ivl_54", 14 0, L_0x7f9db9ccf7f8;  1 drivers
v0x560ff6c987a0_0 .net *"_ivl_58", 33 0, L_0x560ff6cbf870;  1 drivers
v0x560ff6c98880_0 .net *"_ivl_60", 18 0, L_0x560ff6cbf780;  1 drivers
L_0x7f9db9ccf840 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c98960_0 .net *"_ivl_62", 14 0, L_0x7f9db9ccf840;  1 drivers
v0x560ff6c98a40_0 .net *"_ivl_66", 33 0, L_0x560ff6cbfda0;  1 drivers
v0x560ff6c98b20_0 .net *"_ivl_68", 18 0, L_0x560ff6cbfba0;  1 drivers
L_0x7f9db9ccf888 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c98c00_0 .net *"_ivl_70", 14 0, L_0x7f9db9ccf888;  1 drivers
v0x560ff6c98d70_0 .net *"_ivl_74", 33 0, L_0x560ff6cc01e0;  1 drivers
v0x560ff6c98e50_0 .net *"_ivl_76", 18 0, L_0x560ff6cc00f0;  1 drivers
L_0x7f9db9ccf8d0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c98f30_0 .net *"_ivl_78", 14 0, L_0x7f9db9ccf8d0;  1 drivers
v0x560ff6c99010_0 .net "add_out_135", 33 0, v0x560ff6c93480_0;  1 drivers
v0x560ff6c990d0_0 .net "add_out_180", 33 0, v0x560ff6c93560_0;  1 drivers
v0x560ff6c99170_0 .net "add_out_45", 33 0, v0x560ff6c93640_0;  1 drivers
v0x560ff6c99210_0 .net "add_out_90", 33 0, v0x560ff6c93720_0;  1 drivers
v0x560ff6c992b0_0 .var "clk", 0 0;
v0x560ff6c99350_0 .var "count", 19 0;
v0x560ff6c99410_0 .net "data_ready", 0 0, v0x560ff6c90960_0;  1 drivers
v0x560ff6c994b0_0 .var "dbg_output_135", 7 0;
v0x560ff6c99590_0 .var "dbg_output_180", 7 0;
v0x560ff6c99670_0 .var "dbg_output_45", 7 0;
v0x560ff6c99750_0 .var "dbg_output_90", 7 0;
v0x560ff6c99830_0 .net "div_output_135", 29 0, L_0x560ff6cbfee0;  1 drivers
v0x560ff6c99910_0 .net "div_output_180", 29 0, L_0x560ff6cbffd0;  1 drivers
v0x560ff6c999f0_0 .net "div_output_45", 29 0, L_0x560ff6cbf5a0;  1 drivers
v0x560ff6c99ad0_0 .net "div_output_90", 29 0, L_0x560ff6cbfab0;  1 drivers
v0x560ff6c99bb0_0 .var/i "f1", 31 0;
v0x560ff6c99c90_0 .var/i "f11", 31 0;
v0x560ff6c99d70_0 .var/i "f2", 31 0;
v0x560ff6c99e50_0 .var/i "f3", 31 0;
v0x560ff6c99f30_0 .var/i "f4", 31 0;
v0x560ff6c9a010_0 .var/i "i", 31 0;
v0x560ff6c9a0f0_0 .net "image_BRAM_addr", 18 0, v0x560ff6c90a30_0;  1 drivers
v0x560ff6c9a1b0_0 .var "image_addr1", 18 0;
v0x560ff6c9a290_0 .var "image_addr2", 18 0;
v0x560ff6c9a370_0 .var "image_addr3", 18 0;
v0x560ff6c9a450_0 .var "image_addr4", 18 0;
v0x560ff6c9a530_0 .var "image_addr5", 18 0;
v0x560ff6c9a610 .array "imagepixel", 0 266255, 7 0;
v0x560ff6c9a6d0_0 .var/i "j", 31 0;
v0x560ff6c9a7b0_0 .var "pixel1", 9 0;
v0x560ff6c9a890_0 .var "pixel10", 9 0;
v0x560ff6c9a970_0 .var "pixel11", 9 0;
v0x560ff6c9aa50_0 .var "pixel12", 9 0;
v0x560ff6c9ab30_0 .var "pixel13", 9 0;
v0x560ff6c9ac10_0 .var "pixel14", 9 0;
v0x560ff6c9acf0_0 .var "pixel15", 9 0;
v0x560ff6c9add0_0 .var "pixel16", 9 0;
v0x560ff6c9aeb0_0 .var "pixel17", 9 0;
v0x560ff6c9af90_0 .var "pixel18", 9 0;
v0x560ff6c9b070_0 .var "pixel19", 9 0;
v0x560ff6c9b150_0 .var "pixel2", 9 0;
v0x560ff6c9b230_0 .var "pixel20", 9 0;
v0x560ff6c9b310_0 .var "pixel21", 9 0;
v0x560ff6c9b3f0_0 .var "pixel22", 9 0;
v0x560ff6c9b4d0_0 .var "pixel23", 9 0;
v0x560ff6c9b5b0_0 .var "pixel24", 9 0;
v0x560ff6c9b690_0 .var "pixel25", 9 0;
v0x560ff6c9b770_0 .var "pixel3", 9 0;
v0x560ff6c9b850_0 .var "pixel4", 9 0;
v0x560ff6c9b930_0 .var "pixel5", 9 0;
v0x560ff6c9ba10_0 .var "pixel6", 9 0;
v0x560ff6c9baf0_0 .var "pixel7", 9 0;
v0x560ff6c9bbd0_0 .var "pixel8", 9 0;
v0x560ff6c9c080_0 .var "pixel9", 9 0;
v0x560ff6c9c120_0 .var "rst", 0 0;
v0x560ff6c9c1c0_0 .var "x", 0 0;
E_0x560ff6b4e410 .event posedge, v0x560ff6c90960_0;
E_0x560ff6b4e570 .event negedge, v0x560ff6c907a0_0;
E_0x560ff6b46ff0 .event anyedge, v0x560ff6c90a30_0;
L_0x560ff6cad5b0 .part v0x560ff6c9a7b0_0, 0, 9;
L_0x560ff6cad650 .part v0x560ff6c9b150_0, 0, 9;
L_0x560ff6cad6f0 .part v0x560ff6c9b770_0, 0, 9;
L_0x560ff6cad790 .part v0x560ff6c9b850_0, 0, 9;
L_0x560ff6cad860 .part v0x560ff6c9b930_0, 0, 9;
L_0x560ff6cad900 .part v0x560ff6c9ba10_0, 0, 9;
L_0x560ff6cad9e0 .part v0x560ff6c9baf0_0, 0, 9;
L_0x560ff6cada80 .part v0x560ff6c9bbd0_0, 0, 9;
L_0x560ff6cadba0 .part v0x560ff6c9c080_0, 0, 9;
L_0x560ff6cadc40 .part v0x560ff6c9a890_0, 0, 9;
L_0x560ff6cade50 .part v0x560ff6c9a970_0, 0, 9;
L_0x560ff6cadf20 .part v0x560ff6c9aa50_0, 0, 9;
L_0x560ff6cae170 .part v0x560ff6c9ab30_0, 0, 9;
L_0x560ff6cae240 .part v0x560ff6c9ac10_0, 0, 9;
L_0x560ff6cae4a0 .part v0x560ff6c9acf0_0, 0, 9;
L_0x560ff6cae570 .part v0x560ff6c9add0_0, 0, 9;
L_0x560ff6cae7e0 .part v0x560ff6c9aeb0_0, 0, 9;
L_0x560ff6cae8b0 .part v0x560ff6c9af90_0, 0, 9;
L_0x560ff6caeb00 .part v0x560ff6c9b070_0, 0, 9;
L_0x560ff6caeba0 .part v0x560ff6c9b230_0, 0, 9;
L_0x560ff6caea60 .part v0x560ff6c9b310_0, 0, 9;
L_0x560ff6caee00 .part v0x560ff6c9b3f0_0, 0, 9;
L_0x560ff6caf070 .part v0x560ff6c9b4d0_0, 0, 9;
L_0x560ff6caf110 .part v0x560ff6c9b5b0_0, 0, 9;
L_0x560ff6caf280 .part v0x560ff6c9b690_0, 0, 9;
L_0x560ff6caf320 .part v0x560ff6c93640_0, 15, 19;
L_0x560ff6cbf4b0 .concat [ 19 15 0 0], L_0x560ff6caf320, L_0x7f9db9ccf7f8;
L_0x560ff6cbf5a0 .part L_0x560ff6cbf4b0, 0, 30;
L_0x560ff6cbf780 .part v0x560ff6c93720_0, 15, 19;
L_0x560ff6cbf870 .concat [ 19 15 0 0], L_0x560ff6cbf780, L_0x7f9db9ccf840;
L_0x560ff6cbfab0 .part L_0x560ff6cbf870, 0, 30;
L_0x560ff6cbfba0 .part v0x560ff6c93480_0, 15, 19;
L_0x560ff6cbfda0 .concat [ 19 15 0 0], L_0x560ff6cbfba0, L_0x7f9db9ccf888;
L_0x560ff6cbfee0 .part L_0x560ff6cbfda0, 0, 30;
L_0x560ff6cc00f0 .part v0x560ff6c93560_0, 15, 19;
L_0x560ff6cc01e0 .concat [ 19 15 0 0], L_0x560ff6cc00f0, L_0x7f9db9ccf8d0;
L_0x560ff6cbffd0 .part L_0x560ff6cc01e0, 0, 30;
S_0x560ff6c0e0e0 .scope module, "mc" "conv" 3 23, 4 3 0, S_0x560ff6c0c9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "pixel1";
    .port_info 3 /INPUT 9 "pixel2";
    .port_info 4 /INPUT 9 "pixel3";
    .port_info 5 /INPUT 9 "pixel4";
    .port_info 6 /INPUT 9 "pixel5";
    .port_info 7 /INPUT 9 "pixel6";
    .port_info 8 /INPUT 9 "pixel7";
    .port_info 9 /INPUT 9 "pixel8";
    .port_info 10 /INPUT 9 "pixel9";
    .port_info 11 /INPUT 9 "pixel10";
    .port_info 12 /INPUT 9 "pixel11";
    .port_info 13 /INPUT 9 "pixel12";
    .port_info 14 /INPUT 9 "pixel13";
    .port_info 15 /INPUT 9 "pixel14";
    .port_info 16 /INPUT 9 "pixel15";
    .port_info 17 /INPUT 9 "pixel16";
    .port_info 18 /INPUT 9 "pixel17";
    .port_info 19 /INPUT 9 "pixel18";
    .port_info 20 /INPUT 9 "pixel19";
    .port_info 21 /INPUT 9 "pixel20";
    .port_info 22 /INPUT 9 "pixel21";
    .port_info 23 /INPUT 9 "pixel22";
    .port_info 24 /INPUT 9 "pixel23";
    .port_info 25 /INPUT 9 "pixel24";
    .port_info 26 /INPUT 9 "pixel25";
    .port_info 27 /OUTPUT 34 "add_out_45_5";
    .port_info 28 /OUTPUT 34 "add_out_90";
    .port_info 29 /OUTPUT 34 "add_out_135";
    .port_info 30 /OUTPUT 34 "add_out_180";
    .port_info 31 /OUTPUT 1 "data_ready";
    .port_info 32 /OUTPUT 19 "image_BRAM_addr";
P_0x560ff6c6ca40 .param/l "BRAM_height" 0 4 51, +C4<00000000000001000001000000010000>;
P_0x560ff6c6ca80 .param/l "BRAM_width" 0 4 50, +C4<00000000000000000000001000000100>;
P_0x560ff6c6cac0 .param/l "coeff1_dec_mult1" 0 4 5, +C4<00000000000000000000000000001010>;
P_0x560ff6c6cb00 .param/l "coeff1_dec_mult2" 0 4 7, +C4<00000000000000000000000000001110>;
P_0x560ff6c6cb40 .param/l "coeff1_dec_mult3" 0 4 9, +C4<00000000000000000000000000001000>;
P_0x560ff6c6cb80 .param/l "coeff1_dec_mult4" 0 4 11, +C4<00000000000000000000000000001001>;
P_0x560ff6c6cbc0 .param/l "coeff1_dec_mult5" 0 4 13, +C4<00000000000000000000000000001001>;
P_0x560ff6c6cc00 .param/l "coeff1_int_mult1" 0 4 4, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cc40 .param/l "coeff1_int_mult2" 0 4 6, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cc80 .param/l "coeff1_int_mult3" 0 4 8, +C4<00000000000000000000000000000010>;
P_0x560ff6c6ccc0 .param/l "coeff1_int_mult4" 0 4 10, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cd00 .param/l "coeff1_int_mult5" 0 4 12, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cd40 .param/l "coeff2_dec_mult1" 0 4 16, +C4<00000000000000000000000000001111>;
P_0x560ff6c6cd80 .param/l "coeff2_dec_mult2" 0 4 18, +C4<00000000000000000000000000001111>;
P_0x560ff6c6cdc0 .param/l "coeff2_dec_mult3" 0 4 20, +C4<00000000000000000000000000001111>;
P_0x560ff6c6ce00 .param/l "coeff2_dec_mult4" 0 4 22, +C4<00000000000000000000000000001111>;
P_0x560ff6c6ce40 .param/l "coeff2_dec_mult5" 0 4 24, +C4<00000000000000000000000000001111>;
P_0x560ff6c6ce80 .param/l "coeff2_int_mult1" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cec0 .param/l "coeff2_int_mult2" 0 4 17, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cf00 .param/l "coeff2_int_mult3" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cf40 .param/l "coeff2_int_mult4" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cf80 .param/l "coeff2_int_mult5" 0 4 23, +C4<00000000000000000000000000000010>;
P_0x560ff6c6cfc0 .param/l "coeff3_dec_mult1" 0 4 27, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d000 .param/l "coeff3_dec_mult2" 0 4 29, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d040 .param/l "coeff3_dec_mult3" 0 4 31, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d080 .param/l "coeff3_dec_mult4" 0 4 33, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d0c0 .param/l "coeff3_dec_mult5" 0 4 35, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d100 .param/l "coeff3_int_mult1" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d140 .param/l "coeff3_int_mult2" 0 4 28, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d180 .param/l "coeff3_int_mult3" 0 4 30, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d1c0 .param/l "coeff3_int_mult4" 0 4 32, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d200 .param/l "coeff3_int_mult5" 0 4 34, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d240 .param/l "coeff4_dec_mult1" 0 4 38, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d280 .param/l "coeff4_dec_mult2" 0 4 40, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d2c0 .param/l "coeff4_dec_mult3" 0 4 42, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d300 .param/l "coeff4_int_mult1" 0 4 37, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d340 .param/l "coeff4_int_mult2" 0 4 39, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d380 .param/l "coeff4_int_mult3" 0 4 41, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d3c0 .param/l "col_adder_width" 0 4 48, +C4<00000000000000000000000000010110>;
P_0x560ff6c6d400 .param/l "kernel_size" 0 4 53, +C4<00000000000000000000000000000101>;
P_0x560ff6c6d440 .param/l "pixel_dec_width" 0 4 46, +C4<00000000000000000000000000000000>;
P_0x560ff6c6d480 .param/l "pixel_int_width" 0 4 45, +C4<00000000000000000000000000001001>;
P_0x560ff6c6d4c0 .param/l "result_add_width" 0 4 49, +C4<00000000000000000000000000100010>;
P_0x560ff6c6d500 .param/l "round" 0 4 47, +C4<00000000000000000000000000000001>;
P_0x560ff6c6d540 .param/l "sum_width" 0 4 52, +C4<00000000000000000000000000001100>;
L_0x7f9db9ccf330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c90e60_0 .net *"_ivl_100", 2 0, L_0x7f9db9ccf330;  1 drivers
L_0x7f9db9ccf378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ff6c90f60_0 .net/2u *"_ivl_101", 0 0, L_0x7f9db9ccf378;  1 drivers
v0x560ff6c91040_0 .net *"_ivl_103", 23 0, L_0x560ff6caac70;  1 drivers
L_0x7f9db9ccf3c0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91100_0 .net *"_ivl_108", 6 0, L_0x7f9db9ccf3c0;  1 drivers
L_0x7f9db9ccf408 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c911e0_0 .net/2u *"_ivl_109", 6 0, L_0x7f9db9ccf408;  1 drivers
v0x560ff6c91310_0 .net *"_ivl_111", 29 0, L_0x560ff6cab010;  1 drivers
L_0x7f9db9ccf450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ff6c913f0_0 .net *"_ivl_116", 0 0, L_0x7f9db9ccf450;  1 drivers
L_0x7f9db9ccf498 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c914d0_0 .net/2u *"_ivl_117", 5 0, L_0x7f9db9ccf498;  1 drivers
v0x560ff6c915b0_0 .net *"_ivl_119", 28 0, L_0x560ff6cab3c0;  1 drivers
L_0x7f9db9ccf4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91690_0 .net *"_ivl_124", 1 0, L_0x7f9db9ccf4e0;  1 drivers
L_0x7f9db9ccf528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91770_0 .net/2u *"_ivl_125", 5 0, L_0x7f9db9ccf528;  1 drivers
v0x560ff6c91850_0 .net *"_ivl_127", 28 0, L_0x560ff6cab730;  1 drivers
L_0x7f9db9ccf570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91930_0 .net *"_ivl_132", 1 0, L_0x7f9db9ccf570;  1 drivers
v0x560ff6c91a10_0 .net *"_ivl_133", 28 0, L_0x560ff6cabab0;  1 drivers
L_0x7f9db9ccf5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91af0_0 .net *"_ivl_138", 1 0, L_0x7f9db9ccf5b8;  1 drivers
v0x560ff6c91bd0_0 .net *"_ivl_139", 28 0, L_0x560ff6cabda0;  1 drivers
L_0x7f9db9ccf600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91cb0_0 .net *"_ivl_144", 1 0, L_0x7f9db9ccf600;  1 drivers
v0x560ff6c91ea0_0 .net *"_ivl_145", 28 0, L_0x560ff6cac130;  1 drivers
L_0x7f9db9ccf648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c91f80_0 .net *"_ivl_150", 1 0, L_0x7f9db9ccf648;  1 drivers
v0x560ff6c92060_0 .net *"_ivl_151", 28 0, L_0x560ff6cac4d0;  1 drivers
L_0x7f9db9ccf690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92140_0 .net *"_ivl_156", 1 0, L_0x7f9db9ccf690;  1 drivers
v0x560ff6c92220_0 .net *"_ivl_157", 28 0, L_0x560ff6cac880;  1 drivers
L_0x7f9db9ccf6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92300_0 .net *"_ivl_162", 1 0, L_0x7f9db9ccf6d8;  1 drivers
v0x560ff6c923e0_0 .net *"_ivl_163", 28 0, L_0x560ff6cacc40;  1 drivers
L_0x7f9db9ccf720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c924c0_0 .net *"_ivl_168", 1 0, L_0x7f9db9ccf720;  1 drivers
v0x560ff6c925a0_0 .net *"_ivl_169", 28 0, L_0x560ff6c93970;  1 drivers
L_0x7f9db9ccf768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92680_0 .net *"_ivl_174", 1 0, L_0x7f9db9ccf768;  1 drivers
v0x560ff6c92760_0 .net *"_ivl_175", 28 0, L_0x560ff6cad210;  1 drivers
L_0x7f9db9ccf7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92840_0 .net *"_ivl_180", 1 0, L_0x7f9db9ccf7b0;  1 drivers
L_0x7f9db9ccf138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92920_0 .net *"_ivl_22", 0 0, L_0x7f9db9ccf138;  1 drivers
v0x560ff6c92a00_0 .net *"_ivl_63", 28 0, L_0x560ff6ca9c70;  1 drivers
L_0x7f9db9ccf180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92ae0_0 .net *"_ivl_68", 1 0, L_0x7f9db9ccf180;  1 drivers
v0x560ff6c92bc0_0 .net *"_ivl_69", 28 0, L_0x560ff6ca9ec0;  1 drivers
L_0x7f9db9ccf1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92ca0_0 .net *"_ivl_74", 1 0, L_0x7f9db9ccf1c8;  1 drivers
v0x560ff6c92d80_0 .net *"_ivl_75", 28 0, L_0x560ff6caa120;  1 drivers
L_0x7f9db9ccf210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c92e60_0 .net *"_ivl_80", 1 0, L_0x7f9db9ccf210;  1 drivers
v0x560ff6c92f40_0 .net *"_ivl_81", 28 0, L_0x560ff6caa390;  1 drivers
L_0x7f9db9ccf258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c93020_0 .net *"_ivl_86", 1 0, L_0x7f9db9ccf258;  1 drivers
v0x560ff6c93100_0 .net *"_ivl_87", 28 0, L_0x560ff6caa610;  1 drivers
L_0x7f9db9ccf2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c931e0_0 .net *"_ivl_92", 1 0, L_0x7f9db9ccf2a0;  1 drivers
L_0x7f9db9ccf2e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c932c0_0 .net/2u *"_ivl_93", 4 0, L_0x7f9db9ccf2e8;  1 drivers
v0x560ff6c933a0_0 .net *"_ivl_95", 27 0, L_0x560ff6caa8e0;  1 drivers
v0x560ff6c93480_0 .var/s "add_out_135", 33 0;
v0x560ff6c93560_0 .var/s "add_out_180", 33 0;
v0x560ff6c93640_0 .var/s "add_out_45_5", 33 0;
v0x560ff6c93720_0 .var/s "add_out_90", 33 0;
v0x560ff6c93800_0 .net "clk", 0 0, v0x560ff6c992b0_0;  1 drivers
v0x560ff6c938a0 .array "coeff135", 0 4, 17 0;
v0x560ff6c93a10 .array "coeff180", 0 2, 17 0;
v0x560ff6c93b50 .array "coeff45_5", 0 4, 17 0;
v0x560ff6c93ce0 .array "coeff90", 0 4, 17 0;
v0x560ff6c93e70_0 .net "data_ready", 0 0, v0x560ff6c90960_0;  alias, 1 drivers
v0x560ff6c93f40_0 .net "image_BRAM_addr", 18 0, v0x560ff6c90a30_0;  alias, 1 drivers
v0x560ff6c94010_0 .net "pixel1", 8 0, L_0x560ff6cad5b0;  1 drivers
v0x560ff6c940b0_0 .net "pixel10", 8 0, L_0x560ff6cadc40;  1 drivers
v0x560ff6c94200_0 .net "pixel11", 8 0, L_0x560ff6cade50;  1 drivers
v0x560ff6c94350_0 .net "pixel12", 8 0, L_0x560ff6cadf20;  1 drivers
v0x560ff6c944a0_0 .net "pixel13", 8 0, L_0x560ff6cae170;  1 drivers
v0x560ff6c945f0_0 .net "pixel14", 8 0, L_0x560ff6cae240;  1 drivers
v0x560ff6c94740_0 .net "pixel15", 8 0, L_0x560ff6cae4a0;  1 drivers
v0x560ff6c94890_0 .net "pixel16", 8 0, L_0x560ff6cae570;  1 drivers
v0x560ff6c949e0_0 .net "pixel17", 8 0, L_0x560ff6cae7e0;  1 drivers
v0x560ff6c94b30_0 .net "pixel18", 8 0, L_0x560ff6cae8b0;  1 drivers
v0x560ff6c94c80_0 .net "pixel19", 8 0, L_0x560ff6caeb00;  1 drivers
v0x560ff6c94dd0_0 .net "pixel2", 8 0, L_0x560ff6cad650;  1 drivers
v0x560ff6c95310_0 .net "pixel20", 8 0, L_0x560ff6caeba0;  1 drivers
v0x560ff6c95440_0 .net "pixel21", 8 0, L_0x560ff6caea60;  1 drivers
v0x560ff6c95570_0 .net "pixel22", 8 0, L_0x560ff6caee00;  1 drivers
v0x560ff6c956a0_0 .net "pixel23", 8 0, L_0x560ff6caf070;  1 drivers
v0x560ff6c957d0_0 .net "pixel24", 8 0, L_0x560ff6caf110;  1 drivers
v0x560ff6c95900_0 .net "pixel25", 8 0, L_0x560ff6caf280;  1 drivers
v0x560ff6c95a30_0 .net "pixel3", 8 0, L_0x560ff6cad6f0;  1 drivers
v0x560ff6c95b60_0 .net "pixel4", 8 0, L_0x560ff6cad790;  1 drivers
v0x560ff6c95c90_0 .net "pixel5", 8 0, L_0x560ff6cad860;  1 drivers
v0x560ff6c95dc0_0 .net "pixel6", 8 0, L_0x560ff6cad900;  1 drivers
v0x560ff6c95f10_0 .net "pixel7", 8 0, L_0x560ff6cad9e0;  1 drivers
v0x560ff6c96060_0 .net "pixel8", 8 0, L_0x560ff6cada80;  1 drivers
v0x560ff6c961b0_0 .net "pixel9", 8 0, L_0x560ff6cadba0;  1 drivers
v0x560ff6c96300_0 .net/s "result135_1", 28 0, L_0x560ff6ca7fd0;  1 drivers
v0x560ff6c963c0_0 .net/s "result135_2", 28 0, L_0x560ff6ca82a0;  1 drivers
v0x560ff6c96480_0 .net/s "result135_3", 28 0, L_0x560ff6ca8570;  1 drivers
v0x560ff6c96540_0 .net/s "result135_4", 28 0, L_0x560ff6ca8840;  1 drivers
v0x560ff6c96600_0 .net/s "result135_5", 28 0, L_0x560ff6ca8b10;  1 drivers
v0x560ff6c966c0_0 .net/s "result135temp1", 30 0, L_0x560ff6cac790;  1 drivers
v0x560ff6c967a0_0 .net/s "result135temp2", 30 0, L_0x560ff6cacb50;  1 drivers
v0x560ff6c96880_0 .net/s "result135temp3", 30 0, L_0x560ff6cacf20;  1 drivers
v0x560ff6c96960_0 .net/s "result135temp4", 30 0, L_0x560ff6c93dd0;  1 drivers
v0x560ff6c96a40_0 .net/s "result135temp5", 30 0, L_0x560ff6cad510;  1 drivers
v0x560ff6c96b20_0 .net/s "result180_1", 28 0, L_0x560ff6ca9300;  1 drivers
v0x560ff6c96be0_0 .net/s "result180_2", 28 0, L_0x560ff6ca9620;  1 drivers
v0x560ff6c96ca0_0 .net/s "result180_3", 28 0, L_0x560ff6ca9940;  1 drivers
v0x560ff6c96d60_0 .net/s "result180temp1", 30 0, L_0x560ff6cabcb0;  1 drivers
v0x560ff6c96e40_0 .net/s "result180temp2", 30 0, L_0x560ff6cac040;  1 drivers
v0x560ff6c96f20_0 .net/s "result180temp3", 30 0, L_0x560ff6cac3e0;  1 drivers
v0x560ff6c97000_0 .net/s "result45temp1", 30 0, L_0x560ff6caab30;  1 drivers
v0x560ff6c970e0_0 .net/s "result45temp2", 30 0, L_0x560ff6caaed0;  1 drivers
v0x560ff6c971c0_0 .net/s "result45temp3", 30 0, L_0x560ff6cab280;  1 drivers
v0x560ff6c972a0_0 .net/s "result45temp4", 30 0, L_0x560ff6cab5f0;  1 drivers
v0x560ff6c97380_0 .net/s "result45temp5", 30 0, L_0x560ff6cab970;  1 drivers
v0x560ff6c97460_0 .net/s "result5_1_45", 22 0, L_0x560ff6c9f4a0;  1 drivers
v0x560ff6c97540_0 .net/s "result5_2_45", 22 0, L_0x560ff6c9f580;  1 drivers
v0x560ff6c97620_0 .net/s "result5_3_45", 22 0, L_0x560ff6c9f670;  1 drivers
v0x560ff6c97700_0 .net/s "result5_4_45", 22 0, L_0x560ff6c9e8d0;  1 drivers
v0x560ff6c977c0_0 .net/s "result5_5_45", 22 0, L_0x560ff6c9ef00;  1 drivers
v0x560ff6c97860_0 .net/s "result90_1", 28 0, L_0x560ff6ca3400;  1 drivers
v0x560ff6c97900_0 .net/s "result90_2", 28 0, L_0x560ff6ca36d0;  1 drivers
v0x560ff6c979c0_0 .net/s "result90_3", 28 0, L_0x560ff6ca39a0;  1 drivers
v0x560ff6c97a80_0 .net/s "result90_4", 28 0, L_0x560ff6ca3c70;  1 drivers
v0x560ff6c97b40_0 .net/s "result90_5", 28 0, L_0x560ff6ca3f40;  1 drivers
v0x560ff6c97c00_0 .net/s "result90temp1", 30 0, L_0x560ff6ca9dd0;  1 drivers
v0x560ff6c97ce0_0 .net/s "result90temp2", 30 0, L_0x560ff6caa030;  1 drivers
v0x560ff6c97dc0_0 .net/s "result90temp3", 30 0, L_0x560ff6caa2a0;  1 drivers
v0x560ff6c97ea0_0 .net/s "result90temp4", 30 0, L_0x560ff6caa520;  1 drivers
v0x560ff6c97f80_0 .net/s "result90temp5", 30 0, L_0x560ff6caa840;  1 drivers
v0x560ff6c98060_0 .net "rst", 0 0, v0x560ff6c9c120_0;  1 drivers
E_0x560ff6b2e430 .event posedge, v0x560ff6c907a0_0;
v0x560ff6c93b50_0 .array/port v0x560ff6c93b50, 0;
L_0x560ff6c9f040 .part v0x560ff6c93b50_0, 6, 12;
v0x560ff6c93b50_1 .array/port v0x560ff6c93b50, 1;
L_0x560ff6c9f0e0 .part v0x560ff6c93b50_1, 2, 16;
v0x560ff6c93b50_2 .array/port v0x560ff6c93b50, 2;
L_0x560ff6c9f1d0 .part v0x560ff6c93b50_2, 8, 10;
v0x560ff6c93b50_3 .array/port v0x560ff6c93b50, 3;
L_0x560ff6c9f2c0 .part v0x560ff6c93b50_3, 7, 11;
v0x560ff6c93b50_4 .array/port v0x560ff6c93b50, 4;
L_0x560ff6c9f3b0 .part v0x560ff6c93b50_4, 7, 11;
L_0x560ff6c9f4a0 .part L_0x560ff6c9d7e0, 0, 23;
L_0x560ff6c9f580 .part L_0x560ff6c9d3d0, 0, 23;
L_0x560ff6c9f670 .concat [ 22 1 0 0], L_0x560ff6c9e350, L_0x7f9db9ccf138;
v0x560ff6c93ce0_0 .array/port v0x560ff6c93ce0, 0;
L_0x560ff6ca4080 .part v0x560ff6c93ce0_0, 1, 17;
v0x560ff6c93ce0_1 .array/port v0x560ff6c93ce0, 1;
L_0x560ff6ca4120 .part v0x560ff6c93ce0_1, 1, 17;
v0x560ff6c93ce0_2 .array/port v0x560ff6c93ce0, 2;
L_0x560ff6ca4220 .part v0x560ff6c93ce0_2, 1, 17;
v0x560ff6c93ce0_3 .array/port v0x560ff6c93ce0, 3;
L_0x560ff6ca42c0 .part v0x560ff6c93ce0_3, 1, 17;
v0x560ff6c93ce0_4 .array/port v0x560ff6c93ce0, 4;
L_0x560ff6ca43d0 .part v0x560ff6c93ce0_4, 1, 17;
v0x560ff6c938a0_0 .array/port v0x560ff6c938a0, 0;
L_0x560ff6ca8c50 .part v0x560ff6c938a0_0, 1, 17;
v0x560ff6c938a0_1 .array/port v0x560ff6c938a0, 1;
L_0x560ff6ca8d70 .part v0x560ff6c938a0_1, 1, 17;
v0x560ff6c938a0_2 .array/port v0x560ff6c938a0, 2;
L_0x560ff6ca8e10 .part v0x560ff6c938a0_2, 1, 17;
v0x560ff6c938a0_3 .array/port v0x560ff6c938a0, 3;
L_0x560ff6ca8f40 .part v0x560ff6c938a0_3, 1, 17;
v0x560ff6c938a0_4 .array/port v0x560ff6c938a0, 4;
L_0x560ff6ca8fe0 .part v0x560ff6c938a0_4, 1, 17;
v0x560ff6c93a10_0 .array/port v0x560ff6c93a10, 0;
L_0x560ff6ca9a80 .part v0x560ff6c93a10_0, 1, 17;
v0x560ff6c93a10_1 .array/port v0x560ff6c93a10, 1;
L_0x560ff6ca9b20 .part v0x560ff6c93a10_1, 1, 17;
v0x560ff6c93a10_2 .array/port v0x560ff6c93a10, 2;
L_0x560ff6ca9080 .part v0x560ff6c93a10_2, 1, 17;
L_0x560ff6ca9c70 .concat [ 29 0 0 0], L_0x560ff6ca3400;
L_0x560ff6ca9dd0 .concat [ 29 2 0 0], L_0x560ff6ca9c70, L_0x7f9db9ccf180;
L_0x560ff6ca9ec0 .concat [ 29 0 0 0], L_0x560ff6ca36d0;
L_0x560ff6caa030 .concat [ 29 2 0 0], L_0x560ff6ca9ec0, L_0x7f9db9ccf1c8;
L_0x560ff6caa120 .concat [ 29 0 0 0], L_0x560ff6ca39a0;
L_0x560ff6caa2a0 .concat [ 29 2 0 0], L_0x560ff6caa120, L_0x7f9db9ccf210;
L_0x560ff6caa390 .concat [ 29 0 0 0], L_0x560ff6ca3c70;
L_0x560ff6caa520 .concat [ 29 2 0 0], L_0x560ff6caa390, L_0x7f9db9ccf258;
L_0x560ff6caa610 .concat [ 29 0 0 0], L_0x560ff6ca3f40;
L_0x560ff6caa840 .concat [ 29 2 0 0], L_0x560ff6caa610, L_0x7f9db9ccf2a0;
L_0x560ff6caa8e0 .concat [ 5 23 0 0], L_0x7f9db9ccf2e8, L_0x560ff6c9f4a0;
L_0x560ff6caab30 .concat [ 28 3 0 0], L_0x560ff6caa8e0, L_0x7f9db9ccf330;
L_0x560ff6caac70 .concat [ 1 23 0 0], L_0x7f9db9ccf378, L_0x560ff6c9f580;
L_0x560ff6caaed0 .concat [ 24 7 0 0], L_0x560ff6caac70, L_0x7f9db9ccf3c0;
L_0x560ff6cab010 .concat [ 7 23 0 0], L_0x7f9db9ccf408, L_0x560ff6c9f670;
L_0x560ff6cab280 .concat [ 30 1 0 0], L_0x560ff6cab010, L_0x7f9db9ccf450;
L_0x560ff6cab3c0 .concat [ 6 23 0 0], L_0x7f9db9ccf498, L_0x560ff6c9e8d0;
L_0x560ff6cab5f0 .concat [ 29 2 0 0], L_0x560ff6cab3c0, L_0x7f9db9ccf4e0;
L_0x560ff6cab730 .concat [ 6 23 0 0], L_0x7f9db9ccf528, L_0x560ff6c9ef00;
L_0x560ff6cab970 .concat [ 29 2 0 0], L_0x560ff6cab730, L_0x7f9db9ccf570;
L_0x560ff6cabab0 .concat [ 29 0 0 0], L_0x560ff6ca9300;
L_0x560ff6cabcb0 .concat [ 29 2 0 0], L_0x560ff6cabab0, L_0x7f9db9ccf5b8;
L_0x560ff6cabda0 .concat [ 29 0 0 0], L_0x560ff6ca9620;
L_0x560ff6cac040 .concat [ 29 2 0 0], L_0x560ff6cabda0, L_0x7f9db9ccf600;
L_0x560ff6cac130 .concat [ 29 0 0 0], L_0x560ff6ca9940;
L_0x560ff6cac3e0 .concat [ 29 2 0 0], L_0x560ff6cac130, L_0x7f9db9ccf648;
L_0x560ff6cac4d0 .concat [ 29 0 0 0], L_0x560ff6ca7fd0;
L_0x560ff6cac790 .concat [ 29 2 0 0], L_0x560ff6cac4d0, L_0x7f9db9ccf690;
L_0x560ff6cac880 .concat [ 29 0 0 0], L_0x560ff6ca82a0;
L_0x560ff6cacb50 .concat [ 29 2 0 0], L_0x560ff6cac880, L_0x7f9db9ccf6d8;
L_0x560ff6cacc40 .concat [ 29 0 0 0], L_0x560ff6ca8570;
L_0x560ff6cacf20 .concat [ 29 2 0 0], L_0x560ff6cacc40, L_0x7f9db9ccf720;
L_0x560ff6c93970 .concat [ 29 0 0 0], L_0x560ff6ca8840;
L_0x560ff6c93dd0 .concat [ 29 2 0 0], L_0x560ff6c93970, L_0x7f9db9ccf768;
L_0x560ff6cad210 .concat [ 29 0 0 0], L_0x560ff6ca8b10;
L_0x560ff6cad510 .concat [ 29 2 0 0], L_0x560ff6cad210, L_0x7f9db9ccf7b0;
S_0x560ff6c450f0 .scope module, "CB_135" "convolution_block_135" 4 178, 5 2 0, S_0x560ff6c0e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "coeff1";
    .port_info 1 /INPUT 17 "coeff2";
    .port_info 2 /INPUT 17 "coeff3";
    .port_info 3 /INPUT 17 "coeff4";
    .port_info 4 /INPUT 17 "coeff5";
    .port_info 5 /INPUT 9 "pixel1";
    .port_info 6 /INPUT 9 "pixel2";
    .port_info 7 /INPUT 9 "pixel3";
    .port_info 8 /INPUT 9 "pixel4";
    .port_info 9 /INPUT 9 "pixel5";
    .port_info 10 /INPUT 9 "pixel6";
    .port_info 11 /INPUT 9 "pixel7";
    .port_info 12 /INPUT 9 "pixel8";
    .port_info 13 /INPUT 9 "pixel9";
    .port_info 14 /INPUT 9 "pixel10";
    .port_info 15 /INPUT 9 "pixel11";
    .port_info 16 /INPUT 9 "pixel12";
    .port_info 17 /INPUT 9 "pixel13";
    .port_info 18 /INPUT 9 "pixel14";
    .port_info 19 /INPUT 9 "pixel15";
    .port_info 20 /INPUT 9 "pixel16";
    .port_info 21 /INPUT 9 "pixel17";
    .port_info 22 /INPUT 9 "pixel18";
    .port_info 23 /INPUT 9 "pixel19";
    .port_info 24 /INPUT 9 "pixel20";
    .port_info 25 /INPUT 9 "pixel21";
    .port_info 26 /INPUT 9 "pixel22";
    .port_info 27 /INPUT 9 "pixel23";
    .port_info 28 /INPUT 9 "pixel24";
    .port_info 29 /INPUT 9 "pixel25";
    .port_info 30 /OUTPUT 29 "result1";
    .port_info 31 /OUTPUT 29 "result2";
    .port_info 32 /OUTPUT 29 "result3";
    .port_info 33 /OUTPUT 29 "result4";
    .port_info 34 /OUTPUT 29 "result5";
P_0x560ff6c6d590 .param/l "BRAM_height" 0 5 20, +C4<00000000000001000001000000010000>;
P_0x560ff6c6d5d0 .param/l "BRAM_width" 0 5 19, +C4<00000000000000000000001000000100>;
P_0x560ff6c6d610 .param/l "coeff_dec_mult1" 0 5 4, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d650 .param/l "coeff_dec_mult2" 0 5 6, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d690 .param/l "coeff_dec_mult3" 0 5 8, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d6d0 .param/l "coeff_dec_mult4" 0 5 10, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d710 .param/l "coeff_dec_mult5" 0 5 12, +C4<00000000000000000000000000001111>;
P_0x560ff6c6d750 .param/l "coeff_int_mult1" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d790 .param/l "coeff_int_mult2" 0 5 5, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d7d0 .param/l "coeff_int_mult3" 0 5 7, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d810 .param/l "coeff_int_mult4" 0 5 9, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d850 .param/l "coeff_int_mult5" 0 5 11, +C4<00000000000000000000000000000010>;
P_0x560ff6c6d890 .param/l "col_adder_width" 0 5 17, +C4<00000000000000000000000000010110>;
P_0x560ff6c6d8d0 .param/l "kernel_size" 0 5 22, +C4<00000000000000000000000000000101>;
P_0x560ff6c6d910 .param/l "pixel_dec_width" 0 5 15, +C4<00000000000000000000000000000000>;
P_0x560ff6c6d950 .param/l "pixel_int_width" 0 5 14, +C4<00000000000000000000000000001001>;
P_0x560ff6c6d990 .param/l "result_add_width" 0 5 18, +C4<00000000000000000000000000011010>;
P_0x560ff6c6d9d0 .param/l "round" 0 5 16, +C4<00000000000000000000000000000001>;
P_0x560ff6c6da10 .param/l "sum_width" 0 5 21, +C4<00000000000000000000000000001100>;
v0x560ff6c74c90_0 .net/s *"_ivl_0", 11 0, L_0x560ff6ca4470;  1 drivers
v0x560ff6c74d70_0 .net/s *"_ivl_10", 11 0, L_0x560ff6ca4880;  1 drivers
v0x560ff6c74e50_0 .net/s *"_ivl_12", 11 0, L_0x560ff6ca4960;  1 drivers
v0x560ff6c74f10_0 .net/s *"_ivl_14", 11 0, L_0x560ff6ca4aa0;  1 drivers
v0x560ff6c74ff0_0 .net/s *"_ivl_16", 11 0, L_0x560ff6ca4b90;  1 drivers
v0x560ff6c75120_0 .net/s *"_ivl_18", 11 0, L_0x560ff6ca4cd0;  1 drivers
v0x560ff6c75200_0 .net/s *"_ivl_2", 11 0, L_0x560ff6ca4510;  1 drivers
v0x560ff6c752e0_0 .net/s *"_ivl_20", 11 0, L_0x560ff6ca4dd0;  1 drivers
v0x560ff6c753c0_0 .net/s *"_ivl_22", 11 0, L_0x560ff6ca4ec0;  1 drivers
v0x560ff6c754a0_0 .net/s *"_ivl_24", 11 0, L_0x560ff6ca4fd0;  1 drivers
v0x560ff6c75580_0 .net/s *"_ivl_26", 11 0, L_0x560ff6ca5110;  1 drivers
v0x560ff6c75660_0 .net/s *"_ivl_28", 11 0, L_0x560ff6ca5230;  1 drivers
v0x560ff6c75740_0 .net/s *"_ivl_30", 11 0, L_0x560ff6ca5370;  1 drivers
v0x560ff6c75820_0 .net/s *"_ivl_32", 11 0, L_0x560ff6ca54a0;  1 drivers
v0x560ff6c75900_0 .net/s *"_ivl_34", 11 0, L_0x560ff6ca55e0;  1 drivers
v0x560ff6c759e0_0 .net/s *"_ivl_38", 11 0, L_0x560ff6ca58b0;  1 drivers
v0x560ff6c75ac0_0 .net/s *"_ivl_4", 11 0, L_0x560ff6ca45b0;  1 drivers
v0x560ff6c75cb0_0 .net/s *"_ivl_40", 11 0, L_0x560ff6ca5680;  1 drivers
v0x560ff6c75d90_0 .net/s *"_ivl_42", 11 0, L_0x560ff6ca5a00;  1 drivers
v0x560ff6c75e70_0 .net/s *"_ivl_44", 11 0, L_0x560ff6ca5c00;  1 drivers
v0x560ff6c75f50_0 .net/s *"_ivl_46", 11 0, L_0x560ff6ca5ca0;  1 drivers
v0x560ff6c76030_0 .net/s *"_ivl_48", 11 0, L_0x560ff6ca5eb0;  1 drivers
v0x560ff6c76110_0 .net/s *"_ivl_50", 11 0, L_0x560ff6ca5f50;  1 drivers
v0x560ff6c761f0_0 .net/s *"_ivl_52", 11 0, L_0x560ff6ca6170;  1 drivers
v0x560ff6c762d0_0 .net/s *"_ivl_54", 11 0, L_0x560ff6ca6210;  1 drivers
v0x560ff6c763b0_0 .net/s *"_ivl_56", 11 0, L_0x560ff6ca6440;  1 drivers
v0x560ff6c76490_0 .net/s *"_ivl_6", 11 0, L_0x560ff6ca46a0;  1 drivers
v0x560ff6c76570_0 .net/s *"_ivl_60", 11 0, L_0x560ff6ca6770;  1 drivers
v0x560ff6c76650_0 .net/s *"_ivl_62", 11 0, L_0x560ff6ca6810;  1 drivers
v0x560ff6c76730_0 .net/s *"_ivl_64", 11 0, L_0x560ff6ca69c0;  1 drivers
v0x560ff6c76810_0 .net/s *"_ivl_66", 11 0, L_0x560ff6ca6b00;  1 drivers
v0x560ff6c768f0_0 .net/s *"_ivl_68", 11 0, L_0x560ff6ca6cc0;  1 drivers
v0x560ff6c769d0_0 .net/s *"_ivl_70", 11 0, L_0x560ff6ca6e00;  1 drivers
v0x560ff6c76ab0_0 .net/s *"_ivl_74", 11 0, L_0x560ff6ca7160;  1 drivers
v0x560ff6c76b90_0 .net/s *"_ivl_76", 11 0, L_0x560ff6ca7340;  1 drivers
v0x560ff6c76c70_0 .net/s *"_ivl_8", 11 0, L_0x560ff6ca4740;  1 drivers
v0x560ff6c76d50_0 .net/s *"_ivl_80", 11 0, L_0x560ff6ca76c0;  1 drivers
v0x560ff6c76e30_0 .net/s *"_ivl_82", 11 0, L_0x560ff6ca7760;  1 drivers
v0x560ff6c76f10_0 .net/s *"_ivl_84", 11 0, L_0x560ff6ca7960;  1 drivers
v0x560ff6c76ff0_0 .net/s *"_ivl_86", 11 0, L_0x560ff6ca7aa0;  1 drivers
v0x560ff6c770d0_0 .net "coeff1", 16 0, L_0x560ff6ca8c50;  1 drivers
v0x560ff6c77190_0 .net "coeff2", 16 0, L_0x560ff6ca8d70;  1 drivers
v0x560ff6c77260_0 .net "coeff3", 16 0, L_0x560ff6ca8e10;  1 drivers
v0x560ff6c77330_0 .net "coeff4", 16 0, L_0x560ff6ca8f40;  1 drivers
v0x560ff6c77400_0 .net "coeff5", 16 0, L_0x560ff6ca8fe0;  1 drivers
v0x560ff6c774d0_0 .net "group1_sum", 11 0, L_0x560ff6ca5720;  1 drivers
v0x560ff6c775a0_0 .net "group2_sum", 11 0, L_0x560ff6ca64e0;  1 drivers
v0x560ff6c77670_0 .net "group3_sum", 11 0, L_0x560ff6ca6fd0;  1 drivers
v0x560ff6c77740_0 .net "group4_sum", 11 0, L_0x560ff6ca73e0;  1 drivers
v0x560ff6c77810_0 .net "group5_sum", 11 0, L_0x560ff6ca7cb0;  1 drivers
v0x560ff6c778e0_0 .net/s "pixel1", 8 0, L_0x560ff6cad5b0;  alias, 1 drivers
v0x560ff6c779a0_0 .net/s "pixel10", 8 0, L_0x560ff6cadc40;  alias, 1 drivers
v0x560ff6c77a80_0 .net/s "pixel11", 8 0, L_0x560ff6cade50;  alias, 1 drivers
v0x560ff6c77b60_0 .net/s "pixel12", 8 0, L_0x560ff6cadf20;  alias, 1 drivers
v0x560ff6c77c40_0 .net/s "pixel13", 8 0, L_0x560ff6cae170;  alias, 1 drivers
v0x560ff6c77d20_0 .net/s "pixel14", 8 0, L_0x560ff6cae240;  alias, 1 drivers
v0x560ff6c77e00_0 .net/s "pixel15", 8 0, L_0x560ff6cae4a0;  alias, 1 drivers
v0x560ff6c77ee0_0 .net/s "pixel16", 8 0, L_0x560ff6cae570;  alias, 1 drivers
v0x560ff6c77fc0_0 .net/s "pixel17", 8 0, L_0x560ff6cae7e0;  alias, 1 drivers
v0x560ff6c780a0_0 .net/s "pixel18", 8 0, L_0x560ff6cae8b0;  alias, 1 drivers
v0x560ff6c78180_0 .net/s "pixel19", 8 0, L_0x560ff6caeb00;  alias, 1 drivers
v0x560ff6c78260_0 .net/s "pixel2", 8 0, L_0x560ff6cad650;  alias, 1 drivers
v0x560ff6c78340_0 .net/s "pixel20", 8 0, L_0x560ff6caeba0;  alias, 1 drivers
v0x560ff6c78420_0 .net/s "pixel21", 8 0, L_0x560ff6caea60;  alias, 1 drivers
v0x560ff6c78500_0 .net/s "pixel22", 8 0, L_0x560ff6caee00;  alias, 1 drivers
v0x560ff6c789f0_0 .net/s "pixel23", 8 0, L_0x560ff6caf070;  alias, 1 drivers
v0x560ff6c78ad0_0 .net/s "pixel24", 8 0, L_0x560ff6caf110;  alias, 1 drivers
v0x560ff6c78bb0_0 .net/s "pixel25", 8 0, L_0x560ff6caf280;  alias, 1 drivers
v0x560ff6c78c90_0 .net/s "pixel3", 8 0, L_0x560ff6cad6f0;  alias, 1 drivers
v0x560ff6c78d70_0 .net/s "pixel4", 8 0, L_0x560ff6cad790;  alias, 1 drivers
v0x560ff6c78e50_0 .net/s "pixel5", 8 0, L_0x560ff6cad860;  alias, 1 drivers
v0x560ff6c78f30_0 .net/s "pixel6", 8 0, L_0x560ff6cad900;  alias, 1 drivers
v0x560ff6c79010_0 .net/s "pixel7", 8 0, L_0x560ff6cad9e0;  alias, 1 drivers
v0x560ff6c790f0_0 .net/s "pixel8", 8 0, L_0x560ff6cada80;  alias, 1 drivers
v0x560ff6c791d0_0 .net/s "pixel9", 8 0, L_0x560ff6cadba0;  alias, 1 drivers
v0x560ff6c792b0_0 .net "result1", 28 0, L_0x560ff6ca7fd0;  alias, 1 drivers
v0x560ff6c793a0_0 .net "result2", 28 0, L_0x560ff6ca82a0;  alias, 1 drivers
v0x560ff6c79470_0 .net "result3", 28 0, L_0x560ff6ca8570;  alias, 1 drivers
v0x560ff6c79540_0 .net "result4", 28 0, L_0x560ff6ca8840;  alias, 1 drivers
v0x560ff6c79610_0 .net "result5", 28 0, L_0x560ff6ca8b10;  alias, 1 drivers
L_0x560ff6ca4470 .extend/s 12, L_0x560ff6cad5b0;
L_0x560ff6ca4510 .extend/s 12, L_0x560ff6cad650;
L_0x560ff6ca45b0 .arith/sum 12, L_0x560ff6ca4470, L_0x560ff6ca4510;
L_0x560ff6ca46a0 .extend/s 12, L_0x560ff6cad900;
L_0x560ff6ca4740 .arith/sum 12, L_0x560ff6ca45b0, L_0x560ff6ca46a0;
L_0x560ff6ca4880 .extend/s 12, L_0x560ff6cada80;
L_0x560ff6ca4960 .arith/sum 12, L_0x560ff6ca4740, L_0x560ff6ca4880;
L_0x560ff6ca4aa0 .extend/s 12, L_0x560ff6cae8b0;
L_0x560ff6ca4b90 .arith/sum 12, L_0x560ff6ca4960, L_0x560ff6ca4aa0;
L_0x560ff6ca4cd0 .extend/s 12, L_0x560ff6caeba0;
L_0x560ff6ca4dd0 .arith/sum 12, L_0x560ff6ca4b90, L_0x560ff6ca4cd0;
L_0x560ff6ca4ec0 .extend/s 12, L_0x560ff6caf110;
L_0x560ff6ca4fd0 .arith/sum 12, L_0x560ff6ca4dd0, L_0x560ff6ca4ec0;
L_0x560ff6ca5110 .extend/s 12, L_0x560ff6caf280;
L_0x560ff6ca5230 .arith/sum 12, L_0x560ff6ca4fd0, L_0x560ff6ca5110;
L_0x560ff6ca5370 .extend/s 12, L_0x560ff6cadf20;
L_0x560ff6ca54a0 .arith/sum 12, L_0x560ff6ca5230, L_0x560ff6ca5370;
L_0x560ff6ca55e0 .extend/s 12, L_0x560ff6cae240;
L_0x560ff6ca5720 .arith/sum 12, L_0x560ff6ca54a0, L_0x560ff6ca55e0;
L_0x560ff6ca58b0 .extend/s 12, L_0x560ff6cad6f0;
L_0x560ff6ca5680 .extend/s 12, L_0x560ff6cadba0;
L_0x560ff6ca5a00 .arith/sum 12, L_0x560ff6ca58b0, L_0x560ff6ca5680;
L_0x560ff6ca5c00 .extend/s 12, L_0x560ff6cade50;
L_0x560ff6ca5ca0 .arith/sum 12, L_0x560ff6ca5a00, L_0x560ff6ca5c00;
L_0x560ff6ca5eb0 .extend/s 12, L_0x560ff6cae4a0;
L_0x560ff6ca5f50 .arith/sum 12, L_0x560ff6ca5ca0, L_0x560ff6ca5eb0;
L_0x560ff6ca6170 .extend/s 12, L_0x560ff6cae7e0;
L_0x560ff6ca6210 .arith/sum 12, L_0x560ff6ca5f50, L_0x560ff6ca6170;
L_0x560ff6ca6440 .extend/s 12, L_0x560ff6caf070;
L_0x560ff6ca64e0 .arith/sum 12, L_0x560ff6ca6210, L_0x560ff6ca6440;
L_0x560ff6ca6770 .extend/s 12, L_0x560ff6cad790;
L_0x560ff6ca6810 .extend/s 12, L_0x560ff6cadc40;
L_0x560ff6ca69c0 .arith/sum 12, L_0x560ff6ca6770, L_0x560ff6ca6810;
L_0x560ff6ca6b00 .extend/s 12, L_0x560ff6cae570;
L_0x560ff6ca6cc0 .arith/sum 12, L_0x560ff6ca69c0, L_0x560ff6ca6b00;
L_0x560ff6ca6e00 .extend/s 12, L_0x560ff6caee00;
L_0x560ff6ca6fd0 .arith/sum 12, L_0x560ff6ca6cc0, L_0x560ff6ca6e00;
L_0x560ff6ca7160 .extend/s 12, L_0x560ff6cad860;
L_0x560ff6ca7340 .extend/s 12, L_0x560ff6caea60;
L_0x560ff6ca73e0 .arith/sum 12, L_0x560ff6ca7160, L_0x560ff6ca7340;
L_0x560ff6ca76c0 .extend/s 12, L_0x560ff6cae170;
L_0x560ff6ca7760 .extend/s 12, L_0x560ff6caeb00;
L_0x560ff6ca7960 .arith/sum 12, L_0x560ff6ca76c0, L_0x560ff6ca7760;
L_0x560ff6ca7aa0 .extend/s 12, L_0x560ff6cad9e0;
L_0x560ff6ca7cb0 .arith/sum 12, L_0x560ff6ca7960, L_0x560ff6ca7aa0;
S_0x560ff6c44140 .scope module, "M0" "fxp_mul" 5 54, 6 1 0, S_0x560ff6c450f0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c57c80 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c57cc0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c57d00 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c57d40 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c50570_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca7e40;  1 drivers
v0x560ff6c513e0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca7f30;  1 drivers
v0x560ff6c522a0_0 .net "ina", 16 0, L_0x560ff6ca8c50;  alias, 1 drivers
v0x560ff6c54760_0 .net "inb", 11 0, L_0x560ff6ca5720;  alias, 1 drivers
v0x560ff6c54800_0 .net "out", 28 0, L_0x560ff6ca7fd0;  alias, 1 drivers
L_0x560ff6ca7e40 .extend/s 29, L_0x560ff6ca8c50;
L_0x560ff6ca7f30 .extend/s 29, L_0x560ff6ca5720;
L_0x560ff6ca7fd0 .arith/mult 29, L_0x560ff6ca7e40, L_0x560ff6ca7f30;
S_0x560ff6c72410 .scope module, "M1" "fxp_mul" 5 55, 6 1 0, S_0x560ff6c450f0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6bc64d0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6bc6510 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6bc6550 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6bc6590 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c727b0_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca8110;  1 drivers
v0x560ff6c728b0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca8200;  1 drivers
v0x560ff6c72990_0 .net "ina", 16 0, L_0x560ff6ca8d70;  alias, 1 drivers
v0x560ff6c72a80_0 .net "inb", 11 0, L_0x560ff6ca64e0;  alias, 1 drivers
v0x560ff6c72b60_0 .net "out", 28 0, L_0x560ff6ca82a0;  alias, 1 drivers
L_0x560ff6ca8110 .extend/s 29, L_0x560ff6ca8d70;
L_0x560ff6ca8200 .extend/s 29, L_0x560ff6ca64e0;
L_0x560ff6ca82a0 .arith/mult 29, L_0x560ff6ca8110, L_0x560ff6ca8200;
S_0x560ff6c72d10 .scope module, "M2" "fxp_mul" 5 56, 6 1 0, S_0x560ff6c450f0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c72ef0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c72f30 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c72f70 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c72fb0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c73250_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca83e0;  1 drivers
v0x560ff6c73330_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca84d0;  1 drivers
v0x560ff6c73410_0 .net "ina", 16 0, L_0x560ff6ca8e10;  alias, 1 drivers
v0x560ff6c73500_0 .net "inb", 11 0, L_0x560ff6ca6fd0;  alias, 1 drivers
v0x560ff6c735e0_0 .net "out", 28 0, L_0x560ff6ca8570;  alias, 1 drivers
L_0x560ff6ca83e0 .extend/s 29, L_0x560ff6ca8e10;
L_0x560ff6ca84d0 .extend/s 29, L_0x560ff6ca6fd0;
L_0x560ff6ca8570 .arith/mult 29, L_0x560ff6ca83e0, L_0x560ff6ca84d0;
S_0x560ff6c73790 .scope module, "M3" "fxp_mul" 5 57, 6 1 0, S_0x560ff6c450f0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c73970 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c739b0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c739f0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c73a30 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c73ca0_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca86b0;  1 drivers
v0x560ff6c73da0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca87a0;  1 drivers
v0x560ff6c73e80_0 .net "ina", 16 0, L_0x560ff6ca8f40;  alias, 1 drivers
v0x560ff6c73f70_0 .net "inb", 11 0, L_0x560ff6ca73e0;  alias, 1 drivers
v0x560ff6c74050_0 .net "out", 28 0, L_0x560ff6ca8840;  alias, 1 drivers
L_0x560ff6ca86b0 .extend/s 29, L_0x560ff6ca8f40;
L_0x560ff6ca87a0 .extend/s 29, L_0x560ff6ca73e0;
L_0x560ff6ca8840 .arith/mult 29, L_0x560ff6ca86b0, L_0x560ff6ca87a0;
S_0x560ff6c74200 .scope module, "M4" "fxp_mul" 5 58, 6 1 0, S_0x560ff6c450f0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c74430 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c74470 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c744b0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c744f0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c74730_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca8980;  1 drivers
v0x560ff6c74830_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca8a70;  1 drivers
v0x560ff6c74910_0 .net "ina", 16 0, L_0x560ff6ca8fe0;  alias, 1 drivers
v0x560ff6c74a00_0 .net "inb", 11 0, L_0x560ff6ca7cb0;  alias, 1 drivers
v0x560ff6c74ae0_0 .net "out", 28 0, L_0x560ff6ca8b10;  alias, 1 drivers
L_0x560ff6ca8980 .extend/s 29, L_0x560ff6ca8fe0;
L_0x560ff6ca8a70 .extend/s 29, L_0x560ff6ca7cb0;
L_0x560ff6ca8b10 .arith/mult 29, L_0x560ff6ca8980, L_0x560ff6ca8a70;
S_0x560ff6c79b20 .scope module, "CB_180" "convolution_block_180" 4 189, 7 2 0, S_0x560ff6c0e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "coeff1";
    .port_info 1 /INPUT 17 "coeff2";
    .port_info 2 /INPUT 17 "coeff3";
    .port_info 3 /INPUT 9 "pixel1";
    .port_info 4 /INPUT 9 "pixel2";
    .port_info 5 /INPUT 9 "pixel3";
    .port_info 6 /INPUT 9 "pixel4";
    .port_info 7 /INPUT 9 "pixel5";
    .port_info 8 /INPUT 9 "pixel6";
    .port_info 9 /INPUT 9 "pixel7";
    .port_info 10 /INPUT 9 "pixel8";
    .port_info 11 /INPUT 9 "pixel9";
    .port_info 12 /INPUT 9 "pixel10";
    .port_info 13 /INPUT 9 "pixel11";
    .port_info 14 /INPUT 9 "pixel12";
    .port_info 15 /INPUT 9 "pixel13";
    .port_info 16 /INPUT 9 "pixel14";
    .port_info 17 /INPUT 9 "pixel15";
    .port_info 18 /INPUT 9 "pixel16";
    .port_info 19 /INPUT 9 "pixel17";
    .port_info 20 /INPUT 9 "pixel18";
    .port_info 21 /INPUT 9 "pixel19";
    .port_info 22 /INPUT 9 "pixel20";
    .port_info 23 /INPUT 9 "pixel21";
    .port_info 24 /INPUT 9 "pixel22";
    .port_info 25 /INPUT 9 "pixel23";
    .port_info 26 /INPUT 9 "pixel24";
    .port_info 27 /INPUT 9 "pixel25";
    .port_info 28 /OUTPUT 29 "result1";
    .port_info 29 /OUTPUT 29 "result2";
    .port_info 30 /OUTPUT 29 "result3";
P_0x560ff6c79cd0 .param/l "BRAM_height" 0 7 16, +C4<00000000000001000001000000010000>;
P_0x560ff6c79d10 .param/l "BRAM_width" 0 7 15, +C4<00000000000000000000001000000100>;
P_0x560ff6c79d50 .param/l "coeff_dec_mult1" 0 7 4, +C4<00000000000000000000000000001111>;
P_0x560ff6c79d90 .param/l "coeff_dec_mult2" 0 7 6, +C4<00000000000000000000000000001111>;
P_0x560ff6c79dd0 .param/l "coeff_dec_mult3" 0 7 8, +C4<00000000000000000000000000001111>;
P_0x560ff6c79e10 .param/l "coeff_int_mult1" 0 7 3, +C4<00000000000000000000000000000010>;
P_0x560ff6c79e50 .param/l "coeff_int_mult2" 0 7 5, +C4<00000000000000000000000000000010>;
P_0x560ff6c79e90 .param/l "coeff_int_mult3" 0 7 7, +C4<00000000000000000000000000000010>;
P_0x560ff6c79ed0 .param/l "col_adder_width" 0 7 13, +C4<00000000000000000000000000010110>;
P_0x560ff6c79f10 .param/l "kernel_size" 0 7 17, +C4<00000000000000000000000000000101>;
P_0x560ff6c79f50 .param/l "pixel_dec_width" 0 7 11, +C4<00000000000000000000000000000000>;
P_0x560ff6c79f90 .param/l "pixel_int_width" 0 7 10, +C4<00000000000000000000000000001001>;
P_0x560ff6c79fd0 .param/l "result_add_width" 0 7 14, +C4<00000000000000000000000000011010>;
P_0x560ff6c7a010 .param/l "round" 0 7 12, +C4<00000000000000000000000000000001>;
P_0x560ff6c7a050 .param/l "sum_width" 0 7 18, +C4<00000000000000000000000000001100>;
v0x560ff6c7c9d0_0 .net "coeff1", 16 0, L_0x560ff6ca9a80;  1 drivers
v0x560ff6c7ca90_0 .net "coeff2", 16 0, L_0x560ff6ca9b20;  1 drivers
v0x560ff6c7cb60_0 .net "coeff3", 16 0, L_0x560ff6ca9080;  1 drivers
v0x560ff6c7cc60_0 .net/s "pixel1", 8 0, L_0x560ff6cad5b0;  alias, 1 drivers
v0x560ff6c7cd30_0 .net/s "pixel10", 8 0, L_0x560ff6cadc40;  alias, 1 drivers
v0x560ff6c7ce20_0 .net/s "pixel11", 8 0, L_0x560ff6cade50;  alias, 1 drivers
v0x560ff6c7cef0_0 .net/s "pixel12", 8 0, L_0x560ff6cadf20;  alias, 1 drivers
v0x560ff6c7cfc0_0 .net/s "pixel13", 8 0, L_0x560ff6cae170;  alias, 1 drivers
v0x560ff6c7d090_0 .net/s "pixel14", 8 0, L_0x560ff6cae240;  alias, 1 drivers
v0x560ff6c7d160_0 .net/s "pixel15", 8 0, L_0x560ff6cae4a0;  alias, 1 drivers
v0x560ff6c7d230_0 .net/s "pixel16", 8 0, L_0x560ff6cae570;  alias, 1 drivers
v0x560ff6c7d300_0 .net/s "pixel17", 8 0, L_0x560ff6cae7e0;  alias, 1 drivers
v0x560ff6c7d3d0_0 .net/s "pixel18", 8 0, L_0x560ff6cae8b0;  alias, 1 drivers
v0x560ff6c7d4a0_0 .net/s "pixel19", 8 0, L_0x560ff6caeb00;  alias, 1 drivers
v0x560ff6c7d570_0 .net/s "pixel2", 8 0, L_0x560ff6cad650;  alias, 1 drivers
v0x560ff6c7d640_0 .net/s "pixel20", 8 0, L_0x560ff6caeba0;  alias, 1 drivers
v0x560ff6c7d710_0 .net/s "pixel21", 8 0, L_0x560ff6caea60;  alias, 1 drivers
v0x560ff6c7d8f0_0 .net/s "pixel22", 8 0, L_0x560ff6caee00;  alias, 1 drivers
v0x560ff6c7d9c0_0 .net/s "pixel23", 8 0, L_0x560ff6caf070;  alias, 1 drivers
v0x560ff6c7da90_0 .net/s "pixel24", 8 0, L_0x560ff6caf110;  alias, 1 drivers
v0x560ff6c7db60_0 .net/s "pixel25", 8 0, L_0x560ff6caf280;  alias, 1 drivers
v0x560ff6c7dc30_0 .net/s "pixel3", 8 0, L_0x560ff6cad6f0;  alias, 1 drivers
v0x560ff6c7dd00_0 .net/s "pixel4", 8 0, L_0x560ff6cad790;  alias, 1 drivers
v0x560ff6c7ddd0_0 .net/s "pixel5", 8 0, L_0x560ff6cad860;  alias, 1 drivers
v0x560ff6c7dea0_0 .net/s "pixel6", 8 0, L_0x560ff6cad900;  alias, 1 drivers
v0x560ff6c7df70_0 .net/s "pixel7", 8 0, L_0x560ff6cad9e0;  alias, 1 drivers
v0x560ff6c7e040_0 .net/s "pixel8", 8 0, L_0x560ff6cada80;  alias, 1 drivers
v0x560ff6c7e110_0 .net/s "pixel9", 8 0, L_0x560ff6cadba0;  alias, 1 drivers
v0x560ff6c7e1e0_0 .net "result1", 28 0, L_0x560ff6ca9300;  alias, 1 drivers
v0x560ff6c7e2b0_0 .net "result2", 28 0, L_0x560ff6ca9620;  alias, 1 drivers
v0x560ff6c7e380_0 .net "result3", 28 0, L_0x560ff6ca9940;  alias, 1 drivers
v0x560ff6c7e450_0 .var "sum1", 11 0;
v0x560ff6c7e520_0 .var "sum2", 11 0;
v0x560ff6c7e5f0_0 .var "sum3", 11 0;
E_0x560ff6c6c140/0 .event anyedge, v0x560ff6c778e0_0, v0x560ff6c78e50_0, v0x560ff6c78f30_0, v0x560ff6c779a0_0;
E_0x560ff6c6c140/1 .event anyedge, v0x560ff6c77a80_0, v0x560ff6c77e00_0, v0x560ff6c77ee0_0, v0x560ff6c78340_0;
E_0x560ff6c6c140/2 .event anyedge, v0x560ff6c78420_0, v0x560ff6c78bb0_0, v0x560ff6c78260_0, v0x560ff6c78d70_0;
E_0x560ff6c6c140/3 .event anyedge, v0x560ff6c79010_0, v0x560ff6c791d0_0, v0x560ff6c77b60_0, v0x560ff6c77d20_0;
E_0x560ff6c6c140/4 .event anyedge, v0x560ff6c77fc0_0, v0x560ff6c78180_0, v0x560ff6c78500_0, v0x560ff6c78ad0_0;
E_0x560ff6c6c140/5 .event anyedge, v0x560ff6c78c90_0, v0x560ff6c790f0_0, v0x560ff6c77c40_0, v0x560ff6c780a0_0;
E_0x560ff6c6c140/6 .event anyedge, v0x560ff6c789f0_0;
E_0x560ff6c6c140 .event/or E_0x560ff6c6c140/0, E_0x560ff6c6c140/1, E_0x560ff6c6c140/2, E_0x560ff6c6c140/3, E_0x560ff6c6c140/4, E_0x560ff6c6c140/5, E_0x560ff6c6c140/6;
S_0x560ff6c7ab10 .scope module, "M_cluster0" "fxp_mul" 7 45, 6 1 0, S_0x560ff6c79b20;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c75b60 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c75ba0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c75be0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c75c20 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c7af80_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca9120;  1 drivers
v0x560ff6c7b080_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca9210;  1 drivers
v0x560ff6c7b160_0 .net "ina", 16 0, L_0x560ff6ca9a80;  alias, 1 drivers
v0x560ff6c7b250_0 .net "inb", 11 0, v0x560ff6c7e450_0;  1 drivers
v0x560ff6c7b330_0 .net "out", 28 0, L_0x560ff6ca9300;  alias, 1 drivers
L_0x560ff6ca9120 .extend/s 29, L_0x560ff6ca9a80;
L_0x560ff6ca9210 .extend/s 29, v0x560ff6c7e450_0;
L_0x560ff6ca9300 .arith/mult 29, L_0x560ff6ca9120, L_0x560ff6ca9210;
S_0x560ff6c7b4e0 .scope module, "M_cluster1" "fxp_mul" 7 48, 6 1 0, S_0x560ff6c79b20;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c7b6c0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c7b700 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c7b740 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c7b780 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c7b9f0_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca9440;  1 drivers
v0x560ff6c7baf0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca9530;  1 drivers
v0x560ff6c7bbd0_0 .net "ina", 16 0, L_0x560ff6ca9b20;  alias, 1 drivers
v0x560ff6c7bcc0_0 .net "inb", 11 0, v0x560ff6c7e520_0;  1 drivers
v0x560ff6c7bda0_0 .net "out", 28 0, L_0x560ff6ca9620;  alias, 1 drivers
L_0x560ff6ca9440 .extend/s 29, L_0x560ff6ca9b20;
L_0x560ff6ca9530 .extend/s 29, v0x560ff6c7e520_0;
L_0x560ff6ca9620 .arith/mult 29, L_0x560ff6ca9440, L_0x560ff6ca9530;
S_0x560ff6c7bf50 .scope module, "M_cluster2" "fxp_mul" 7 51, 6 1 0, S_0x560ff6c79b20;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c7c130 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c7c170 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c7c1b0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c7c1f0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c7c490_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca9760;  1 drivers
v0x560ff6c7c570_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca9850;  1 drivers
v0x560ff6c7c650_0 .net "ina", 16 0, L_0x560ff6ca9080;  alias, 1 drivers
v0x560ff6c7c740_0 .net "inb", 11 0, v0x560ff6c7e5f0_0;  1 drivers
v0x560ff6c7c820_0 .net "out", 28 0, L_0x560ff6ca9940;  alias, 1 drivers
L_0x560ff6ca9760 .extend/s 29, L_0x560ff6ca9080;
L_0x560ff6ca9850 .extend/s 29, v0x560ff6c7e5f0_0;
L_0x560ff6ca9940 .arith/mult 29, L_0x560ff6ca9760, L_0x560ff6ca9850;
S_0x560ff6c7ea60 .scope module, "CB_45" "convolution_block_45" 4 155, 8 1 0, S_0x560ff6c0e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "coeff1";
    .port_info 1 /INPUT 16 "coeff2";
    .port_info 2 /INPUT 10 "coeff3";
    .port_info 3 /INPUT 11 "coeff4";
    .port_info 4 /INPUT 11 "coeff5";
    .port_info 5 /INPUT 9 "pixel1";
    .port_info 6 /INPUT 9 "pixel2";
    .port_info 7 /INPUT 9 "pixel3";
    .port_info 8 /INPUT 9 "pixel4";
    .port_info 9 /INPUT 9 "pixel5";
    .port_info 10 /INPUT 9 "pixel6";
    .port_info 11 /INPUT 9 "pixel7";
    .port_info 12 /INPUT 9 "pixel8";
    .port_info 13 /INPUT 9 "pixel9";
    .port_info 14 /INPUT 9 "pixel10";
    .port_info 15 /INPUT 9 "pixel11";
    .port_info 16 /INPUT 9 "pixel12";
    .port_info 17 /INPUT 9 "pixel13";
    .port_info 18 /INPUT 9 "pixel14";
    .port_info 19 /INPUT 9 "pixel15";
    .port_info 20 /INPUT 9 "pixel16";
    .port_info 21 /INPUT 9 "pixel17";
    .port_info 22 /INPUT 9 "pixel18";
    .port_info 23 /INPUT 9 "pixel19";
    .port_info 24 /INPUT 9 "pixel20";
    .port_info 25 /INPUT 9 "pixel21";
    .port_info 26 /INPUT 9 "pixel22";
    .port_info 27 /INPUT 9 "pixel23";
    .port_info 28 /INPUT 9 "pixel24";
    .port_info 29 /INPUT 9 "pixel25";
    .port_info 30 /OUTPUT 24 "result5_1";
    .port_info 31 /OUTPUT 28 "result5_2";
    .port_info 32 /OUTPUT 22 "result5_3";
    .port_info 33 /OUTPUT 23 "result5_4";
    .port_info 34 /OUTPUT 23 "result5_5";
P_0x560ff6c7ec20 .param/l "BRAM_height" 0 8 19, +C4<00000000000001000001000000010000>;
P_0x560ff6c7ec60 .param/l "BRAM_width" 0 8 18, +C4<00000000000000000000001000000100>;
P_0x560ff6c7eca0 .param/l "coeff_dec_mult1" 0 8 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c7ece0 .param/l "coeff_dec_mult2" 0 8 5, +C4<00000000000000000000000000001110>;
P_0x560ff6c7ed20 .param/l "coeff_dec_mult3" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x560ff6c7ed60 .param/l "coeff_dec_mult4" 0 8 9, +C4<00000000000000000000000000001001>;
P_0x560ff6c7eda0 .param/l "coeff_dec_mult5" 0 8 11, +C4<00000000000000000000000000001001>;
P_0x560ff6c7ede0 .param/l "coeff_int_mult1" 0 8 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c7ee20 .param/l "coeff_int_mult2" 0 8 4, +C4<00000000000000000000000000000010>;
P_0x560ff6c7ee60 .param/l "coeff_int_mult3" 0 8 6, +C4<00000000000000000000000000000010>;
P_0x560ff6c7eea0 .param/l "coeff_int_mult4" 0 8 8, +C4<00000000000000000000000000000010>;
P_0x560ff6c7eee0 .param/l "coeff_int_mult5" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x560ff6c7ef20 .param/l "col_adder_width" 0 8 16, +C4<00000000000000000000000000010110>;
P_0x560ff6c7ef60 .param/l "kernel_size" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x560ff6c7efa0 .param/l "pixel_dec_width" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x560ff6c7efe0 .param/l "pixel_int_width" 0 8 13, +C4<00000000000000000000000000001001>;
P_0x560ff6c7f020 .param/l "result_add_width" 0 8 17, +C4<00000000000000000000000000011010>;
P_0x560ff6c7f060 .param/l "round" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x560ff6c7f0a0 .param/l "sum_width" 0 8 21, +C4<00000000000000000000000000001100>;
v0x560ff6c83180_0 .net/s *"_ivl_0", 11 0, L_0x560ff6c9c280;  1 drivers
v0x560ff6c83260_0 .net/s *"_ivl_10", 11 0, L_0x560ff6c9c5d0;  1 drivers
v0x560ff6c83340_0 .net/s *"_ivl_12", 11 0, L_0x560ff6c9c6b0;  1 drivers
v0x560ff6c83400_0 .net/s *"_ivl_14", 11 0, L_0x560ff6c9c7f0;  1 drivers
v0x560ff6c834e0_0 .net/s *"_ivl_16", 11 0, L_0x560ff6c9c8e0;  1 drivers
v0x560ff6c83610_0 .net/s *"_ivl_18", 11 0, L_0x560ff6c9ca20;  1 drivers
v0x560ff6c836f0_0 .net/s *"_ivl_2", 11 0, L_0x560ff6c9c320;  1 drivers
v0x560ff6c837d0_0 .net/s *"_ivl_20", 11 0, L_0x560ff6c9cb20;  1 drivers
v0x560ff6c838b0_0 .net/s *"_ivl_22", 11 0, L_0x560ff6c9cc10;  1 drivers
v0x560ff6c83990_0 .net/s *"_ivl_24", 11 0, L_0x560ff6c9cd20;  1 drivers
v0x560ff6c83a70_0 .net/s *"_ivl_26", 11 0, L_0x560ff6c9ce60;  1 drivers
v0x560ff6c83b50_0 .net/s *"_ivl_28", 11 0, L_0x560ff6c9cf80;  1 drivers
v0x560ff6c83c30_0 .net/s *"_ivl_30", 11 0, L_0x560ff6c9d0c0;  1 drivers
v0x560ff6c83d10_0 .net/s *"_ivl_32", 11 0, L_0x560ff6c9d1f0;  1 drivers
v0x560ff6c83df0_0 .net/s *"_ivl_34", 11 0, L_0x560ff6c9d330;  1 drivers
v0x560ff6c83ed0_0 .net/s *"_ivl_4", 11 0, L_0x560ff6c9c3c0;  1 drivers
L_0x7f9db9ccf018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560ff6c83fb0_0 .net *"_ivl_43", 3 0, L_0x7f9db9ccf018;  1 drivers
L_0x7f9db9ccf060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560ff6c841a0_0 .net *"_ivl_48", 1 0, L_0x7f9db9ccf060;  1 drivers
L_0x7f9db9ccf0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ff6c84280_0 .net *"_ivl_55", 0 0, L_0x7f9db9ccf0a8;  1 drivers
v0x560ff6c84360_0 .net/s *"_ivl_6", 11 0, L_0x560ff6c9c460;  1 drivers
L_0x7f9db9ccf0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560ff6c84440_0 .net *"_ivl_62", 0 0, L_0x7f9db9ccf0f0;  1 drivers
v0x560ff6c84520_0 .net/s *"_ivl_8", 11 0, L_0x560ff6c9c530;  1 drivers
v0x560ff6c84600_0 .net "coeff1", 11 0, L_0x560ff6c9f040;  1 drivers
v0x560ff6c846c0_0 .net "coeff2", 15 0, L_0x560ff6c9f0e0;  1 drivers
v0x560ff6c84780_0 .net "coeff3", 9 0, L_0x560ff6c9f1d0;  1 drivers
v0x560ff6c84860_0 .net "coeff4", 10 0, L_0x560ff6c9f2c0;  1 drivers
v0x560ff6c84940_0 .net "coeff5", 10 0, L_0x560ff6c9f3b0;  1 drivers
v0x560ff6c84a20_0 .net/s "pixel1", 8 0, L_0x560ff6cad5b0;  alias, 1 drivers
v0x560ff6c84ae0_0 .net/s "pixel10", 8 0, L_0x560ff6cadc40;  alias, 1 drivers
v0x560ff6c84bf0_0 .net/s "pixel11", 8 0, L_0x560ff6cade50;  alias, 1 drivers
v0x560ff6c84d00_0 .net/s "pixel12", 8 0, L_0x560ff6cadf20;  alias, 1 drivers
v0x560ff6c84e10_0 .net/s "pixel13", 8 0, L_0x560ff6cae170;  alias, 1 drivers
v0x560ff6c84f20_0 .net/s "pixel14", 8 0, L_0x560ff6cae240;  alias, 1 drivers
v0x560ff6c85240_0 .net/s "pixel15", 8 0, L_0x560ff6cae4a0;  alias, 1 drivers
v0x560ff6c85350_0 .net/s "pixel16", 8 0, L_0x560ff6cae570;  alias, 1 drivers
v0x560ff6c85460_0 .net/s "pixel17", 8 0, L_0x560ff6cae7e0;  alias, 1 drivers
v0x560ff6c85570_0 .net/s "pixel18", 8 0, L_0x560ff6cae8b0;  alias, 1 drivers
v0x560ff6c85680_0 .net/s "pixel19", 8 0, L_0x560ff6caeb00;  alias, 1 drivers
v0x560ff6c85790_0 .net/s "pixel2", 8 0, L_0x560ff6cad650;  alias, 1 drivers
v0x560ff6c858a0_0 .net/s "pixel20", 8 0, L_0x560ff6caeba0;  alias, 1 drivers
v0x560ff6c859b0_0 .net/s "pixel21", 8 0, L_0x560ff6caea60;  alias, 1 drivers
v0x560ff6c85ac0_0 .net/s "pixel22", 8 0, L_0x560ff6caee00;  alias, 1 drivers
v0x560ff6c85bd0_0 .net/s "pixel23", 8 0, L_0x560ff6caf070;  alias, 1 drivers
v0x560ff6c85ce0_0 .net/s "pixel24", 8 0, L_0x560ff6caf110;  alias, 1 drivers
v0x560ff6c85df0_0 .net/s "pixel25", 8 0, L_0x560ff6caf280;  alias, 1 drivers
v0x560ff6c85f00_0 .net/s "pixel3", 8 0, L_0x560ff6cad6f0;  alias, 1 drivers
v0x560ff6c86010_0 .net/s "pixel4", 8 0, L_0x560ff6cad790;  alias, 1 drivers
v0x560ff6c86120_0 .net/s "pixel5", 8 0, L_0x560ff6cad860;  alias, 1 drivers
v0x560ff6c86230_0 .net/s "pixel6", 8 0, L_0x560ff6cad900;  alias, 1 drivers
v0x560ff6c86340_0 .net/s "pixel7", 8 0, L_0x560ff6cad9e0;  alias, 1 drivers
v0x560ff6c86450_0 .net/s "pixel8", 8 0, L_0x560ff6cada80;  alias, 1 drivers
v0x560ff6c86560_0 .net/s "pixel9", 8 0, L_0x560ff6cadba0;  alias, 1 drivers
v0x560ff6c86670_0 .net "result5_1", 23 0, L_0x560ff6c9d7e0;  1 drivers
v0x560ff6c86730_0 .net "result5_2", 27 0, L_0x560ff6c9d3d0;  1 drivers
v0x560ff6c867f0_0 .net "result5_3", 21 0, L_0x560ff6c9e350;  1 drivers
v0x560ff6c868d0_0 .net "result5_4", 22 0, L_0x560ff6c9e8d0;  alias, 1 drivers
v0x560ff6c869b0_0 .net "result5_5", 22 0, L_0x560ff6c9ef00;  alias, 1 drivers
v0x560ff6c86a90_0 .var "sum1", 11 0;
v0x560ff6c86b50_0 .var "sum2", 11 0;
v0x560ff6c86bf0_0 .var "sum3", 11 0;
v0x560ff6c86c90_0 .net "sum4", 11 0, L_0x560ff6c9d470;  1 drivers
v0x560ff6c86d30_0 .var "sum5", 11 0;
E_0x560ff6c6c180/0 .event anyedge, v0x560ff6c778e0_0, v0x560ff6c78bb0_0, v0x560ff6c78260_0, v0x560ff6c78ad0_0;
E_0x560ff6c6c180/1 .event anyedge, v0x560ff6c78f30_0, v0x560ff6c78340_0, v0x560ff6c78c90_0, v0x560ff6c789f0_0;
E_0x560ff6c6c180/2 .event anyedge, v0x560ff6c79010_0, v0x560ff6c78180_0, v0x560ff6c77a80_0, v0x560ff6c77e00_0;
E_0x560ff6c6c180/3 .event anyedge, v0x560ff6c791d0_0, v0x560ff6c77c40_0, v0x560ff6c77fc0_0;
E_0x560ff6c6c180 .event/or E_0x560ff6c6c180/0, E_0x560ff6c6c180/1, E_0x560ff6c6c180/2, E_0x560ff6c6c180/3;
L_0x560ff6c9c280 .extend/s 12, L_0x560ff6cad790;
L_0x560ff6c9c320 .extend/s 12, L_0x560ff6cad860;
L_0x560ff6c9c3c0 .arith/sum 12, L_0x560ff6c9c280, L_0x560ff6c9c320;
L_0x560ff6c9c460 .extend/s 12, L_0x560ff6caea60;
L_0x560ff6c9c530 .arith/sum 12, L_0x560ff6c9c3c0, L_0x560ff6c9c460;
L_0x560ff6c9c5d0 .extend/s 12, L_0x560ff6caee00;
L_0x560ff6c9c6b0 .arith/sum 12, L_0x560ff6c9c530, L_0x560ff6c9c5d0;
L_0x560ff6c9c7f0 .extend/s 12, L_0x560ff6cada80;
L_0x560ff6c9c8e0 .arith/sum 12, L_0x560ff6c9c6b0, L_0x560ff6c9c7f0;
L_0x560ff6c9ca20 .extend/s 12, L_0x560ff6cae570;
L_0x560ff6c9cb20 .arith/sum 12, L_0x560ff6c9c8e0, L_0x560ff6c9ca20;
L_0x560ff6c9cc10 .extend/s 12, L_0x560ff6cadc40;
L_0x560ff6c9cd20 .arith/sum 12, L_0x560ff6c9cb20, L_0x560ff6c9cc10;
L_0x560ff6c9ce60 .extend/s 12, L_0x560ff6cae8b0;
L_0x560ff6c9cf80 .arith/sum 12, L_0x560ff6c9cd20, L_0x560ff6c9ce60;
L_0x560ff6c9d0c0 .extend/s 12, L_0x560ff6cadf20;
L_0x560ff6c9d1f0 .arith/sum 12, L_0x560ff6c9cf80, L_0x560ff6c9d0c0;
L_0x560ff6c9d330 .extend/s 12, L_0x560ff6cae240;
L_0x560ff6c9d470 .arith/sum 12, L_0x560ff6c9d1f0, L_0x560ff6c9d330;
L_0x560ff6c9dc40 .part L_0x560ff6c9f0e0, 0, 12;
L_0x560ff6c9d3d0 .concat [ 24 4 0 0], L_0x560ff6c9db00, L_0x7f9db9ccf018;
L_0x560ff6c9e150 .concat [ 10 2 0 0], L_0x560ff6c9f1d0, L_0x7f9db9ccf060;
L_0x560ff6c9e350 .part L_0x560ff6c9e010, 0, 22;
L_0x560ff6c9e6c0 .concat [ 11 1 0 0], L_0x560ff6c9f2c0, L_0x7f9db9ccf0a8;
L_0x560ff6c9e8d0 .part L_0x560ff6c9e580, 0, 23;
L_0x560ff6c9ece0 .concat [ 11 1 0 0], L_0x560ff6c9f3b0, L_0x7f9db9ccf0f0;
L_0x560ff6c9ef00 .part L_0x560ff6c9eba0, 0, 23;
S_0x560ff6c7fdc0 .scope module, "M1" "fxp_mul" 8 54, 6 1 0, S_0x560ff6c7ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 24 "out";
P_0x560ff6c7d7b0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c7d7f0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c7d830 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c7d870 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c80230_0 .net/s *"_ivl_0", 23 0, L_0x560ff6c9d600;  1 drivers
v0x560ff6c80330_0 .net/s *"_ivl_2", 23 0, L_0x560ff6c9d6f0;  1 drivers
v0x560ff6c80410_0 .net "ina", 11 0, L_0x560ff6c9f040;  alias, 1 drivers
v0x560ff6c80500_0 .net "inb", 11 0, v0x560ff6c86a90_0;  1 drivers
v0x560ff6c805e0_0 .net "out", 23 0, L_0x560ff6c9d7e0;  alias, 1 drivers
L_0x560ff6c9d600 .extend/s 24, L_0x560ff6c9f040;
L_0x560ff6c9d6f0 .extend/s 24, v0x560ff6c86a90_0;
L_0x560ff6c9d7e0 .arith/mult 24, L_0x560ff6c9d600, L_0x560ff6c9d6f0;
S_0x560ff6c80790 .scope module, "M2" "fxp_mul" 8 55, 6 1 0, S_0x560ff6c7ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 24 "out";
P_0x560ff6c80970 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c809b0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c809f0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c80a30 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c80ca0_0 .net/s *"_ivl_0", 23 0, L_0x560ff6c9d970;  1 drivers
v0x560ff6c80da0_0 .net/s *"_ivl_2", 23 0, L_0x560ff6c9da10;  1 drivers
v0x560ff6c80e80_0 .net "ina", 11 0, L_0x560ff6c9dc40;  1 drivers
v0x560ff6c80f70_0 .net "inb", 11 0, v0x560ff6c86b50_0;  1 drivers
v0x560ff6c81050_0 .net "out", 23 0, L_0x560ff6c9db00;  1 drivers
L_0x560ff6c9d970 .extend/s 24, L_0x560ff6c9dc40;
L_0x560ff6c9da10 .extend/s 24, v0x560ff6c86b50_0;
L_0x560ff6c9db00 .arith/mult 24, L_0x560ff6c9d970, L_0x560ff6c9da10;
S_0x560ff6c81200 .scope module, "M3" "fxp_mul" 8 56, 6 1 0, S_0x560ff6c7ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 24 "out";
P_0x560ff6c813e0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c81420 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c81460 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c814a0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c81740_0 .net/s *"_ivl_0", 23 0, L_0x560ff6c9de80;  1 drivers
v0x560ff6c81820_0 .net/s *"_ivl_2", 23 0, L_0x560ff6c9df20;  1 drivers
v0x560ff6c81900_0 .net "ina", 11 0, L_0x560ff6c9e150;  1 drivers
v0x560ff6c819f0_0 .net "inb", 11 0, v0x560ff6c86bf0_0;  1 drivers
v0x560ff6c81ad0_0 .net "out", 23 0, L_0x560ff6c9e010;  1 drivers
L_0x560ff6c9de80 .extend/s 24, L_0x560ff6c9e150;
L_0x560ff6c9df20 .extend/s 24, v0x560ff6c86bf0_0;
L_0x560ff6c9e010 .arith/mult 24, L_0x560ff6c9de80, L_0x560ff6c9df20;
S_0x560ff6c81c80 .scope module, "M4" "fxp_mul" 8 57, 6 1 0, S_0x560ff6c7ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 24 "out";
P_0x560ff6c81e60 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c81ea0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c81ee0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c81f20 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c82190_0 .net/s *"_ivl_0", 23 0, L_0x560ff6c9e440;  1 drivers
v0x560ff6c82290_0 .net/s *"_ivl_2", 23 0, L_0x560ff6c9e4e0;  1 drivers
v0x560ff6c82370_0 .net "ina", 11 0, L_0x560ff6c9e6c0;  1 drivers
v0x560ff6c82460_0 .net "inb", 11 0, L_0x560ff6c9d470;  alias, 1 drivers
v0x560ff6c82540_0 .net "out", 23 0, L_0x560ff6c9e580;  1 drivers
L_0x560ff6c9e440 .extend/s 24, L_0x560ff6c9e6c0;
L_0x560ff6c9e4e0 .extend/s 24, L_0x560ff6c9d470;
L_0x560ff6c9e580 .arith/mult 24, L_0x560ff6c9e440, L_0x560ff6c9e4e0;
S_0x560ff6c826f0 .scope module, "M5" "fxp_mul" 8 58, 6 1 0, S_0x560ff6c7ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 24 "out";
P_0x560ff6c82920 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x560ff6c82960 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c829a0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c829e0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c82c20_0 .net/s *"_ivl_0", 23 0, L_0x560ff6c9ea10;  1 drivers
v0x560ff6c82d20_0 .net/s *"_ivl_2", 23 0, L_0x560ff6c9eab0;  1 drivers
v0x560ff6c82e00_0 .net "ina", 11 0, L_0x560ff6c9ece0;  1 drivers
v0x560ff6c82ef0_0 .net "inb", 11 0, v0x560ff6c86d30_0;  1 drivers
v0x560ff6c82fd0_0 .net "out", 23 0, L_0x560ff6c9eba0;  1 drivers
L_0x560ff6c9ea10 .extend/s 24, L_0x560ff6c9ece0;
L_0x560ff6c9eab0 .extend/s 24, v0x560ff6c86d30_0;
L_0x560ff6c9eba0 .arith/mult 24, L_0x560ff6c9ea10, L_0x560ff6c9eab0;
S_0x560ff6c87210 .scope module, "CB_90" "convolution_block_90" 4 166, 9 2 0, S_0x560ff6c0e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "coeff1";
    .port_info 1 /INPUT 17 "coeff2";
    .port_info 2 /INPUT 17 "coeff3";
    .port_info 3 /INPUT 17 "coeff4";
    .port_info 4 /INPUT 17 "coeff5";
    .port_info 5 /INPUT 9 "pixel1";
    .port_info 6 /INPUT 9 "pixel2";
    .port_info 7 /INPUT 9 "pixel3";
    .port_info 8 /INPUT 9 "pixel4";
    .port_info 9 /INPUT 9 "pixel5";
    .port_info 10 /INPUT 9 "pixel6";
    .port_info 11 /INPUT 9 "pixel7";
    .port_info 12 /INPUT 9 "pixel8";
    .port_info 13 /INPUT 9 "pixel9";
    .port_info 14 /INPUT 9 "pixel10";
    .port_info 15 /INPUT 9 "pixel11";
    .port_info 16 /INPUT 9 "pixel12";
    .port_info 17 /INPUT 9 "pixel13";
    .port_info 18 /INPUT 9 "pixel14";
    .port_info 19 /INPUT 9 "pixel15";
    .port_info 20 /INPUT 9 "pixel16";
    .port_info 21 /INPUT 9 "pixel17";
    .port_info 22 /INPUT 9 "pixel18";
    .port_info 23 /INPUT 9 "pixel19";
    .port_info 24 /INPUT 9 "pixel20";
    .port_info 25 /INPUT 9 "pixel21";
    .port_info 26 /INPUT 9 "pixel22";
    .port_info 27 /INPUT 9 "pixel23";
    .port_info 28 /INPUT 9 "pixel24";
    .port_info 29 /INPUT 9 "pixel25";
    .port_info 30 /OUTPUT 29 "result1";
    .port_info 31 /OUTPUT 29 "result2";
    .port_info 32 /OUTPUT 29 "result3";
    .port_info 33 /OUTPUT 29 "result4";
    .port_info 34 /OUTPUT 29 "result5";
P_0x560ff6c873f0 .param/l "BRAM_height" 0 9 20, +C4<00000000000001000001000000010000>;
P_0x560ff6c87430 .param/l "BRAM_width" 0 9 19, +C4<00000000000000000000001000000100>;
P_0x560ff6c87470 .param/l "coeff_dec_mult1" 0 9 4, +C4<00000000000000000000000000001111>;
P_0x560ff6c874b0 .param/l "coeff_dec_mult2" 0 9 6, +C4<00000000000000000000000000001111>;
P_0x560ff6c874f0 .param/l "coeff_dec_mult3" 0 9 8, +C4<00000000000000000000000000001111>;
P_0x560ff6c87530 .param/l "coeff_dec_mult4" 0 9 10, +C4<00000000000000000000000000001111>;
P_0x560ff6c87570 .param/l "coeff_dec_mult5" 0 9 12, +C4<00000000000000000000000000001111>;
P_0x560ff6c875b0 .param/l "coeff_int_mult1" 0 9 3, +C4<00000000000000000000000000000010>;
P_0x560ff6c875f0 .param/l "coeff_int_mult2" 0 9 5, +C4<00000000000000000000000000000010>;
P_0x560ff6c87630 .param/l "coeff_int_mult3" 0 9 7, +C4<00000000000000000000000000000010>;
P_0x560ff6c87670 .param/l "coeff_int_mult4" 0 9 9, +C4<00000000000000000000000000000010>;
P_0x560ff6c876b0 .param/l "coeff_int_mult5" 0 9 11, +C4<00000000000000000000000000000010>;
P_0x560ff6c876f0 .param/l "col_adder_width" 0 9 17, +C4<00000000000000000000000000010110>;
P_0x560ff6c87730 .param/l "kernel_size" 0 9 22, +C4<00000000000000000000000000000101>;
P_0x560ff6c87770 .param/l "pixel_dec_width" 0 9 15, +C4<00000000000000000000000000000000>;
P_0x560ff6c877b0 .param/l "pixel_int_width" 0 9 14, +C4<00000000000000000000000000001001>;
P_0x560ff6c877f0 .param/l "result_add_width" 0 9 18, +C4<00000000000000000000000000011010>;
P_0x560ff6c87830 .param/l "round" 0 9 16, +C4<00000000000000000000000000000001>;
P_0x560ff6c87870 .param/l "sum_width" 0 9 21, +C4<00000000000000000000000000001100>;
v0x560ff6c8b5c0_0 .net/s *"_ivl_0", 11 0, L_0x560ff6c9f850;  1 drivers
v0x560ff6c8b6a0_0 .net/s *"_ivl_10", 11 0, L_0x560ff6c9fcb0;  1 drivers
v0x560ff6c8b780_0 .net/s *"_ivl_12", 11 0, L_0x560ff6c9fd90;  1 drivers
v0x560ff6c8b840_0 .net/s *"_ivl_14", 11 0, L_0x560ff6c9fed0;  1 drivers
v0x560ff6c8b920_0 .net/s *"_ivl_16", 11 0, L_0x560ff6c9ffc0;  1 drivers
v0x560ff6c8ba50_0 .net/s *"_ivl_18", 11 0, L_0x560ff6ca0100;  1 drivers
v0x560ff6c8bb30_0 .net/s *"_ivl_2", 11 0, L_0x560ff6c9f8f0;  1 drivers
v0x560ff6c8bc10_0 .net/s *"_ivl_22", 11 0, L_0x560ff6ca0340;  1 drivers
v0x560ff6c8bcf0_0 .net/s *"_ivl_24", 11 0, L_0x560ff6ca0450;  1 drivers
v0x560ff6c8bdd0_0 .net/s *"_ivl_26", 11 0, L_0x560ff6ca04f0;  1 drivers
v0x560ff6c8beb0_0 .net/s *"_ivl_28", 11 0, L_0x560ff6ca06b0;  1 drivers
v0x560ff6c8bf90_0 .net/s *"_ivl_30", 11 0, L_0x560ff6ca0750;  1 drivers
v0x560ff6c8c070_0 .net/s *"_ivl_32", 11 0, L_0x560ff6ca0920;  1 drivers
v0x560ff6c8c150_0 .net/s *"_ivl_36", 11 0, L_0x560ff6ca0bf0;  1 drivers
v0x560ff6c8c230_0 .net/s *"_ivl_38", 11 0, L_0x560ff6ca0c90;  1 drivers
v0x560ff6c8c310_0 .net/s *"_ivl_4", 11 0, L_0x560ff6c9f990;  1 drivers
v0x560ff6c8c3f0_0 .net/s *"_ivl_40", 11 0, L_0x560ff6ca0b50;  1 drivers
v0x560ff6c8c5e0_0 .net/s *"_ivl_42", 11 0, L_0x560ff6ca0e80;  1 drivers
v0x560ff6c8c6c0_0 .net/s *"_ivl_44", 11 0, L_0x560ff6ca0fe0;  1 drivers
v0x560ff6c8c7a0_0 .net/s *"_ivl_46", 11 0, L_0x560ff6ca1120;  1 drivers
v0x560ff6c8c880_0 .net/s *"_ivl_50", 11 0, L_0x560ff6ca1420;  1 drivers
v0x560ff6c8c960_0 .net/s *"_ivl_52", 11 0, L_0x560ff6ca15a0;  1 drivers
v0x560ff6c8ca40_0 .net/s *"_ivl_54", 11 0, L_0x560ff6ca1640;  1 drivers
v0x560ff6c8cb20_0 .net/s *"_ivl_56", 11 0, L_0x560ff6ca1870;  1 drivers
v0x560ff6c8cc00_0 .net/s *"_ivl_58", 11 0, L_0x560ff6ca1910;  1 drivers
v0x560ff6c8cce0_0 .net/s *"_ivl_6", 11 0, L_0x560ff6c9fad0;  1 drivers
v0x560ff6c8cdc0_0 .net/s *"_ivl_60", 11 0, L_0x560ff6ca1b50;  1 drivers
v0x560ff6c8cea0_0 .net/s *"_ivl_62", 11 0, L_0x560ff6ca1bf0;  1 drivers
v0x560ff6c8cf80_0 .net/s *"_ivl_64", 11 0, L_0x560ff6ca1e40;  1 drivers
v0x560ff6c8d060_0 .net/s *"_ivl_66", 11 0, L_0x560ff6ca1ee0;  1 drivers
v0x560ff6c8d140_0 .net/s *"_ivl_68", 11 0, L_0x560ff6ca2140;  1 drivers
v0x560ff6c8d220_0 .net/s *"_ivl_72", 11 0, L_0x560ff6ca24a0;  1 drivers
v0x560ff6c8d300_0 .net/s *"_ivl_74", 11 0, L_0x560ff6ca2540;  1 drivers
v0x560ff6c8d5f0_0 .net/s *"_ivl_76", 11 0, L_0x560ff6ca2720;  1 drivers
v0x560ff6c8d6d0_0 .net/s *"_ivl_78", 11 0, L_0x560ff6ca2860;  1 drivers
v0x560ff6c8d7b0_0 .net/s *"_ivl_8", 11 0, L_0x560ff6c9fb70;  1 drivers
v0x560ff6c8d890_0 .net/s *"_ivl_80", 11 0, L_0x560ff6ca2a50;  1 drivers
v0x560ff6c8d970_0 .net/s *"_ivl_82", 11 0, L_0x560ff6ca2b90;  1 drivers
v0x560ff6c8da50_0 .net/s *"_ivl_84", 11 0, L_0x560ff6ca2d90;  1 drivers
v0x560ff6c8db30_0 .net/s *"_ivl_86", 11 0, L_0x560ff6ca2ed0;  1 drivers
v0x560ff6c8dc10_0 .net/s "coeff1", 16 0, L_0x560ff6ca4080;  1 drivers
v0x560ff6c8dcd0_0 .net/s "coeff2", 16 0, L_0x560ff6ca4120;  1 drivers
v0x560ff6c8dda0_0 .net/s "coeff3", 16 0, L_0x560ff6ca4220;  1 drivers
v0x560ff6c8de70_0 .net/s "coeff4", 16 0, L_0x560ff6ca42c0;  1 drivers
v0x560ff6c8df40_0 .net/s "coeff5", 16 0, L_0x560ff6ca43d0;  1 drivers
v0x560ff6c8e010_0 .net "group1_sum", 11 0, L_0x560ff6ca0200;  1 drivers
v0x560ff6c8e0e0_0 .net "group2_sum", 11 0, L_0x560ff6ca09c0;  1 drivers
v0x560ff6c8e1b0_0 .net "group3_sum", 11 0, L_0x560ff6ca1290;  1 drivers
v0x560ff6c8e280_0 .net "group4_sum", 11 0, L_0x560ff6ca21e0;  1 drivers
v0x560ff6c8e350_0 .net "group5_sum", 11 0, L_0x560ff6ca30e0;  1 drivers
v0x560ff6c8e420_0 .net/s "pixel1", 8 0, L_0x560ff6cad5b0;  alias, 1 drivers
v0x560ff6c8e4c0_0 .net/s "pixel10", 8 0, L_0x560ff6cadc40;  alias, 1 drivers
v0x560ff6c8e580_0 .net/s "pixel11", 8 0, L_0x560ff6cade50;  alias, 1 drivers
v0x560ff6c8e640_0 .net/s "pixel12", 8 0, L_0x560ff6cadf20;  alias, 1 drivers
v0x560ff6c8e700_0 .net/s "pixel13", 8 0, L_0x560ff6cae170;  alias, 1 drivers
v0x560ff6c8e7c0_0 .net/s "pixel14", 8 0, L_0x560ff6cae240;  alias, 1 drivers
v0x560ff6c8e880_0 .net/s "pixel15", 8 0, L_0x560ff6cae4a0;  alias, 1 drivers
v0x560ff6c8e940_0 .net/s "pixel16", 8 0, L_0x560ff6cae570;  alias, 1 drivers
v0x560ff6c8ea00_0 .net/s "pixel17", 8 0, L_0x560ff6cae7e0;  alias, 1 drivers
v0x560ff6c8eac0_0 .net/s "pixel18", 8 0, L_0x560ff6cae8b0;  alias, 1 drivers
v0x560ff6c8eb80_0 .net/s "pixel19", 8 0, L_0x560ff6caeb00;  alias, 1 drivers
v0x560ff6c8ec40_0 .net/s "pixel2", 8 0, L_0x560ff6cad650;  alias, 1 drivers
v0x560ff6c8ed00_0 .net/s "pixel20", 8 0, L_0x560ff6caeba0;  alias, 1 drivers
v0x560ff6c8edc0_0 .net/s "pixel21", 8 0, L_0x560ff6caea60;  alias, 1 drivers
v0x560ff6c8ee80_0 .net/s "pixel22", 8 0, L_0x560ff6caee00;  alias, 1 drivers
v0x560ff6c8f350_0 .net/s "pixel23", 8 0, L_0x560ff6caf070;  alias, 1 drivers
v0x560ff6c8f410_0 .net/s "pixel24", 8 0, L_0x560ff6caf110;  alias, 1 drivers
v0x560ff6c8f4d0_0 .net/s "pixel25", 8 0, L_0x560ff6caf280;  alias, 1 drivers
v0x560ff6c8f590_0 .net/s "pixel3", 8 0, L_0x560ff6cad6f0;  alias, 1 drivers
v0x560ff6c8f650_0 .net/s "pixel4", 8 0, L_0x560ff6cad790;  alias, 1 drivers
v0x560ff6c8f710_0 .net/s "pixel5", 8 0, L_0x560ff6cad860;  alias, 1 drivers
v0x560ff6c8f7d0_0 .net/s "pixel6", 8 0, L_0x560ff6cad900;  alias, 1 drivers
v0x560ff6c8f890_0 .net/s "pixel7", 8 0, L_0x560ff6cad9e0;  alias, 1 drivers
v0x560ff6c8f950_0 .net/s "pixel8", 8 0, L_0x560ff6cada80;  alias, 1 drivers
v0x560ff6c8fa10_0 .net/s "pixel9", 8 0, L_0x560ff6cadba0;  alias, 1 drivers
v0x560ff6c8fad0_0 .net "result1", 28 0, L_0x560ff6ca3400;  alias, 1 drivers
v0x560ff6c8fbc0_0 .net "result2", 28 0, L_0x560ff6ca36d0;  alias, 1 drivers
v0x560ff6c8fc90_0 .net "result3", 28 0, L_0x560ff6ca39a0;  alias, 1 drivers
v0x560ff6c8fd60_0 .net "result4", 28 0, L_0x560ff6ca3c70;  alias, 1 drivers
v0x560ff6c8fe30_0 .net "result5", 28 0, L_0x560ff6ca3f40;  alias, 1 drivers
L_0x560ff6c9f850 .extend/s 12, L_0x560ff6cad5b0;
L_0x560ff6c9f8f0 .extend/s 12, L_0x560ff6cad650;
L_0x560ff6c9f990 .arith/sum 12, L_0x560ff6c9f850, L_0x560ff6c9f8f0;
L_0x560ff6c9fad0 .extend/s 12, L_0x560ff6cad6f0;
L_0x560ff6c9fb70 .arith/sum 12, L_0x560ff6c9f990, L_0x560ff6c9fad0;
L_0x560ff6c9fcb0 .extend/s 12, L_0x560ff6caf070;
L_0x560ff6c9fd90 .arith/sum 12, L_0x560ff6c9fb70, L_0x560ff6c9fcb0;
L_0x560ff6c9fed0 .extend/s 12, L_0x560ff6caf110;
L_0x560ff6c9ffc0 .arith/sum 12, L_0x560ff6c9fd90, L_0x560ff6c9fed0;
L_0x560ff6ca0100 .extend/s 12, L_0x560ff6caf280;
L_0x560ff6ca0200 .arith/sum 12, L_0x560ff6c9ffc0, L_0x560ff6ca0100;
L_0x560ff6ca0340 .extend/s 12, L_0x560ff6cad790;
L_0x560ff6ca0450 .extend/s 12, L_0x560ff6cad860;
L_0x560ff6ca04f0 .arith/sum 12, L_0x560ff6ca0340, L_0x560ff6ca0450;
L_0x560ff6ca06b0 .extend/s 12, L_0x560ff6caea60;
L_0x560ff6ca0750 .arith/sum 12, L_0x560ff6ca04f0, L_0x560ff6ca06b0;
L_0x560ff6ca0920 .extend/s 12, L_0x560ff6caee00;
L_0x560ff6ca09c0 .arith/sum 12, L_0x560ff6ca0750, L_0x560ff6ca0920;
L_0x560ff6ca0bf0 .extend/s 12, L_0x560ff6cad900;
L_0x560ff6ca0c90 .extend/s 12, L_0x560ff6cad9e0;
L_0x560ff6ca0b50 .arith/sum 12, L_0x560ff6ca0bf0, L_0x560ff6ca0c90;
L_0x560ff6ca0e80 .extend/s 12, L_0x560ff6caeb00;
L_0x560ff6ca0fe0 .arith/sum 12, L_0x560ff6ca0b50, L_0x560ff6ca0e80;
L_0x560ff6ca1120 .extend/s 12, L_0x560ff6caeba0;
L_0x560ff6ca1290 .arith/sum 12, L_0x560ff6ca0fe0, L_0x560ff6ca1120;
L_0x560ff6ca1420 .extend/s 12, L_0x560ff6cada80;
L_0x560ff6ca15a0 .extend/s 12, L_0x560ff6cadba0;
L_0x560ff6ca1640 .arith/sum 12, L_0x560ff6ca1420, L_0x560ff6ca15a0;
L_0x560ff6ca1870 .extend/s 12, L_0x560ff6cadc40;
L_0x560ff6ca1910 .arith/sum 12, L_0x560ff6ca1640, L_0x560ff6ca1870;
L_0x560ff6ca1b50 .extend/s 12, L_0x560ff6cae570;
L_0x560ff6ca1bf0 .arith/sum 12, L_0x560ff6ca1910, L_0x560ff6ca1b50;
L_0x560ff6ca1e40 .extend/s 12, L_0x560ff6cae7e0;
L_0x560ff6ca1ee0 .arith/sum 12, L_0x560ff6ca1bf0, L_0x560ff6ca1e40;
L_0x560ff6ca2140 .extend/s 12, L_0x560ff6cae8b0;
L_0x560ff6ca21e0 .arith/sum 12, L_0x560ff6ca1ee0, L_0x560ff6ca2140;
L_0x560ff6ca24a0 .extend/s 12, L_0x560ff6cade50;
L_0x560ff6ca2540 .extend/s 12, L_0x560ff6cadf20;
L_0x560ff6ca2720 .arith/sum 12, L_0x560ff6ca24a0, L_0x560ff6ca2540;
L_0x560ff6ca2860 .extend/s 12, L_0x560ff6cae170;
L_0x560ff6ca2a50 .arith/sum 12, L_0x560ff6ca2720, L_0x560ff6ca2860;
L_0x560ff6ca2b90 .extend/s 12, L_0x560ff6cae240;
L_0x560ff6ca2d90 .arith/sum 12, L_0x560ff6ca2a50, L_0x560ff6ca2b90;
L_0x560ff6ca2ed0 .extend/s 12, L_0x560ff6cae4a0;
L_0x560ff6ca30e0 .arith/sum 12, L_0x560ff6ca2d90, L_0x560ff6ca2ed0;
S_0x560ff6c88200 .scope module, "M1" "fxp_mul" 9 75, 6 1 0, S_0x560ff6c87210;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c84050 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c84090 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c840d0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c84110 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c88670_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca3270;  1 drivers
v0x560ff6c88770_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca3360;  1 drivers
v0x560ff6c88850_0 .net "ina", 16 0, L_0x560ff6ca4080;  alias, 1 drivers
v0x560ff6c88940_0 .net "inb", 11 0, L_0x560ff6ca0200;  alias, 1 drivers
v0x560ff6c88a20_0 .net "out", 28 0, L_0x560ff6ca3400;  alias, 1 drivers
L_0x560ff6ca3270 .extend/s 29, L_0x560ff6ca4080;
L_0x560ff6ca3360 .extend/s 29, L_0x560ff6ca0200;
L_0x560ff6ca3400 .arith/mult 29, L_0x560ff6ca3270, L_0x560ff6ca3360;
S_0x560ff6c88bd0 .scope module, "M2" "fxp_mul" 9 78, 6 1 0, S_0x560ff6c87210;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c88db0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c88df0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c88e30 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c88e70 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c890e0_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca3540;  1 drivers
v0x560ff6c891e0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca3630;  1 drivers
v0x560ff6c892c0_0 .net "ina", 16 0, L_0x560ff6ca4120;  alias, 1 drivers
v0x560ff6c893b0_0 .net "inb", 11 0, L_0x560ff6ca09c0;  alias, 1 drivers
v0x560ff6c89490_0 .net "out", 28 0, L_0x560ff6ca36d0;  alias, 1 drivers
L_0x560ff6ca3540 .extend/s 29, L_0x560ff6ca4120;
L_0x560ff6ca3630 .extend/s 29, L_0x560ff6ca09c0;
L_0x560ff6ca36d0 .arith/mult 29, L_0x560ff6ca3540, L_0x560ff6ca3630;
S_0x560ff6c89640 .scope module, "M3" "fxp_mul" 9 81, 6 1 0, S_0x560ff6c87210;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c89820 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c89860 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c898a0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c898e0 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c89b80_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca3810;  1 drivers
v0x560ff6c89c60_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca3900;  1 drivers
v0x560ff6c89d40_0 .net "ina", 16 0, L_0x560ff6ca4220;  alias, 1 drivers
v0x560ff6c89e30_0 .net "inb", 11 0, L_0x560ff6ca1290;  alias, 1 drivers
v0x560ff6c89f10_0 .net "out", 28 0, L_0x560ff6ca39a0;  alias, 1 drivers
L_0x560ff6ca3810 .extend/s 29, L_0x560ff6ca4220;
L_0x560ff6ca3900 .extend/s 29, L_0x560ff6ca1290;
L_0x560ff6ca39a0 .arith/mult 29, L_0x560ff6ca3810, L_0x560ff6ca3900;
S_0x560ff6c8a0c0 .scope module, "M4" "fxp_mul" 9 84, 6 1 0, S_0x560ff6c87210;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c8a2a0 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c8a2e0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c8a320 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c8a360 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c8a5d0_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca3ae0;  1 drivers
v0x560ff6c8a6d0_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca3bd0;  1 drivers
v0x560ff6c8a7b0_0 .net "ina", 16 0, L_0x560ff6ca42c0;  alias, 1 drivers
v0x560ff6c8a8a0_0 .net "inb", 11 0, L_0x560ff6ca21e0;  alias, 1 drivers
v0x560ff6c8a980_0 .net "out", 28 0, L_0x560ff6ca3c70;  alias, 1 drivers
L_0x560ff6ca3ae0 .extend/s 29, L_0x560ff6ca42c0;
L_0x560ff6ca3bd0 .extend/s 29, L_0x560ff6ca21e0;
L_0x560ff6ca3c70 .arith/mult 29, L_0x560ff6ca3ae0, L_0x560ff6ca3bd0;
S_0x560ff6c8ab30 .scope module, "M5" "fxp_mul" 9 87, 6 1 0, S_0x560ff6c87210;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "ina";
    .port_info 1 /INPUT 12 "inb";
    .port_info 2 /OUTPUT 29 "out";
P_0x560ff6c8ad60 .param/l "IN_FWA" 0 6 3, +C4<00000000000000000000000000001111>;
P_0x560ff6c8ada0 .param/l "IN_IWA" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ff6c8ade0 .param/l "ROUND" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x560ff6c8ae20 .param/l "sum_width" 0 6 6, +C4<00000000000000000000000000001100>;
v0x560ff6c8b060_0 .net/s *"_ivl_0", 28 0, L_0x560ff6ca3db0;  1 drivers
v0x560ff6c8b160_0 .net/s *"_ivl_2", 28 0, L_0x560ff6ca3ea0;  1 drivers
v0x560ff6c8b240_0 .net "ina", 16 0, L_0x560ff6ca43d0;  alias, 1 drivers
v0x560ff6c8b330_0 .net "inb", 11 0, L_0x560ff6ca30e0;  alias, 1 drivers
v0x560ff6c8b410_0 .net "out", 28 0, L_0x560ff6ca3f40;  alias, 1 drivers
L_0x560ff6ca3db0 .extend/s 29, L_0x560ff6ca43d0;
L_0x560ff6ca3ea0 .extend/s 29, L_0x560ff6ca30e0;
L_0x560ff6ca3f40 .arith/mult 29, L_0x560ff6ca3db0, L_0x560ff6ca3ea0;
S_0x560ff6c90340 .scope module, "image_BRAM" "ram" 4 198, 10 1 0, S_0x560ff6c0e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "data_ready";
    .port_info 3 /OUTPUT 19 "pixel_addr";
P_0x560ff6c8c490 .param/l "BRAM_height" 0 10 3, +C4<00000000000001000001000000010000>;
P_0x560ff6c8c4d0 .param/l "BRAM_width" 0 10 2, +C4<00000000000000000000001000000100>;
P_0x560ff6c8c510 .param/l "image_width" 1 10 16, +C4<00000000000000000000001000000000>;
P_0x560ff6c8c550 .param/l "kernel_size" 0 10 4, +C4<00000000000000000000000000000101>;
v0x560ff6c907a0_0 .net "clk", 0 0, v0x560ff6c992b0_0;  alias, 1 drivers
v0x560ff6c90880_0 .var "column_number", 9 0;
v0x560ff6c90960_0 .var "data_ready", 0 0;
v0x560ff6c90a30_0 .var "pixel_addr", 18 0;
v0x560ff6c90b10_0 .var "row_number", 18 0;
v0x560ff6c90c40_0 .net "rst", 0 0, v0x560ff6c9c120_0;  alias, 1 drivers
v0x560ff6c90d00_0 .var "state", 3 0;
E_0x560ff6c90720 .event posedge, v0x560ff6c90c40_0, v0x560ff6c907a0_0;
    .scope S_0x560ff6c7ea60;
T_0 ;
Ewait_0 .event/or E_0x560ff6c6c180, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x560ff6c84a20_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c85df0_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c86a90_0, 0, 12;
    %load/vec4 v0x560ff6c85790_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c85ce0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c86230_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c858a0_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c86b50_0, 0, 12;
    %load/vec4 v0x560ff6c85f00_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c85bd0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c86340_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c85680_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c84bf0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c85240_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c86bf0_0, 0, 12;
    %load/vec4 v0x560ff6c86560_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c84e10_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c85460_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c86d30_0, 0, 12;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560ff6c79b20;
T_1 ;
Ewait_1 .event/or E_0x560ff6c6c140, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x560ff6c7cc60_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c7ddd0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7dea0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7cd30_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7ce20_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d160_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d230_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d640_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d710_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7db60_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c7e450_0, 0, 12;
    %load/vec4 v0x560ff6c7d570_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c7dd00_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7df70_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7e110_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7cef0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d090_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d300_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d4a0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d8f0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7da90_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c7e520_0, 0, 12;
    %load/vec4 v0x560ff6c7dc30_0;
    %pad/s 12;
    %load/vec4 v0x560ff6c7e040_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7cfc0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d3d0_0;
    %pad/s 12;
    %add;
    %load/vec4 v0x560ff6c7d9c0_0;
    %pad/s 12;
    %add;
    %store/vec4 v0x560ff6c7e5f0_0, 0, 12;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560ff6c90340;
T_2 ;
    %wait E_0x560ff6c90720;
    %load/vec4 v0x560ff6c90c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x560ff6c90a30_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x560ff6c90b10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560ff6c90880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ff6c90d00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560ff6c90d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560ff6c90d00_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x560ff6c90a30_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x560ff6c90b10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560ff6c90880_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x560ff6c90d00_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x560ff6c90b10_0;
    %muli 516, 0, 19;
    %load/vec4 v0x560ff6c90880_0;
    %pad/u 19;
    %add;
    %assign/vec4 v0x560ff6c90a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ff6c90960_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x560ff6c90d00_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x560ff6c90880_0;
    %pad/u 32;
    %cmpi/e 511, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %load/vec4 v0x560ff6c90880_0;
    %addi 1, 0, 10;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %assign/vec4 v0x560ff6c90880_0, 0;
    %load/vec4 v0x560ff6c90880_0;
    %pad/u 32;
    %cmpi/e 511, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0x560ff6c90b10_0;
    %addi 1, 0, 19;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0x560ff6c90b10_0;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0x560ff6c90b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ff6c90960_0, 0;
    %load/vec4 v0x560ff6c90b10_0;
    %pad/u 32;
    %cmpi/e 512, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %assign/vec4 v0x560ff6c90d00_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560ff6c0e0e0;
T_3 ;
    %wait E_0x560ff6b2e430;
    %pushi/vec4 231624, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93b50, 4, 0;
    %pushi/vec4 254247, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93b50, 4, 0;
    %pushi/vec4 23985, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93b50, 4, 0;
    %pushi/vec4 51683, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93b50, 4, 0;
    %pushi/vec4 64080, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93b50, 4, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560ff6c0e0e0;
T_4 ;
    %wait E_0x560ff6b2e430;
    %pushi/vec4 253882, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93ce0, 4, 0;
    %pushi/vec4 9392, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93ce0, 4, 0;
    %pushi/vec4 31444, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93ce0, 4, 0;
    %pushi/vec4 47591, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93ce0, 4, 0;
    %pushi/vec4 62131, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560ff6c93ce0, 4, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560ff6c0e0e0;
T_5 ;
    %wait E_0x560ff6b2e430;
    %pushi/vec4 51683, 0, 18;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c938a0, 0, 4;
    %pushi/vec4 23985, 0, 18;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c938a0, 0, 4;
    %pushi/vec4 254247, 0, 18;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c938a0, 0, 4;
    %pushi/vec4 231624, 0, 18;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c938a0, 0, 4;
    %pushi/vec4 64080, 0, 18;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c938a0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560ff6c0e0e0;
T_6 ;
    %wait E_0x560ff6b2e430;
    %pushi/vec4 259480, 0, 18;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c93a10, 0, 4;
    %pushi/vec4 41328, 0, 18;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c93a10, 0, 4;
    %pushi/vec4 63149, 0, 18;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ff6c93a10, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560ff6c0e0e0;
T_7 ;
    %wait E_0x560ff6c90720;
    %load/vec4 v0x560ff6c98060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x560ff6c93640_0, 0;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x560ff6c93720_0, 0;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x560ff6c93480_0, 0;
    %pushi/vec4 0, 0, 34;
    %assign/vec4 v0x560ff6c93560_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560ff6c97000_0;
    %pad/s 34;
    %load/vec4 v0x560ff6c970e0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c971c0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c972a0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c97380_0;
    %pad/s 34;
    %add;
    %assign/vec4 v0x560ff6c93640_0, 0;
    %load/vec4 v0x560ff6c97c00_0;
    %pad/s 34;
    %load/vec4 v0x560ff6c97ce0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c97dc0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c97ea0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c97f80_0;
    %pad/s 34;
    %add;
    %assign/vec4 v0x560ff6c93720_0, 0;
    %load/vec4 v0x560ff6c966c0_0;
    %pad/s 34;
    %load/vec4 v0x560ff6c967a0_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c96880_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c96960_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c96a40_0;
    %pad/s 34;
    %add;
    %assign/vec4 v0x560ff6c93480_0, 0;
    %load/vec4 v0x560ff6c96d60_0;
    %pad/s 34;
    %load/vec4 v0x560ff6c96e40_0;
    %pad/s 34;
    %add;
    %load/vec4 v0x560ff6c96f20_0;
    %pad/s 34;
    %add;
    %assign/vec4 v0x560ff6c93560_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560ff6c0c9d0;
T_8 ;
    %wait E_0x560ff6b46ff0;
    %load/vec4 v0x560ff6c9a0f0_0;
    %assign/vec4 v0x560ff6c9a1b0_0, 0;
    %load/vec4 v0x560ff6c9a0f0_0;
    %addi 516, 0, 19;
    %assign/vec4 v0x560ff6c9a290_0, 0;
    %load/vec4 v0x560ff6c9a0f0_0;
    %addi 1032, 0, 19;
    %assign/vec4 v0x560ff6c9a370_0, 0;
    %load/vec4 v0x560ff6c9a0f0_0;
    %addi 1548, 0, 19;
    %assign/vec4 v0x560ff6c9a450_0, 0;
    %load/vec4 v0x560ff6c9a0f0_0;
    %addi 2064, 0, 19;
    %assign/vec4 v0x560ff6c9a530_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560ff6c0c9d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ff6c9a010_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x560ff6c9a010_0;
    %cmpi/s 266256, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560ff6c9a010_0;
    %store/vec4a v0x560ff6c9a610, 4, 0;
    %load/vec4 v0x560ff6c9a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ff6c9a010_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %vpi_call/w 3 83 "$readmemb", "/home/yassss-369/iiitb/gabor_optimizations/files/image516.txt", v0x560ff6c9a610 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x560ff6c0c9d0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x560ff6c992b0_0;
    %inv;
    %store/vec4 v0x560ff6c992b0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560ff6c0c9d0;
T_11 ;
    %wait E_0x560ff6b4e570;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a1b0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9a7b0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a1b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b150_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a1b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b770_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a1b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b850_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a1b0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b930_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a290_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9ba10_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a290_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9baf0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a290_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9bbd0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a290_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9c080_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a290_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9a890_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a370_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9a970_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a370_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9aa50_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a370_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9ab30_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a370_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9ac10_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a370_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9acf0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a450_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9add0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a450_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9aeb0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a450_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9af90_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a450_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b070_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a450_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b230_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a530_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b310_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a530_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b3f0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a530_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b4d0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a530_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b5b0_0, 0, 10;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x560ff6c9a530_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x560ff6c9a610, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ff6c9b690_0, 0, 10;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560ff6c0c9d0;
T_12 ;
    %vpi_func 3 126 "$fopen" 32, "/home/yassss-369/iiitb/gabor_optimizations/files/fil_image45.txt", "w" {0 0 0};
    %store/vec4 v0x560ff6c99bb0_0, 0, 32;
    %vpi_func 3 127 "$fopen" 32, "/home/yassss-369/iiitb/gabor_optimizations/files/fil_image90.txt", "w" {0 0 0};
    %store/vec4 v0x560ff6c99d70_0, 0, 32;
    %vpi_func 3 128 "$fopen" 32, "/home/yassss-369/iiitb/gabor_optimizations/files/fil_image135.txt", "w" {0 0 0};
    %store/vec4 v0x560ff6c99e50_0, 0, 32;
    %vpi_func 3 129 "$fopen" 32, "/home/yassss-369/iiitb/gabor_optimizations/files/fil_image180.txt", "w" {0 0 0};
    %store/vec4 v0x560ff6c99f30_0, 0, 32;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x560ff6c99350_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ff6c992b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ff6c9c120_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ff6c9c120_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 3 139 "$display", "Memory contents:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ff6c9a6d0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x560ff6c9a6d0_0;
    %cmpi/s 12000, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call/w 3 142 "$fwrite", v0x560ff6c99c90_0, "%b\012", &A<v0x560ff6c9a610, v0x560ff6c9a6d0_0 > {0 0 0};
    %load/vec4 v0x560ff6c9a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ff6c9a6d0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ff6c9c1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ff6c9c120_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ff6c9c1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ff6c9c120_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x560ff6c0c9d0;
T_13 ;
    %wait E_0x560ff6b4e410;
    %delay 5, 0;
    %load/vec4 v0x560ff6c99350_0;
    %addi 1, 0, 20;
    %store/vec4 v0x560ff6c99350_0, 0, 20;
    %load/vec4 v0x560ff6c999f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560ff6c99670_0, 0, 8;
    %load/vec4 v0x560ff6c99ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560ff6c99750_0, 0, 8;
    %load/vec4 v0x560ff6c99830_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560ff6c994b0_0, 0, 8;
    %load/vec4 v0x560ff6c99910_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560ff6c99590_0, 0, 8;
    %vpi_call/w 3 162 "$fwrite", v0x560ff6c99bb0_0, "%b\012", &PV<v0x560ff6c999f0_0, 0, 8> {0 0 0};
    %vpi_call/w 3 163 "$fwrite", v0x560ff6c99d70_0, "%b\012", &PV<v0x560ff6c99ad0_0, 0, 8> {0 0 0};
    %vpi_call/w 3 164 "$fwrite", v0x560ff6c99e50_0, "%b\012", &PV<v0x560ff6c99830_0, 0, 8> {0 0 0};
    %vpi_call/w 3 165 "$fwrite", v0x560ff6c99f30_0, "%b\012", &PV<v0x560ff6c99910_0, 0, 8> {0 0 0};
    %load/vec4 v0x560ff6c99350_0;
    %pad/u 32;
    %cmpi/e 262144, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 169 "$fclose", v0x560ff6c99bb0_0 {0 0 0};
    %vpi_call/w 3 170 "$fclose", v0x560ff6c99d70_0 {0 0 0};
    %vpi_call/w 3 171 "$fclose", v0x560ff6c99e50_0 {0 0 0};
    %vpi_call/w 3 172 "$fclose", v0x560ff6c99f30_0 {0 0 0};
    %vpi_call/w 3 175 "$finish" {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560ff6c0c9d0;
T_14 ;
    %vpi_call/w 3 181 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 182 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560ff6c0c9d0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb.sv";
    "conv.sv";
    "convolution_block_135.sv";
    "fxp_mul.sv";
    "convolution_block_180.sv";
    "convolution_block_45.sv";
    "convolution_block_90.sv";
    "ram.sv";
