#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12b37d090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b36aea0 .scope module, "systolic" "systolic" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 128 "sys_data_in";
    .port_info 3 /INPUT 4 "sys_start";
    .port_info 4 /OUTPUT 128 "sys_data_out";
    .port_info 5 /OUTPUT 4 "sys_valid_out";
    .port_info 6 /INPUT 128 "sys_weight_in";
    .port_info 7 /INPUT 4 "sys_accept_w";
    .port_info 8 /INPUT 1 "sys_switch_in";
    .port_info 9 /INPUT 32 "ub_rd_col_size_in";
    .port_info 10 /INPUT 1 "ub_rd_col_size_valid_in";
P_0x12b30ced0 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x12b30cf10 .param/l "N" 0 3 5, +C4<00000000000000000000000000000100>;
o0x120008f40 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e5b40_0 .net "clk", 0 0, o0x120008f40;  0 drivers
L_0x120045230 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12b3bb7c0_0 .net "pe_enabled", 3 0, L_0x120045230;  1 drivers
v0x12b3e5dd0 .array "pe_input_out", 15 0;
v0x12b3e5dd0_0 .net v0x12b3e5dd0 0, 31 0, v0x12b38c950_0; 1 drivers
v0x12b3e5dd0_1 .net v0x12b3e5dd0 1, 31 0, v0x12b3926f0_0; 1 drivers
v0x12b3e5dd0_2 .net v0x12b3e5dd0 2, 31 0, v0x12b3984c0_0; 1 drivers
v0x12b3e5dd0_3 .net v0x12b3e5dd0 3, 31 0, v0x12b39e250_0; 1 drivers
v0x12b3e5dd0_4 .net v0x12b3e5dd0 4, 31 0, v0x12b3a4290_0; 1 drivers
v0x12b3e5dd0_5 .net v0x12b3e5dd0 5, 31 0, v0x12b3aa040_0; 1 drivers
v0x12b3e5dd0_6 .net v0x12b3e5dd0 6, 31 0, v0x12b3afdd0_0; 1 drivers
v0x12b3e5dd0_7 .net v0x12b3e5dd0 7, 31 0, v0x12b3b5b50_0; 1 drivers
v0x12b3e5dd0_8 .net v0x12b3e5dd0 8, 31 0, v0x12b3bbbd0_0; 1 drivers
v0x12b3e5dd0_9 .net v0x12b3e5dd0 9, 31 0, v0x12b3c19c0_0; 1 drivers
v0x12b3e5dd0_10 .net v0x12b3e5dd0 10, 31 0, v0x12b3c7750_0; 1 drivers
v0x12b3e5dd0_11 .net v0x12b3e5dd0 11, 31 0, v0x12b3cd4d0_0; 1 drivers
v0x12b3e5dd0_12 .net v0x12b3e5dd0 12, 31 0, v0x12b3d34c0_0; 1 drivers
v0x12b3e5dd0_13 .net v0x12b3e5dd0 13, 31 0, v0x12b3d9240_0; 1 drivers
v0x12b3e5dd0_14 .net v0x12b3e5dd0 14, 31 0, v0x12b3defd0_0; 1 drivers
v0x12b3e5dd0_15 .net v0x12b3e5dd0 15, 31 0, v0x12b3e4d50_0; 1 drivers
v0x12b3e60a0 .array "pe_psum_out", 15 0;
v0x12b3e60a0_0 .net v0x12b3e60a0 0, 31 0, v0x12b38cab0_0; 1 drivers
v0x12b3e60a0_1 .net v0x12b3e60a0 1, 31 0, v0x12b392850_0; 1 drivers
v0x12b3e60a0_2 .net v0x12b3e60a0 2, 31 0, v0x12b398610_0; 1 drivers
v0x12b3e60a0_3 .net v0x12b3e60a0 3, 31 0, v0x12b39e3b0_0; 1 drivers
v0x12b3e60a0_4 .net v0x12b3e60a0 4, 31 0, v0x12b3a43e0_0; 1 drivers
v0x12b3e60a0_5 .net v0x12b3e60a0 5, 31 0, v0x12b3aa1a0_0; 1 drivers
v0x12b3e60a0_6 .net v0x12b3e60a0 6, 31 0, v0x12b3aff30_0; 1 drivers
v0x12b3e60a0_7 .net v0x12b3e60a0 7, 31 0, v0x12b3b5cb0_0; 1 drivers
v0x12b3e60a0_8 .net v0x12b3e60a0 8, 31 0, v0x12b3bbd20_0; 1 drivers
v0x12b3e60a0_9 .net v0x12b3e60a0 9, 31 0, v0x12b3c1b20_0; 1 drivers
v0x12b3e60a0_10 .net v0x12b3e60a0 10, 31 0, v0x12b3c78b0_0; 1 drivers
v0x12b3e60a0_11 .net v0x12b3e60a0 11, 31 0, v0x12b3cd630_0; 1 drivers
v0x12b3e60a0_12 .net v0x12b3e60a0 12, 31 0, v0x12b3d3620_0; 1 drivers
v0x12b3e60a0_13 .net v0x12b3e60a0 13, 31 0, v0x12b3d93a0_0; 1 drivers
v0x12b3e60a0_14 .net v0x12b3e60a0 14, 31 0, v0x12b3df130_0; 1 drivers
v0x12b3e60a0_15 .net v0x12b3e60a0 15, 31 0, v0x12b3e4eb0_0; 1 drivers
v0x12b3e63b0 .array "pe_switch_out", 15 0;
v0x12b3e63b0_0 .net v0x12b3e63b0 0, 0 0, v0x12b38cc70_0; 1 drivers
v0x12b3e63b0_1 .net v0x12b3e63b0 1, 0 0, v0x12b392a10_0; 1 drivers
v0x12b3e63b0_2 .net v0x12b3e63b0 2, 0 0, v0x12b3987d0_0; 1 drivers
v0x12b3e63b0_3 .net v0x12b3e63b0 3, 0 0, v0x12b39e570_0; 1 drivers
v0x12b3e63b0_4 .net v0x12b3e63b0 4, 0 0, v0x12b3a45a0_0; 1 drivers
v0x12b3e63b0_5 .net v0x12b3e63b0 5, 0 0, v0x12b3aa360_0; 1 drivers
v0x12b3e63b0_6 .net v0x12b3e63b0 6, 0 0, v0x12b3b00f0_0; 1 drivers
v0x12b3e63b0_7 .net v0x12b3e63b0 7, 0 0, v0x12b3b5e70_0; 1 drivers
v0x12b3e63b0_8 .net v0x12b3e63b0 8, 0 0, v0x12b3bbee0_0; 1 drivers
v0x12b3e63b0_9 .net v0x12b3e63b0 9, 0 0, v0x12b3c1ce0_0; 1 drivers
v0x12b3e63b0_10 .net v0x12b3e63b0 10, 0 0, v0x12b3c7a70_0; 1 drivers
v0x12b3e63b0_11 .net v0x12b3e63b0 11, 0 0, v0x12b3cd7f0_0; 1 drivers
v0x12b3e63b0_12 .net v0x12b3e63b0 12, 0 0, v0x12b3d37e0_0; 1 drivers
v0x12b3e63b0_13 .net v0x12b3e63b0 13, 0 0, v0x12b3d9560_0; 1 drivers
v0x12b3e63b0_14 .net v0x12b3e63b0 14, 0 0, v0x12b3df2f0_0; 1 drivers
v0x12b3e63b0_15 .net v0x12b3e63b0 15, 0 0, v0x12b3e5070_0; 1 drivers
v0x12b3e66e0 .array "pe_valid_out", 15 0;
v0x12b3e66e0_0 .net v0x12b3e66e0 0, 0 0, v0x12b38cdb0_0; 1 drivers
v0x12b3e66e0_1 .net v0x12b3e66e0 1, 0 0, v0x12b392b50_0; 1 drivers
v0x12b3e66e0_2 .net v0x12b3e66e0 2, 0 0, v0x12b398910_0; 1 drivers
v0x12b3e66e0_3 .net v0x12b3e66e0 3, 0 0, v0x12b39e6b0_0; 1 drivers
v0x12b3e66e0_4 .net v0x12b3e66e0 4, 0 0, v0x12b3a46e0_0; 1 drivers
v0x12b3e66e0_5 .net v0x12b3e66e0 5, 0 0, v0x12b3aa4a0_0; 1 drivers
v0x12b3e66e0_6 .net v0x12b3e66e0 6, 0 0, v0x12b3b0230_0; 1 drivers
v0x12b3e66e0_7 .net v0x12b3e66e0 7, 0 0, v0x12b3b5fb0_0; 1 drivers
v0x12b3e66e0_8 .net v0x12b3e66e0 8, 0 0, v0x12b3bc020_0; 1 drivers
v0x12b3e66e0_9 .net v0x12b3e66e0 9, 0 0, v0x12b3c1e20_0; 1 drivers
v0x12b3e66e0_10 .net v0x12b3e66e0 10, 0 0, v0x12b3c7bb0_0; 1 drivers
v0x12b3e66e0_11 .net v0x12b3e66e0 11, 0 0, v0x12b3cd930_0; 1 drivers
v0x12b3e66e0_12 .net v0x12b3e66e0 12, 0 0, v0x12b3d3920_0; 1 drivers
v0x12b3e66e0_13 .net v0x12b3e66e0 13, 0 0, v0x12b3d96a0_0; 1 drivers
v0x12b3e66e0_14 .net v0x12b3e66e0 14, 0 0, v0x12b3df430_0; 1 drivers
v0x12b3e66e0_15 .net v0x12b3e66e0 15, 0 0, v0x12b3e51b0_0; 1 drivers
v0x12b3e69f0 .array "pe_weight_out", 15 0;
v0x12b3e69f0_0 .net v0x12b3e69f0 0, 31 0, v0x12b38cf00_0; 1 drivers
v0x12b3e69f0_1 .net v0x12b3e69f0 1, 31 0, v0x12b392ca0_0; 1 drivers
v0x12b3e69f0_2 .net v0x12b3e69f0 2, 31 0, v0x12b398a60_0; 1 drivers
v0x12b3e69f0_3 .net v0x12b3e69f0 3, 31 0, v0x12b39e800_0; 1 drivers
v0x12b3e69f0_4 .net v0x12b3e69f0 4, 31 0, v0x12b3a4830_0; 1 drivers
v0x12b3e69f0_5 .net v0x12b3e69f0 5, 31 0, v0x12b3aa5f0_0; 1 drivers
v0x12b3e69f0_6 .net v0x12b3e69f0 6, 31 0, v0x12b3b0380_0; 1 drivers
v0x12b3e69f0_7 .net v0x12b3e69f0 7, 31 0, v0x12b3b6100_0; 1 drivers
v0x12b3e69f0_8 .net v0x12b3e69f0 8, 31 0, v0x12b3bc170_0; 1 drivers
v0x12b3e69f0_9 .net v0x12b3e69f0 9, 31 0, v0x12b3c1f70_0; 1 drivers
v0x12b3e69f0_10 .net v0x12b3e69f0 10, 31 0, v0x12b3c7d00_0; 1 drivers
v0x12b3e69f0_11 .net v0x12b3e69f0 11, 31 0, v0x12b3cda80_0; 1 drivers
v0x12b3e69f0_12 .net v0x12b3e69f0 12, 31 0, v0x12b3d3a70_0; 1 drivers
v0x12b3e69f0_13 .net v0x12b3e69f0 13, 31 0, v0x12b3d97f0_0; 1 drivers
v0x12b3e69f0_14 .net v0x12b3e69f0 14, 31 0, v0x12b3df580_0; 1 drivers
v0x12b3e69f0_15 .net v0x12b3e69f0 15, 31 0, v0x12b3e5300_0; 1 drivers
o0x120009150 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e6d00_0 .net "rst", 0 0, o0x120009150;  0 drivers
o0x12001bea0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3bc2b0 .array "sys_accept_w", 3 0;
v0x12b3bc2b0_0 .net v0x12b3bc2b0 0, 0 0, o0x12001bea0; 0 drivers
o0x12001bed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3bc2b0_1 .net v0x12b3bc2b0 1, 0 0, o0x12001bed0; 0 drivers
o0x12001bf00 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3bc2b0_2 .net v0x12b3bc2b0 2, 0 0, o0x12001bf00; 0 drivers
o0x12001bf30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3bc2b0_3 .net v0x12b3bc2b0 3, 0 0, o0x12001bf30; 0 drivers
o0x12001bf60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7010 .array "sys_data_in", 3 0;
v0x12b3e7010_0 .net v0x12b3e7010 0, 31 0, o0x12001bf60; 0 drivers
o0x12001bf90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7010_1 .net v0x12b3e7010 1, 31 0, o0x12001bf90; 0 drivers
o0x12001bfc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7010_2 .net v0x12b3e7010 2, 31 0, o0x12001bfc0; 0 drivers
o0x12001bff0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7010_3 .net v0x12b3e7010 3, 31 0, o0x12001bff0; 0 drivers
v0x12b3e70a0 .array "sys_data_out", 3 0;
v0x12b3e70a0_0 .net v0x12b3e70a0 0, 31 0, L_0x11a6106b0; 1 drivers
v0x12b3e70a0_1 .net v0x12b3e70a0 1, 31 0, L_0x11a6107d0; 1 drivers
v0x12b3e70a0_2 .net v0x12b3e70a0 2, 31 0, L_0x11a6108f0; 1 drivers
v0x12b3e70a0_3 .net v0x12b3e70a0 3, 31 0, L_0x11a610a10; 1 drivers
o0x12001c0e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e7130 .array "sys_start", 3 0;
v0x12b3e7130_0 .net v0x12b3e7130 0, 0 0, o0x12001c0e0; 0 drivers
o0x12001c110 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e7130_1 .net v0x12b3e7130 1, 0 0, o0x12001c110; 0 drivers
o0x12001c140 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e7130_2 .net v0x12b3e7130 2, 0 0, o0x12001c140; 0 drivers
o0x12001c170 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e7130_3 .net v0x12b3e7130 3, 0 0, o0x12001c170; 0 drivers
o0x12001c1a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e71e0_0 .net "sys_switch_in", 0 0, o0x12001c1a0;  0 drivers
v0x12b3e7270 .array "sys_valid_out", 3 0;
v0x12b3e7270_0 .net v0x12b3e7270 0, 0 0, L_0x11a610760; 1 drivers
v0x12b3e7270_1 .net v0x12b3e7270 1, 0 0, L_0x11a610880; 1 drivers
v0x12b3e7270_2 .net v0x12b3e7270 2, 0 0, L_0x11a6109a0; 1 drivers
v0x12b3e7270_3 .net v0x12b3e7270 3, 0 0, L_0x11a610ac0; 1 drivers
o0x12001c290 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7320 .array "sys_weight_in", 3 0;
v0x12b3e7320_0 .net v0x12b3e7320 0, 31 0, o0x12001c290; 0 drivers
o0x12001c2c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7320_1 .net v0x12b3e7320 1, 31 0, o0x12001c2c0; 0 drivers
o0x12001c2f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7320_2 .net v0x12b3e7320 2, 31 0, o0x12001c2f0; 0 drivers
o0x12001c320 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e7320_3 .net v0x12b3e7320 3, 31 0, o0x12001c320; 0 drivers
o0x12001c350 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12b3e73d0_0 .net "ub_rd_col_size_in", 31 0, o0x12001c350;  0 drivers
o0x12001c380 .functor BUFZ 1, C4<z>; HiZ drive
v0x12b3e7460_0 .net "ub_rd_col_size_valid_in", 0 0, o0x12001c380;  0 drivers
L_0x12b3e9700 .part L_0x120045230, 0, 1;
L_0x12b3ebc80 .part L_0x120045230, 1, 1;
L_0x12b3ee110 .part L_0x120045230, 2, 1;
L_0x12b3f0390 .part L_0x120045230, 3, 1;
L_0x12b3f2840 .part L_0x120045230, 0, 1;
L_0x12b3f4d30 .part L_0x120045230, 1, 1;
L_0x12b3f7250 .part L_0x120045230, 2, 1;
L_0x12b3f9740 .part L_0x120045230, 3, 1;
L_0x12b3fbca0 .part L_0x120045230, 0, 1;
L_0x12b3fe190 .part L_0x120045230, 1, 1;
L_0x11a6046e0 .part L_0x120045230, 2, 1;
L_0x11a606bd0 .part L_0x120045230, 3, 1;
L_0x11a6090a0 .part L_0x120045230, 0, 1;
L_0x11a60b5c0 .part L_0x120045230, 1, 1;
L_0x11a60dac0 .part L_0x120045230, 2, 1;
L_0x11a60ffe0 .part L_0x120045230, 3, 1;
S_0x12b37e3d0 .scope generate, "BOTTOM_ROW_OUTPUT[0]" "BOTTOM_ROW_OUTPUT[0]" 3 128, 3 128 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b340880 .param/l "c" 1 3 128, +C4<00>;
L_0x11a6106b0 .functor BUFZ 32, v0x12b3d3620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a610760 .functor BUFZ 1, v0x12b3d3920_0, C4<0>, C4<0>, C4<0>;
S_0x12b37fa90 .scope generate, "BOTTOM_ROW_OUTPUT[1]" "BOTTOM_ROW_OUTPUT[1]" 3 128, 3 128 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b3203d0 .param/l "c" 1 3 128, +C4<01>;
L_0x11a6107d0 .functor BUFZ 32, v0x12b3d93a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a610880 .functor BUFZ 1, v0x12b3d96a0_0, C4<0>, C4<0>, C4<0>;
S_0x12b37f4b0 .scope generate, "BOTTOM_ROW_OUTPUT[2]" "BOTTOM_ROW_OUTPUT[2]" 3 128, 3 128 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b320f90 .param/l "c" 1 3 128, +C4<010>;
L_0x11a6108f0 .functor BUFZ 32, v0x12b3df130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a6109a0 .functor BUFZ 1, v0x12b3df430_0, C4<0>, C4<0>, C4<0>;
S_0x12b37ef30 .scope generate, "BOTTOM_ROW_OUTPUT[3]" "BOTTOM_ROW_OUTPUT[3]" 3 128, 3 128 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b31fe40 .param/l "c" 1 3 128, +C4<011>;
L_0x11a610a10 .functor BUFZ 32, v0x12b3e4eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a610ac0 .functor BUFZ 1, v0x12b3e51b0_0, C4<0>, C4<0>, C4<0>;
S_0x12b35d8a0 .scope generate, "ROW[0]" "ROW[0]" 3 55, 3 55 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b35ede0 .param/l "r" 1 3 55, +C4<00>;
S_0x12b34b6b0 .scope generate, "COL[0]" "COL[0]" 3 56, 3 56 0, S_0x12b35d8a0;
 .timescale -9 -12;
P_0x12b30c900 .param/l "c" 1 3 56, +C4<00>;
v0x12b38d340_0 .net "pe_accept_w_in", 0 0, L_0x12b3e9970;  1 drivers
v0x12b38d400_0 .net "pe_input_in", 31 0, L_0x12b3e9850;  1 drivers
L_0x120040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38d490_0 .net "pe_psum_in", 31 0, L_0x120040520;  1 drivers
v0x12b38d560_0 .net "pe_switch_in_local", 0 0, L_0x12b3e9a20;  1 drivers
v0x12b38d5f0_0 .net "pe_valid_in", 0 0, L_0x12b3e97a0;  1 drivers
v0x12b38d6c0_0 .net "pe_weight_in", 31 0, L_0x12b3e98c0;  1 drivers
S_0x12b35f180 .scope generate, "TOP_LEFT" "TOP_LEFT" 3 66, 3 66 0, S_0x12b34b6b0;
 .timescale -9 -12;
L_0x12b3e97a0 .functor BUFZ 1, o0x12001c0e0, C4<0>, C4<0>, C4<0>;
L_0x12b3e9850 .functor BUFZ 32, o0x12001bf60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3e98c0 .functor BUFZ 32, o0x12001c290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3e9970 .functor BUFZ 1, o0x12001bea0, C4<0>, C4<0>, C4<0>;
L_0x12b3e9a20 .functor BUFZ 1, o0x12001c1a0, C4<0>, C4<0>, C4<0>;
S_0x12b35ebe0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b34b6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b382170 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b38c520_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b38c5d0_0 .net "mac_out", 31 0, v0x12b38b1e0_0;  1 drivers
v0x12b38c670_0 .net "mult_out", 31 0, v0x12b38c120_0;  1 drivers
v0x12b38c760_0 .net "pe_accept_w_in", 0 0, L_0x12b3e9970;  alias, 1 drivers
v0x12b38c7f0_0 .net "pe_enabled", 0 0, L_0x12b3e9700;  1 drivers
v0x12b38c8c0_0 .net "pe_input_in", 31 0, L_0x12b3e9850;  alias, 1 drivers
v0x12b38c950_0 .var "pe_input_out", 31 0;
v0x12b38c9f0_0 .net "pe_psum_in", 31 0, L_0x120040520;  alias, 1 drivers
v0x12b38cab0_0 .var "pe_psum_out", 31 0;
v0x12b38cbd0_0 .net "pe_switch_in", 0 0, L_0x12b3e9a20;  alias, 1 drivers
v0x12b38cc70_0 .var "pe_switch_out", 0 0;
v0x12b38cd10_0 .net "pe_valid_in", 0 0, L_0x12b3e97a0;  alias, 1 drivers
v0x12b38cdb0_0 .var "pe_valid_out", 0 0;
v0x12b38ce50_0 .net "pe_weight_in", 31 0, L_0x12b3e98c0;  alias, 1 drivers
v0x12b38cf00_0 .var "pe_weight_out", 31 0;
v0x12b38cfb0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b38d050_0 .var "weight_reg_active", 31 0;
v0x12b38d1e0_0 .var "weight_reg_inactive", 31 0;
E_0x12b33d510 .event posedge, v0x12b38cfb0_0, v0x12b38c520_0;
S_0x12b3602a0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b35ebe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b37ed60 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b37eda0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b37ede0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b37ee20 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b38a3b0_0 .net "a", 31 0, v0x12b38c120_0;  alias, 1 drivers
v0x12b38a470_0 .net "a_exp", 7 0, L_0x12b3e76f0;  1 drivers
v0x12b38a510_0 .net "a_inf", 0 0, L_0x12b3e87d0;  1 drivers
v0x12b38a5a0_0 .net "a_mant", 22 0, L_0x12b3e7790;  1 drivers
v0x12b38a630_0 .var "a_mant_ext", 23 0;
v0x12b38a700_0 .net "a_nan", 0 0, L_0x12b3e7e70;  1 drivers
v0x12b38a790_0 .net "a_sign", 0 0, L_0x12b3e7650;  1 drivers
v0x12b38a830_0 .net "a_zero", 0 0, L_0x12b3e8e10;  1 drivers
v0x12b38a8d0_0 .net "b", 31 0, L_0x120040520;  alias, 1 drivers
v0x12b38a9e0_0 .net "b_exp", 7 0, L_0x12b3e78d0;  1 drivers
v0x12b38aa90_0 .net "b_inf", 0 0, L_0x12b3e8c00;  1 drivers
v0x12b38ab30_0 .net "b_mant", 22 0, L_0x12b3e7a20;  1 drivers
v0x12b38abe0_0 .var "b_mant_ext", 23 0;
v0x12b38ac90_0 .net "b_nan", 0 0, L_0x12b3e8330;  1 drivers
v0x12b38ad30_0 .net "b_sign", 0 0, L_0x12b3e7830;  1 drivers
v0x12b38add0_0 .net "b_zero", 0 0, L_0x12b3e9650;  1 drivers
v0x12b38ae70_0 .var "exp_diff", 7 0;
v0x12b38b000_0 .var/i "i", 31 0;
v0x12b38b090_0 .var "larger_exp", 7 0;
v0x12b38b140_0 .var "normalize_done", 0 0;
v0x12b38b1e0_0 .var "result", 31 0;
v0x12b38b290_0 .var "result_exp", 7 0;
v0x12b38b340_0 .var "result_sign", 0 0;
v0x12b38b3e0_0 .var "sum_mant", 24 0;
L_0x12b3e7650 .part v0x12b38c120_0, 31, 1;
L_0x12b3e76f0 .part v0x12b38c120_0, 23, 8;
L_0x12b3e7790 .part v0x12b38c120_0, 0, 23;
L_0x12b3e7830 .part L_0x120040520, 31, 1;
L_0x12b3e78d0 .part L_0x120040520, 23, 8;
L_0x12b3e7a20 .part L_0x120040520, 0, 23;
S_0x12b35fcc0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3602a0;
 .timescale -9 -12;
L_0x12b3e7e70 .functor AND 1, L_0x12b3e7ac0, L_0x12b3e7d30, C4<1>, C4<1>;
L_0x12b3e8330 .functor AND 1, L_0x12b3e7f60, L_0x12b3e8210, C4<1>, C4<1>;
L_0x12b3e87d0 .functor AND 1, L_0x12b3e83e0, L_0x12b3e8680, C4<1>, C4<1>;
L_0x12b3e8c00 .functor AND 1, L_0x12b3e8880, L_0x12b3e8ae0, C4<1>, C4<1>;
L_0x12b3e8e10 .functor AND 1, L_0x12b3e8cf0, L_0x12b3e8fa0, C4<1>, C4<1>;
L_0x12b3e9650 .functor AND 1, L_0x12b3e91c0, L_0x12b3e95b0, C4<1>, C4<1>;
v0x12b37f8f0_0 .net *"_ivl_10", 31 0, L_0x12b3e7be0;  1 drivers
L_0x120040058 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b388a70_0 .net *"_ivl_13", 8 0, L_0x120040058;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b388b10_0 .net/2u *"_ivl_14", 31 0, L_0x1200400a0;  1 drivers
v0x12b388ba0_0 .net *"_ivl_16", 0 0, L_0x12b3e7d30;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b388c30_0 .net/2u *"_ivl_20", 7 0, L_0x1200400e8;  1 drivers
v0x12b388d00_0 .net *"_ivl_22", 0 0, L_0x12b3e7f60;  1 drivers
v0x12b388d90_0 .net *"_ivl_24", 31 0, L_0x12b3e8080;  1 drivers
L_0x120040130 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b388e40_0 .net *"_ivl_27", 8 0, L_0x120040130;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b388ef0_0 .net/2u *"_ivl_28", 31 0, L_0x120040178;  1 drivers
v0x12b389000_0 .net *"_ivl_30", 0 0, L_0x12b3e8210;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3890a0_0 .net/2u *"_ivl_34", 7 0, L_0x1200401c0;  1 drivers
v0x12b389150_0 .net *"_ivl_36", 0 0, L_0x12b3e83e0;  1 drivers
v0x12b3891f0_0 .net *"_ivl_38", 31 0, L_0x12b3e8500;  1 drivers
L_0x120040208 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3892a0_0 .net *"_ivl_41", 8 0, L_0x120040208;  1 drivers
L_0x120040250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389350_0 .net/2u *"_ivl_42", 31 0, L_0x120040250;  1 drivers
v0x12b389400_0 .net *"_ivl_44", 0 0, L_0x12b3e8680;  1 drivers
L_0x120040298 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3894a0_0 .net/2u *"_ivl_48", 7 0, L_0x120040298;  1 drivers
v0x12b389630_0 .net *"_ivl_50", 0 0, L_0x12b3e8880;  1 drivers
v0x12b3896c0_0 .net *"_ivl_52", 31 0, L_0x12b3e8980;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389760_0 .net *"_ivl_55", 8 0, L_0x1200402e0;  1 drivers
L_0x120040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389810_0 .net/2u *"_ivl_56", 31 0, L_0x120040328;  1 drivers
v0x12b3898c0_0 .net *"_ivl_58", 0 0, L_0x12b3e8ae0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b389960_0 .net/2u *"_ivl_6", 7 0, L_0x120040010;  1 drivers
L_0x120040370 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b389a10_0 .net/2u *"_ivl_62", 7 0, L_0x120040370;  1 drivers
v0x12b389ac0_0 .net *"_ivl_64", 0 0, L_0x12b3e8cf0;  1 drivers
v0x12b389b60_0 .net *"_ivl_66", 31 0, L_0x12b3e8e80;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389c10_0 .net *"_ivl_69", 8 0, L_0x1200403b8;  1 drivers
L_0x120040400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389cc0_0 .net/2u *"_ivl_70", 31 0, L_0x120040400;  1 drivers
v0x12b389d70_0 .net *"_ivl_72", 0 0, L_0x12b3e8fa0;  1 drivers
L_0x120040448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b389e10_0 .net/2u *"_ivl_76", 7 0, L_0x120040448;  1 drivers
v0x12b389ec0_0 .net *"_ivl_78", 0 0, L_0x12b3e91c0;  1 drivers
v0x12b389f60_0 .net *"_ivl_8", 0 0, L_0x12b3e7ac0;  1 drivers
v0x12b38a000_0 .net *"_ivl_80", 31 0, L_0x12b3e92e0;  1 drivers
L_0x120040490 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b389550_0 .net *"_ivl_83", 8 0, L_0x120040490;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38a290_0 .net/2u *"_ivl_84", 31 0, L_0x1200404d8;  1 drivers
v0x12b38a320_0 .net *"_ivl_86", 0 0, L_0x12b3e95b0;  1 drivers
E_0x12b37e7f0/0 .event anyedge, v0x12b38a700_0, v0x12b38ac90_0, v0x12b38a510_0, v0x12b38aa90_0;
E_0x12b37e7f0/1 .event anyedge, v0x12b38a790_0, v0x12b38ad30_0, v0x12b38a830_0, v0x12b38add0_0;
E_0x12b37e7f0/2 .event anyedge, v0x12b38a8d0_0, v0x12b38a3b0_0, v0x12b38a470_0, v0x12b38a5a0_0;
E_0x12b37e7f0/3 .event anyedge, v0x12b38a9e0_0, v0x12b38ab30_0, v0x12b38b3e0_0, v0x12b38b3e0_0;
E_0x12b37e7f0/4 .event anyedge, v0x12b38b3e0_0;
E_0x12b37e7f0 .event/or E_0x12b37e7f0/0, E_0x12b37e7f0/1, E_0x12b37e7f0/2, E_0x12b37e7f0/3, E_0x12b37e7f0/4;
L_0x12b3e7ac0 .cmp/eq 8, L_0x12b3e76f0, L_0x120040010;
L_0x12b3e7be0 .concat [ 23 9 0 0], L_0x12b3e7790, L_0x120040058;
L_0x12b3e7d30 .cmp/ne 32, L_0x12b3e7be0, L_0x1200400a0;
L_0x12b3e7f60 .cmp/eq 8, L_0x12b3e78d0, L_0x1200400e8;
L_0x12b3e8080 .concat [ 23 9 0 0], L_0x12b3e7a20, L_0x120040130;
L_0x12b3e8210 .cmp/ne 32, L_0x12b3e8080, L_0x120040178;
L_0x12b3e83e0 .cmp/eq 8, L_0x12b3e76f0, L_0x1200401c0;
L_0x12b3e8500 .concat [ 23 9 0 0], L_0x12b3e7790, L_0x120040208;
L_0x12b3e8680 .cmp/eq 32, L_0x12b3e8500, L_0x120040250;
L_0x12b3e8880 .cmp/eq 8, L_0x12b3e78d0, L_0x120040298;
L_0x12b3e8980 .concat [ 23 9 0 0], L_0x12b3e7a20, L_0x1200402e0;
L_0x12b3e8ae0 .cmp/eq 32, L_0x12b3e8980, L_0x120040328;
L_0x12b3e8cf0 .cmp/eq 8, L_0x12b3e76f0, L_0x120040370;
L_0x12b3e8e80 .concat [ 23 9 0 0], L_0x12b3e7790, L_0x1200403b8;
L_0x12b3e8fa0 .cmp/eq 32, L_0x12b3e8e80, L_0x120040400;
L_0x12b3e91c0 .cmp/eq 8, L_0x12b3e78d0, L_0x120040448;
L_0x12b3e92e0 .concat [ 23 9 0 0], L_0x12b3e7a20, L_0x120040490;
L_0x12b3e95b0 .cmp/eq 32, L_0x12b3e92e0, L_0x1200404d8;
S_0x12b38b4e0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b35ebe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b38b650 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b38b690 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b38b6d0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b38b710 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b38b9b0_0 .net "a", 31 0, L_0x12b3e9850;  alias, 1 drivers
v0x12b38ba70_0 .var "a_e", 9 0;
v0x12b38bb20_0 .var "a_m", 23 0;
v0x12b38bbe0_0 .var "a_s", 0 0;
v0x12b38bc80_0 .net "b", 31 0, v0x12b38d050_0;  1 drivers
v0x12b38bd70_0 .var "b_e", 9 0;
v0x12b38be20_0 .var "b_m", 23 0;
v0x12b38bed0_0 .var "b_s", 0 0;
v0x12b38bf70_0 .var "guard_bit", 0 0;
v0x12b38c080_0 .var "product", 49 0;
v0x12b38c120_0 .var "result", 31 0;
v0x12b38c1e0_0 .var "round_bit", 0 0;
v0x12b38c270_0 .var "sticky", 0 0;
v0x12b38c300_0 .var "z_e", 9 0;
v0x12b38c390_0 .var "z_m", 23 0;
v0x12b38c430_0 .var "z_s", 0 0;
E_0x12b38b960/0 .event anyedge, v0x12b38b9b0_0, v0x12b38bc80_0, v0x12b38ba70_0, v0x12b38bb20_0;
E_0x12b38b960/1 .event anyedge, v0x12b38bd70_0, v0x12b38be20_0, v0x12b38bbe0_0, v0x12b38bed0_0;
E_0x12b38b960/2 .event anyedge, v0x12b38c080_0, v0x12b38c300_0, v0x12b38c390_0, v0x12b38bf70_0;
E_0x12b38b960/3 .event anyedge, v0x12b38c270_0, v0x12b38c1e0_0, v0x12b38c430_0;
E_0x12b38b960 .event/or E_0x12b38b960/0, E_0x12b38b960/1, E_0x12b38b960/2, E_0x12b38b960/3;
S_0x12b38d750 .scope generate, "COL[1]" "COL[1]" 3 56, 3 56 0, S_0x12b35d8a0;
 .timescale -9 -12;
P_0x12b38d910 .param/l "c" 1 3 56, +C4<01>;
v0x12b3930e0_0 .net "pe_accept_w_in", 0 0, L_0x12b3ebfb0;  1 drivers
v0x12b3931a0_0 .net "pe_input_in", 31 0, L_0x12b3ebe50;  1 drivers
L_0x120040a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b393230_0 .net "pe_psum_in", 31 0, L_0x120040a78;  1 drivers
v0x12b393300_0 .net "pe_switch_in_local", 0 0, L_0x12b3ec060;  1 drivers
v0x12b393390_0 .net "pe_valid_in", 0 0, L_0x12b3ebd60;  1 drivers
v0x12b393460_0 .net "pe_weight_in", 31 0, L_0x12b3ebf00;  1 drivers
S_0x12b38d990 .scope generate, "TOP_ROW" "TOP_ROW" 3 74, 3 74 0, S_0x12b38d750;
 .timescale -9 -12;
L_0x12b3ebd60 .functor BUFZ 1, v0x12b38cdb0_0, C4<0>, C4<0>, C4<0>;
L_0x12b3ebe50 .functor BUFZ 32, v0x12b38c950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3ebf00 .functor BUFZ 32, o0x12001c2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3ebfb0 .functor BUFZ 1, o0x12001bed0, C4<0>, C4<0>, C4<0>;
L_0x12b3ec060 .functor BUFZ 1, v0x12b38cc70_0, C4<0>, C4<0>, C4<0>;
S_0x12b38db50 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b38d750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b38dd20 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3922c0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b392360_0 .net "mac_out", 31 0, v0x12b390f80_0;  1 drivers
v0x12b392410_0 .net "mult_out", 31 0, v0x12b391ec0_0;  1 drivers
v0x12b392500_0 .net "pe_accept_w_in", 0 0, L_0x12b3ebfb0;  alias, 1 drivers
v0x12b392590_0 .net "pe_enabled", 0 0, L_0x12b3ebc80;  1 drivers
v0x12b392660_0 .net "pe_input_in", 31 0, L_0x12b3ebe50;  alias, 1 drivers
v0x12b3926f0_0 .var "pe_input_out", 31 0;
v0x12b392790_0 .net "pe_psum_in", 31 0, L_0x120040a78;  alias, 1 drivers
v0x12b392850_0 .var "pe_psum_out", 31 0;
v0x12b392970_0 .net "pe_switch_in", 0 0, L_0x12b3ec060;  alias, 1 drivers
v0x12b392a10_0 .var "pe_switch_out", 0 0;
v0x12b392ab0_0 .net "pe_valid_in", 0 0, L_0x12b3ebd60;  alias, 1 drivers
v0x12b392b50_0 .var "pe_valid_out", 0 0;
v0x12b392bf0_0 .net "pe_weight_in", 31 0, L_0x12b3ebf00;  alias, 1 drivers
v0x12b392ca0_0 .var "pe_weight_out", 31 0;
v0x12b392d50_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b392e00_0 .var "weight_reg_active", 31 0;
v0x12b392f90_0 .var "weight_reg_inactive", 31 0;
S_0x12b38e000 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b38db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b38e1c0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b38e200 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b38e240 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b38e280 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b390150_0 .net "a", 31 0, v0x12b391ec0_0;  alias, 1 drivers
v0x12b390210_0 .net "a_exp", 7 0, L_0x12b3e9ba0;  1 drivers
v0x12b3902b0_0 .net "a_inf", 0 0, L_0x12b3eacd0;  1 drivers
v0x12b390340_0 .net "a_mant", 22 0, L_0x12b3e9ce0;  1 drivers
v0x12b3903d0_0 .var "a_mant_ext", 23 0;
v0x12b3904a0_0 .net "a_nan", 0 0, L_0x12b3ea3d0;  1 drivers
v0x12b390530_0 .net "a_sign", 0 0, L_0x12b3e9b00;  1 drivers
v0x12b3905d0_0 .net "a_zero", 0 0, L_0x12b3eb310;  1 drivers
v0x12b390670_0 .net "b", 31 0, L_0x120040a78;  alias, 1 drivers
v0x12b390780_0 .net "b_exp", 7 0, L_0x12b3e9e40;  1 drivers
v0x12b390830_0 .net "b_inf", 0 0, L_0x12b3eb100;  1 drivers
v0x12b3908d0_0 .net "b_mant", 22 0, L_0x12b3e9fb0;  1 drivers
v0x12b390980_0 .var "b_mant_ext", 23 0;
v0x12b390a30_0 .net "b_nan", 0 0, L_0x12b3ea850;  1 drivers
v0x12b390ad0_0 .net "b_sign", 0 0, L_0x12b3e9da0;  1 drivers
v0x12b390b70_0 .net "b_zero", 0 0, L_0x12b3ebb90;  1 drivers
v0x12b390c10_0 .var "exp_diff", 7 0;
v0x12b390da0_0 .var/i "i", 31 0;
v0x12b390e30_0 .var "larger_exp", 7 0;
v0x12b390ee0_0 .var "normalize_done", 0 0;
v0x12b390f80_0 .var "result", 31 0;
v0x12b391030_0 .var "result_exp", 7 0;
v0x12b3910e0_0 .var "result_sign", 0 0;
v0x12b391180_0 .var "sum_mant", 24 0;
L_0x12b3e9b00 .part v0x12b391ec0_0, 31, 1;
L_0x12b3e9ba0 .part v0x12b391ec0_0, 23, 8;
L_0x12b3e9ce0 .part v0x12b391ec0_0, 0, 23;
L_0x12b3e9da0 .part L_0x120040a78, 31, 1;
L_0x12b3e9e40 .part L_0x120040a78, 23, 8;
L_0x12b3e9fb0 .part L_0x120040a78, 0, 23;
S_0x12b38e4a0 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b38e000;
 .timescale -9 -12;
L_0x12b3ea3d0 .functor AND 1, L_0x12b3ea050, L_0x12b3ea290, C4<1>, C4<1>;
L_0x12b3ea850 .functor AND 1, L_0x12b3ea4c0, L_0x12b3ea730, C4<1>, C4<1>;
L_0x12b3eacd0 .functor AND 1, L_0x12b3ea940, L_0x12b3eab40, C4<1>, C4<1>;
L_0x12b3eb100 .functor AND 1, L_0x12b3ead80, L_0x12b3eafe0, C4<1>, C4<1>;
L_0x12b3eb310 .functor AND 1, L_0x12b3eb1f0, L_0x12b3e94b0, C4<1>, C4<1>;
L_0x12b3ebb90 .functor AND 1, L_0x12b3eb7e0, L_0x12b3ebab0, C4<1>, C4<1>;
v0x12b38e750_0 .net *"_ivl_10", 31 0, L_0x12b3ea170;  1 drivers
L_0x1200405b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38e810_0 .net *"_ivl_13", 8 0, L_0x1200405b0;  1 drivers
L_0x1200405f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38e8b0_0 .net/2u *"_ivl_14", 31 0, L_0x1200405f8;  1 drivers
v0x12b38e940_0 .net *"_ivl_16", 0 0, L_0x12b3ea290;  1 drivers
L_0x120040640 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b38e9d0_0 .net/2u *"_ivl_20", 7 0, L_0x120040640;  1 drivers
v0x12b38eaa0_0 .net *"_ivl_22", 0 0, L_0x12b3ea4c0;  1 drivers
v0x12b38eb30_0 .net *"_ivl_24", 31 0, L_0x12b3ea5e0;  1 drivers
L_0x120040688 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38ebe0_0 .net *"_ivl_27", 8 0, L_0x120040688;  1 drivers
L_0x1200406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38ec90_0 .net/2u *"_ivl_28", 31 0, L_0x1200406d0;  1 drivers
v0x12b38eda0_0 .net *"_ivl_30", 0 0, L_0x12b3ea730;  1 drivers
L_0x120040718 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b38ee40_0 .net/2u *"_ivl_34", 7 0, L_0x120040718;  1 drivers
v0x12b38eef0_0 .net *"_ivl_36", 0 0, L_0x12b3ea940;  1 drivers
v0x12b38ef90_0 .net *"_ivl_38", 31 0, L_0x12b3eaa60;  1 drivers
L_0x120040760 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f040_0 .net *"_ivl_41", 8 0, L_0x120040760;  1 drivers
L_0x1200407a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f0f0_0 .net/2u *"_ivl_42", 31 0, L_0x1200407a8;  1 drivers
v0x12b38f1a0_0 .net *"_ivl_44", 0 0, L_0x12b3eab40;  1 drivers
L_0x1200407f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b38f240_0 .net/2u *"_ivl_48", 7 0, L_0x1200407f0;  1 drivers
v0x12b38f3d0_0 .net *"_ivl_50", 0 0, L_0x12b3ead80;  1 drivers
v0x12b38f460_0 .net *"_ivl_52", 31 0, L_0x12b3eae80;  1 drivers
L_0x120040838 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f500_0 .net *"_ivl_55", 8 0, L_0x120040838;  1 drivers
L_0x120040880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f5b0_0 .net/2u *"_ivl_56", 31 0, L_0x120040880;  1 drivers
v0x12b38f660_0 .net *"_ivl_58", 0 0, L_0x12b3eafe0;  1 drivers
L_0x120040568 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b38f700_0 .net/2u *"_ivl_6", 7 0, L_0x120040568;  1 drivers
L_0x1200408c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f7b0_0 .net/2u *"_ivl_62", 7 0, L_0x1200408c8;  1 drivers
v0x12b38f860_0 .net *"_ivl_64", 0 0, L_0x12b3eb1f0;  1 drivers
v0x12b38f900_0 .net *"_ivl_66", 31 0, L_0x12b3eb380;  1 drivers
L_0x120040910 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f9b0_0 .net *"_ivl_69", 8 0, L_0x120040910;  1 drivers
L_0x120040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38fa60_0 .net/2u *"_ivl_70", 31 0, L_0x120040958;  1 drivers
v0x12b38fb10_0 .net *"_ivl_72", 0 0, L_0x12b3e94b0;  1 drivers
L_0x1200409a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b38fbb0_0 .net/2u *"_ivl_76", 7 0, L_0x1200409a0;  1 drivers
v0x12b38fc60_0 .net *"_ivl_78", 0 0, L_0x12b3eb7e0;  1 drivers
v0x12b38fd00_0 .net *"_ivl_8", 0 0, L_0x12b3ea050;  1 drivers
v0x12b38fda0_0 .net *"_ivl_80", 31 0, L_0x12b3eb900;  1 drivers
L_0x1200409e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b38f2f0_0 .net *"_ivl_83", 8 0, L_0x1200409e8;  1 drivers
L_0x120040a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b390030_0 .net/2u *"_ivl_84", 31 0, L_0x120040a30;  1 drivers
v0x12b3900c0_0 .net *"_ivl_86", 0 0, L_0x12b3ebab0;  1 drivers
E_0x12b38e670/0 .event anyedge, v0x12b3904a0_0, v0x12b390a30_0, v0x12b3902b0_0, v0x12b390830_0;
E_0x12b38e670/1 .event anyedge, v0x12b390530_0, v0x12b390ad0_0, v0x12b3905d0_0, v0x12b390b70_0;
E_0x12b38e670/2 .event anyedge, v0x12b390670_0, v0x12b390150_0, v0x12b390210_0, v0x12b390340_0;
E_0x12b38e670/3 .event anyedge, v0x12b390780_0, v0x12b3908d0_0, v0x12b391180_0, v0x12b391180_0;
E_0x12b38e670/4 .event anyedge, v0x12b391180_0;
E_0x12b38e670 .event/or E_0x12b38e670/0, E_0x12b38e670/1, E_0x12b38e670/2, E_0x12b38e670/3, E_0x12b38e670/4;
L_0x12b3ea050 .cmp/eq 8, L_0x12b3e9ba0, L_0x120040568;
L_0x12b3ea170 .concat [ 23 9 0 0], L_0x12b3e9ce0, L_0x1200405b0;
L_0x12b3ea290 .cmp/ne 32, L_0x12b3ea170, L_0x1200405f8;
L_0x12b3ea4c0 .cmp/eq 8, L_0x12b3e9e40, L_0x120040640;
L_0x12b3ea5e0 .concat [ 23 9 0 0], L_0x12b3e9fb0, L_0x120040688;
L_0x12b3ea730 .cmp/ne 32, L_0x12b3ea5e0, L_0x1200406d0;
L_0x12b3ea940 .cmp/eq 8, L_0x12b3e9ba0, L_0x120040718;
L_0x12b3eaa60 .concat [ 23 9 0 0], L_0x12b3e9ce0, L_0x120040760;
L_0x12b3eab40 .cmp/eq 32, L_0x12b3eaa60, L_0x1200407a8;
L_0x12b3ead80 .cmp/eq 8, L_0x12b3e9e40, L_0x1200407f0;
L_0x12b3eae80 .concat [ 23 9 0 0], L_0x12b3e9fb0, L_0x120040838;
L_0x12b3eafe0 .cmp/eq 32, L_0x12b3eae80, L_0x120040880;
L_0x12b3eb1f0 .cmp/eq 8, L_0x12b3e9ba0, L_0x1200408c8;
L_0x12b3eb380 .concat [ 23 9 0 0], L_0x12b3e9ce0, L_0x120040910;
L_0x12b3e94b0 .cmp/eq 32, L_0x12b3eb380, L_0x120040958;
L_0x12b3eb7e0 .cmp/eq 8, L_0x12b3e9e40, L_0x1200409a0;
L_0x12b3eb900 .concat [ 23 9 0 0], L_0x12b3e9fb0, L_0x1200409e8;
L_0x12b3ebab0 .cmp/eq 32, L_0x12b3eb900, L_0x120040a30;
S_0x12b391280 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b38db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3913f0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b391430 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b391470 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3914b0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b391750_0 .net "a", 31 0, L_0x12b3ebe50;  alias, 1 drivers
v0x12b391810_0 .var "a_e", 9 0;
v0x12b3918c0_0 .var "a_m", 23 0;
v0x12b391980_0 .var "a_s", 0 0;
v0x12b391a20_0 .net "b", 31 0, v0x12b392e00_0;  1 drivers
v0x12b391b10_0 .var "b_e", 9 0;
v0x12b391bc0_0 .var "b_m", 23 0;
v0x12b391c70_0 .var "b_s", 0 0;
v0x12b391d10_0 .var "guard_bit", 0 0;
v0x12b391e20_0 .var "product", 49 0;
v0x12b391ec0_0 .var "result", 31 0;
v0x12b391f80_0 .var "round_bit", 0 0;
v0x12b392010_0 .var "sticky", 0 0;
v0x12b3920a0_0 .var "z_e", 9 0;
v0x12b392130_0 .var "z_m", 23 0;
v0x12b3921d0_0 .var "z_s", 0 0;
E_0x12b391700/0 .event anyedge, v0x12b391750_0, v0x12b391a20_0, v0x12b391810_0, v0x12b3918c0_0;
E_0x12b391700/1 .event anyedge, v0x12b391b10_0, v0x12b391bc0_0, v0x12b391980_0, v0x12b391c70_0;
E_0x12b391700/2 .event anyedge, v0x12b391e20_0, v0x12b3920a0_0, v0x12b392130_0, v0x12b391d10_0;
E_0x12b391700/3 .event anyedge, v0x12b392010_0, v0x12b391f80_0, v0x12b3921d0_0;
E_0x12b391700 .event/or E_0x12b391700/0, E_0x12b391700/1, E_0x12b391700/2, E_0x12b391700/3;
S_0x12b3934f0 .scope generate, "COL[2]" "COL[2]" 3 56, 3 56 0, S_0x12b35d8a0;
 .timescale -9 -12;
P_0x12b3936d0 .param/l "c" 1 3 56, +C4<010>;
v0x12b398eb0_0 .net "pe_accept_w_in", 0 0, L_0x12b3ee400;  1 drivers
v0x12b398f70_0 .net "pe_input_in", 31 0, L_0x12b3ee2a0;  1 drivers
L_0x120040fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b399000_0 .net "pe_psum_in", 31 0, L_0x120040fd0;  1 drivers
v0x12b3990d0_0 .net "pe_switch_in_local", 0 0, L_0x12b3ee4b0;  1 drivers
v0x12b399160_0 .net "pe_valid_in", 0 0, L_0x12b3ee1b0;  1 drivers
v0x12b399230_0 .net "pe_weight_in", 31 0, L_0x12b3ee350;  1 drivers
S_0x12b393750 .scope generate, "TOP_ROW" "TOP_ROW" 3 74, 3 74 0, S_0x12b3934f0;
 .timescale -9 -12;
L_0x12b3ee1b0 .functor BUFZ 1, v0x12b392b50_0, C4<0>, C4<0>, C4<0>;
L_0x12b3ee2a0 .functor BUFZ 32, v0x12b3926f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3ee350 .functor BUFZ 32, o0x12001c2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3ee400 .functor BUFZ 1, o0x12001bf00, C4<0>, C4<0>, C4<0>;
L_0x12b3ee4b0 .functor BUFZ 1, v0x12b392a10_0, C4<0>, C4<0>, C4<0>;
S_0x12b393910 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3934f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b393ad0 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b398070_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b398150_0 .net "mac_out", 31 0, v0x12b396d30_0;  1 drivers
v0x12b3981e0_0 .net "mult_out", 31 0, v0x12b397c70_0;  1 drivers
v0x12b3982d0_0 .net "pe_accept_w_in", 0 0, L_0x12b3ee400;  alias, 1 drivers
v0x12b398360_0 .net "pe_enabled", 0 0, L_0x12b3ee110;  1 drivers
v0x12b398430_0 .net "pe_input_in", 31 0, L_0x12b3ee2a0;  alias, 1 drivers
v0x12b3984c0_0 .var "pe_input_out", 31 0;
v0x12b398550_0 .net "pe_psum_in", 31 0, L_0x120040fd0;  alias, 1 drivers
v0x12b398610_0 .var "pe_psum_out", 31 0;
v0x12b398730_0 .net "pe_switch_in", 0 0, L_0x12b3ee4b0;  alias, 1 drivers
v0x12b3987d0_0 .var "pe_switch_out", 0 0;
v0x12b398870_0 .net "pe_valid_in", 0 0, L_0x12b3ee1b0;  alias, 1 drivers
v0x12b398910_0 .var "pe_valid_out", 0 0;
v0x12b3989b0_0 .net "pe_weight_in", 31 0, L_0x12b3ee350;  alias, 1 drivers
v0x12b398a60_0 .var "pe_weight_out", 31 0;
v0x12b398b10_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b398ba0_0 .var "weight_reg_active", 31 0;
v0x12b398d50_0 .var "weight_reg_inactive", 31 0;
S_0x12b393db0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b393910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b393f70 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b393fb0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b393ff0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b394030 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b395f00_0 .net "a", 31 0, v0x12b397c70_0;  alias, 1 drivers
v0x12b395fc0_0 .net "a_exp", 7 0, L_0x12b3ec220;  1 drivers
v0x12b396060_0 .net "a_inf", 0 0, L_0x12b3ed260;  1 drivers
v0x12b3960f0_0 .net "a_mant", 22 0, L_0x12b3ec340;  1 drivers
v0x12b396180_0 .var "a_mant_ext", 23 0;
v0x12b396250_0 .net "a_nan", 0 0, L_0x12b3ec960;  1 drivers
v0x12b3962e0_0 .net "a_sign", 0 0, L_0x12b3ec180;  1 drivers
v0x12b396380_0 .net "a_zero", 0 0, L_0x12b3ed8a0;  1 drivers
v0x12b396420_0 .net "b", 31 0, L_0x120040fd0;  alias, 1 drivers
v0x12b396530_0 .net "b_exp", 7 0, L_0x12b3ec480;  1 drivers
v0x12b3965e0_0 .net "b_inf", 0 0, L_0x12b3ed690;  1 drivers
v0x12b396680_0 .net "b_mant", 22 0, L_0x12b3ec5a0;  1 drivers
v0x12b396730_0 .var "b_mant_ext", 23 0;
v0x12b3967e0_0 .net "b_nan", 0 0, L_0x12b3ecde0;  1 drivers
v0x12b396880_0 .net "b_sign", 0 0, L_0x12b3ec3e0;  1 drivers
v0x12b396920_0 .net "b_zero", 0 0, L_0x12b3ee020;  1 drivers
v0x12b3969c0_0 .var "exp_diff", 7 0;
v0x12b396b50_0 .var/i "i", 31 0;
v0x12b396be0_0 .var "larger_exp", 7 0;
v0x12b396c90_0 .var "normalize_done", 0 0;
v0x12b396d30_0 .var "result", 31 0;
v0x12b396de0_0 .var "result_exp", 7 0;
v0x12b396e90_0 .var "result_sign", 0 0;
v0x12b396f30_0 .var "sum_mant", 24 0;
L_0x12b3ec180 .part v0x12b397c70_0, 31, 1;
L_0x12b3ec220 .part v0x12b397c70_0, 23, 8;
L_0x12b3ec340 .part v0x12b397c70_0, 0, 23;
L_0x12b3ec3e0 .part L_0x120040fd0, 31, 1;
L_0x12b3ec480 .part L_0x120040fd0, 23, 8;
L_0x12b3ec5a0 .part L_0x120040fd0, 0, 23;
S_0x12b394250 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b393db0;
 .timescale -9 -12;
L_0x12b3ec960 .functor AND 1, L_0x12b3ec640, L_0x12b3ec840, C4<1>, C4<1>;
L_0x12b3ecde0 .functor AND 1, L_0x12b3eca50, L_0x12b3eccc0, C4<1>, C4<1>;
L_0x12b3ed260 .functor AND 1, L_0x12b3eced0, L_0x12b3ed0d0, C4<1>, C4<1>;
L_0x12b3ed690 .functor AND 1, L_0x12b3ed310, L_0x12b3ed570, C4<1>, C4<1>;
L_0x12b3ed8a0 .functor AND 1, L_0x12b3ed780, L_0x12b3eda30, C4<1>, C4<1>;
L_0x12b3ee020 .functor AND 1, L_0x12b3edc50, L_0x12b3edf40, C4<1>, C4<1>;
v0x12b394500_0 .net *"_ivl_10", 31 0, L_0x12b3ec720;  1 drivers
L_0x120040b08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3945c0_0 .net *"_ivl_13", 8 0, L_0x120040b08;  1 drivers
L_0x120040b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b394660_0 .net/2u *"_ivl_14", 31 0, L_0x120040b50;  1 drivers
v0x12b3946f0_0 .net *"_ivl_16", 0 0, L_0x12b3ec840;  1 drivers
L_0x120040b98 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b394780_0 .net/2u *"_ivl_20", 7 0, L_0x120040b98;  1 drivers
v0x12b394850_0 .net *"_ivl_22", 0 0, L_0x12b3eca50;  1 drivers
v0x12b3948e0_0 .net *"_ivl_24", 31 0, L_0x12b3ecb70;  1 drivers
L_0x120040be0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b394990_0 .net *"_ivl_27", 8 0, L_0x120040be0;  1 drivers
L_0x120040c28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b394a40_0 .net/2u *"_ivl_28", 31 0, L_0x120040c28;  1 drivers
v0x12b394b50_0 .net *"_ivl_30", 0 0, L_0x12b3eccc0;  1 drivers
L_0x120040c70 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b394bf0_0 .net/2u *"_ivl_34", 7 0, L_0x120040c70;  1 drivers
v0x12b394ca0_0 .net *"_ivl_36", 0 0, L_0x12b3eced0;  1 drivers
v0x12b394d40_0 .net *"_ivl_38", 31 0, L_0x12b3ecff0;  1 drivers
L_0x120040cb8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b394df0_0 .net *"_ivl_41", 8 0, L_0x120040cb8;  1 drivers
L_0x120040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b394ea0_0 .net/2u *"_ivl_42", 31 0, L_0x120040d00;  1 drivers
v0x12b394f50_0 .net *"_ivl_44", 0 0, L_0x12b3ed0d0;  1 drivers
L_0x120040d48 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b394ff0_0 .net/2u *"_ivl_48", 7 0, L_0x120040d48;  1 drivers
v0x12b395180_0 .net *"_ivl_50", 0 0, L_0x12b3ed310;  1 drivers
v0x12b395210_0 .net *"_ivl_52", 31 0, L_0x12b3ed410;  1 drivers
L_0x120040d90 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3952b0_0 .net *"_ivl_55", 8 0, L_0x120040d90;  1 drivers
L_0x120040dd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b395360_0 .net/2u *"_ivl_56", 31 0, L_0x120040dd8;  1 drivers
v0x12b395410_0 .net *"_ivl_58", 0 0, L_0x12b3ed570;  1 drivers
L_0x120040ac0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3954b0_0 .net/2u *"_ivl_6", 7 0, L_0x120040ac0;  1 drivers
L_0x120040e20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b395560_0 .net/2u *"_ivl_62", 7 0, L_0x120040e20;  1 drivers
v0x12b395610_0 .net *"_ivl_64", 0 0, L_0x12b3ed780;  1 drivers
v0x12b3956b0_0 .net *"_ivl_66", 31 0, L_0x12b3ed910;  1 drivers
L_0x120040e68 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b395760_0 .net *"_ivl_69", 8 0, L_0x120040e68;  1 drivers
L_0x120040eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b395810_0 .net/2u *"_ivl_70", 31 0, L_0x120040eb0;  1 drivers
v0x12b3958c0_0 .net *"_ivl_72", 0 0, L_0x12b3eda30;  1 drivers
L_0x120040ef8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b395960_0 .net/2u *"_ivl_76", 7 0, L_0x120040ef8;  1 drivers
v0x12b395a10_0 .net *"_ivl_78", 0 0, L_0x12b3edc50;  1 drivers
v0x12b395ab0_0 .net *"_ivl_8", 0 0, L_0x12b3ec640;  1 drivers
v0x12b395b50_0 .net *"_ivl_80", 31 0, L_0x12b3edd70;  1 drivers
L_0x120040f40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3950a0_0 .net *"_ivl_83", 8 0, L_0x120040f40;  1 drivers
L_0x120040f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b395de0_0 .net/2u *"_ivl_84", 31 0, L_0x120040f88;  1 drivers
v0x12b395e70_0 .net *"_ivl_86", 0 0, L_0x12b3edf40;  1 drivers
E_0x12b394420/0 .event anyedge, v0x12b396250_0, v0x12b3967e0_0, v0x12b396060_0, v0x12b3965e0_0;
E_0x12b394420/1 .event anyedge, v0x12b3962e0_0, v0x12b396880_0, v0x12b396380_0, v0x12b396920_0;
E_0x12b394420/2 .event anyedge, v0x12b396420_0, v0x12b395f00_0, v0x12b395fc0_0, v0x12b3960f0_0;
E_0x12b394420/3 .event anyedge, v0x12b396530_0, v0x12b396680_0, v0x12b396f30_0, v0x12b396f30_0;
E_0x12b394420/4 .event anyedge, v0x12b396f30_0;
E_0x12b394420 .event/or E_0x12b394420/0, E_0x12b394420/1, E_0x12b394420/2, E_0x12b394420/3, E_0x12b394420/4;
L_0x12b3ec640 .cmp/eq 8, L_0x12b3ec220, L_0x120040ac0;
L_0x12b3ec720 .concat [ 23 9 0 0], L_0x12b3ec340, L_0x120040b08;
L_0x12b3ec840 .cmp/ne 32, L_0x12b3ec720, L_0x120040b50;
L_0x12b3eca50 .cmp/eq 8, L_0x12b3ec480, L_0x120040b98;
L_0x12b3ecb70 .concat [ 23 9 0 0], L_0x12b3ec5a0, L_0x120040be0;
L_0x12b3eccc0 .cmp/ne 32, L_0x12b3ecb70, L_0x120040c28;
L_0x12b3eced0 .cmp/eq 8, L_0x12b3ec220, L_0x120040c70;
L_0x12b3ecff0 .concat [ 23 9 0 0], L_0x12b3ec340, L_0x120040cb8;
L_0x12b3ed0d0 .cmp/eq 32, L_0x12b3ecff0, L_0x120040d00;
L_0x12b3ed310 .cmp/eq 8, L_0x12b3ec480, L_0x120040d48;
L_0x12b3ed410 .concat [ 23 9 0 0], L_0x12b3ec5a0, L_0x120040d90;
L_0x12b3ed570 .cmp/eq 32, L_0x12b3ed410, L_0x120040dd8;
L_0x12b3ed780 .cmp/eq 8, L_0x12b3ec220, L_0x120040e20;
L_0x12b3ed910 .concat [ 23 9 0 0], L_0x12b3ec340, L_0x120040e68;
L_0x12b3eda30 .cmp/eq 32, L_0x12b3ed910, L_0x120040eb0;
L_0x12b3edc50 .cmp/eq 8, L_0x12b3ec480, L_0x120040ef8;
L_0x12b3edd70 .concat [ 23 9 0 0], L_0x12b3ec5a0, L_0x120040f40;
L_0x12b3edf40 .cmp/eq 32, L_0x12b3edd70, L_0x120040f88;
S_0x12b397030 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b393910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3971a0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3971e0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b397220 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b397260 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b397500_0 .net "a", 31 0, L_0x12b3ee2a0;  alias, 1 drivers
v0x12b3975c0_0 .var "a_e", 9 0;
v0x12b397670_0 .var "a_m", 23 0;
v0x12b397730_0 .var "a_s", 0 0;
v0x12b3977d0_0 .net "b", 31 0, v0x12b398ba0_0;  1 drivers
v0x12b3978c0_0 .var "b_e", 9 0;
v0x12b397970_0 .var "b_m", 23 0;
v0x12b397a20_0 .var "b_s", 0 0;
v0x12b397ac0_0 .var "guard_bit", 0 0;
v0x12b397bd0_0 .var "product", 49 0;
v0x12b397c70_0 .var "result", 31 0;
v0x12b397d30_0 .var "round_bit", 0 0;
v0x12b397dc0_0 .var "sticky", 0 0;
v0x12b397e50_0 .var "z_e", 9 0;
v0x12b397ee0_0 .var "z_m", 23 0;
v0x12b397f80_0 .var "z_s", 0 0;
E_0x12b3974b0/0 .event anyedge, v0x12b397500_0, v0x12b3977d0_0, v0x12b3975c0_0, v0x12b397670_0;
E_0x12b3974b0/1 .event anyedge, v0x12b3978c0_0, v0x12b397970_0, v0x12b397730_0, v0x12b397a20_0;
E_0x12b3974b0/2 .event anyedge, v0x12b397bd0_0, v0x12b397e50_0, v0x12b397ee0_0, v0x12b397ac0_0;
E_0x12b3974b0/3 .event anyedge, v0x12b397dc0_0, v0x12b397d30_0, v0x12b397f80_0;
E_0x12b3974b0 .event/or E_0x12b3974b0/0, E_0x12b3974b0/1, E_0x12b3974b0/2, E_0x12b3974b0/3;
S_0x12b3992c0 .scope generate, "COL[3]" "COL[3]" 3 56, 3 56 0, S_0x12b35d8a0;
 .timescale -9 -12;
P_0x12b399480 .param/l "c" 1 3 56, +C4<011>;
v0x12b39ec30_0 .net "pe_accept_w_in", 0 0, L_0x12b3f06c0;  1 drivers
v0x12b39ecf0_0 .net "pe_input_in", 31 0, L_0x12b3f0560;  1 drivers
L_0x120041528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39ed80_0 .net "pe_psum_in", 31 0, L_0x120041528;  1 drivers
v0x12b39ee50_0 .net "pe_switch_in_local", 0 0, L_0x12b3f0770;  1 drivers
v0x12b39eee0_0 .net "pe_valid_in", 0 0, L_0x12b3f04b0;  1 drivers
v0x12b39efb0_0 .net "pe_weight_in", 31 0, L_0x12b3f0610;  1 drivers
S_0x12b399500 .scope generate, "TOP_ROW" "TOP_ROW" 3 74, 3 74 0, S_0x12b3992c0;
 .timescale -9 -12;
L_0x12b3f04b0 .functor BUFZ 1, v0x12b398910_0, C4<0>, C4<0>, C4<0>;
L_0x12b3f0560 .functor BUFZ 32, v0x12b3984c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f0610 .functor BUFZ 32, o0x12001c320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f06c0 .functor BUFZ 1, o0x12001bf30, C4<0>, C4<0>, C4<0>;
L_0x12b3f0770 .functor BUFZ 1, v0x12b3987d0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3996c0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3992c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b399890 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b39de30_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b39ded0_0 .net "mac_out", 31 0, v0x12b39caf0_0;  1 drivers
v0x12b39df70_0 .net "mult_out", 31 0, v0x12b39da30_0;  1 drivers
v0x12b39e060_0 .net "pe_accept_w_in", 0 0, L_0x12b3f06c0;  alias, 1 drivers
v0x12b39e0f0_0 .net "pe_enabled", 0 0, L_0x12b3f0390;  1 drivers
v0x12b39e1c0_0 .net "pe_input_in", 31 0, L_0x12b3f0560;  alias, 1 drivers
v0x12b39e250_0 .var "pe_input_out", 31 0;
v0x12b39e2f0_0 .net "pe_psum_in", 31 0, L_0x120041528;  alias, 1 drivers
v0x12b39e3b0_0 .var "pe_psum_out", 31 0;
v0x12b39e4d0_0 .net "pe_switch_in", 0 0, L_0x12b3f0770;  alias, 1 drivers
v0x12b39e570_0 .var "pe_switch_out", 0 0;
v0x12b39e610_0 .net "pe_valid_in", 0 0, L_0x12b3f04b0;  alias, 1 drivers
v0x12b39e6b0_0 .var "pe_valid_out", 0 0;
v0x12b39e750_0 .net "pe_weight_in", 31 0, L_0x12b3f0610;  alias, 1 drivers
v0x12b39e800_0 .var "pe_weight_out", 31 0;
v0x12b39e8b0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b39e940_0 .var "weight_reg_active", 31 0;
v0x12b39ead0_0 .var "weight_reg_inactive", 31 0;
S_0x12b399b70 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3996c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b399d30 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b399d70 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b399db0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b399df0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b39bcc0_0 .net "a", 31 0, v0x12b39da30_0;  alias, 1 drivers
v0x12b39bd80_0 .net "a_exp", 7 0, L_0x12b3ee640;  1 drivers
v0x12b39be20_0 .net "a_inf", 0 0, L_0x12b3eb630;  1 drivers
v0x12b39beb0_0 .net "a_mant", 22 0, L_0x12b3ee760;  1 drivers
v0x12b39bf40_0 .var "a_mant_ext", 23 0;
v0x12b39c010_0 .net "a_nan", 0 0, L_0x12b3eede0;  1 drivers
v0x12b39c0a0_0 .net "a_sign", 0 0, L_0x12b3ee5a0;  1 drivers
v0x12b39c140_0 .net "a_zero", 0 0, L_0x12b3efb20;  1 drivers
v0x12b39c1e0_0 .net "b", 31 0, L_0x120041528;  alias, 1 drivers
v0x12b39c2f0_0 .net "b_exp", 7 0, L_0x12b3ee8a0;  1 drivers
v0x12b39c3a0_0 .net "b_inf", 0 0, L_0x12b3ef910;  1 drivers
v0x12b39c440_0 .net "b_mant", 22 0, L_0x12b3ee9c0;  1 drivers
v0x12b39c4f0_0 .var "b_mant_ext", 23 0;
v0x12b39c5a0_0 .net "b_nan", 0 0, L_0x12b3ef260;  1 drivers
v0x12b39c640_0 .net "b_sign", 0 0, L_0x12b3ee800;  1 drivers
v0x12b39c6e0_0 .net "b_zero", 0 0, L_0x12b3f02a0;  1 drivers
v0x12b39c780_0 .var "exp_diff", 7 0;
v0x12b39c910_0 .var/i "i", 31 0;
v0x12b39c9a0_0 .var "larger_exp", 7 0;
v0x12b39ca50_0 .var "normalize_done", 0 0;
v0x12b39caf0_0 .var "result", 31 0;
v0x12b39cba0_0 .var "result_exp", 7 0;
v0x12b39cc50_0 .var "result_sign", 0 0;
v0x12b39ccf0_0 .var "sum_mant", 24 0;
L_0x12b3ee5a0 .part v0x12b39da30_0, 31, 1;
L_0x12b3ee640 .part v0x12b39da30_0, 23, 8;
L_0x12b3ee760 .part v0x12b39da30_0, 0, 23;
L_0x12b3ee800 .part L_0x120041528, 31, 1;
L_0x12b3ee8a0 .part L_0x120041528, 23, 8;
L_0x12b3ee9c0 .part L_0x120041528, 0, 23;
S_0x12b39a010 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b399b70;
 .timescale -9 -12;
L_0x12b3eede0 .functor AND 1, L_0x12b3eea60, L_0x12b3eeca0, C4<1>, C4<1>;
L_0x12b3ef260 .functor AND 1, L_0x12b3eeed0, L_0x12b3ef140, C4<1>, C4<1>;
L_0x12b3eb630 .functor AND 1, L_0x12b3ef350, L_0x12b3eb4a0, C4<1>, C4<1>;
L_0x12b3ef910 .functor AND 1, L_0x12b3ef590, L_0x12b3ef7f0, C4<1>, C4<1>;
L_0x12b3efb20 .functor AND 1, L_0x12b3efa00, L_0x12b3efcb0, C4<1>, C4<1>;
L_0x12b3f02a0 .functor AND 1, L_0x12b3efed0, L_0x12b3f01c0, C4<1>, C4<1>;
v0x12b39a2c0_0 .net *"_ivl_10", 31 0, L_0x12b3eeb80;  1 drivers
L_0x120041060 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39a380_0 .net *"_ivl_13", 8 0, L_0x120041060;  1 drivers
L_0x1200410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39a420_0 .net/2u *"_ivl_14", 31 0, L_0x1200410a8;  1 drivers
v0x12b39a4b0_0 .net *"_ivl_16", 0 0, L_0x12b3eeca0;  1 drivers
L_0x1200410f0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b39a540_0 .net/2u *"_ivl_20", 7 0, L_0x1200410f0;  1 drivers
v0x12b39a610_0 .net *"_ivl_22", 0 0, L_0x12b3eeed0;  1 drivers
v0x12b39a6a0_0 .net *"_ivl_24", 31 0, L_0x12b3eeff0;  1 drivers
L_0x120041138 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39a750_0 .net *"_ivl_27", 8 0, L_0x120041138;  1 drivers
L_0x120041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39a800_0 .net/2u *"_ivl_28", 31 0, L_0x120041180;  1 drivers
v0x12b39a910_0 .net *"_ivl_30", 0 0, L_0x12b3ef140;  1 drivers
L_0x1200411c8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b39a9b0_0 .net/2u *"_ivl_34", 7 0, L_0x1200411c8;  1 drivers
v0x12b39aa60_0 .net *"_ivl_36", 0 0, L_0x12b3ef350;  1 drivers
v0x12b39ab00_0 .net *"_ivl_38", 31 0, L_0x12b3ef470;  1 drivers
L_0x120041210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39abb0_0 .net *"_ivl_41", 8 0, L_0x120041210;  1 drivers
L_0x120041258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39ac60_0 .net/2u *"_ivl_42", 31 0, L_0x120041258;  1 drivers
v0x12b39ad10_0 .net *"_ivl_44", 0 0, L_0x12b3eb4a0;  1 drivers
L_0x1200412a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b39adb0_0 .net/2u *"_ivl_48", 7 0, L_0x1200412a0;  1 drivers
v0x12b39af40_0 .net *"_ivl_50", 0 0, L_0x12b3ef590;  1 drivers
v0x12b39afd0_0 .net *"_ivl_52", 31 0, L_0x12b3ef690;  1 drivers
L_0x1200412e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b070_0 .net *"_ivl_55", 8 0, L_0x1200412e8;  1 drivers
L_0x120041330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b120_0 .net/2u *"_ivl_56", 31 0, L_0x120041330;  1 drivers
v0x12b39b1d0_0 .net *"_ivl_58", 0 0, L_0x12b3ef7f0;  1 drivers
L_0x120041018 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b39b270_0 .net/2u *"_ivl_6", 7 0, L_0x120041018;  1 drivers
L_0x120041378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b320_0 .net/2u *"_ivl_62", 7 0, L_0x120041378;  1 drivers
v0x12b39b3d0_0 .net *"_ivl_64", 0 0, L_0x12b3efa00;  1 drivers
v0x12b39b470_0 .net *"_ivl_66", 31 0, L_0x12b3efb90;  1 drivers
L_0x1200413c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b520_0 .net *"_ivl_69", 8 0, L_0x1200413c0;  1 drivers
L_0x120041408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b5d0_0 .net/2u *"_ivl_70", 31 0, L_0x120041408;  1 drivers
v0x12b39b680_0 .net *"_ivl_72", 0 0, L_0x12b3efcb0;  1 drivers
L_0x120041450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b39b720_0 .net/2u *"_ivl_76", 7 0, L_0x120041450;  1 drivers
v0x12b39b7d0_0 .net *"_ivl_78", 0 0, L_0x12b3efed0;  1 drivers
v0x12b39b870_0 .net *"_ivl_8", 0 0, L_0x12b3eea60;  1 drivers
v0x12b39b910_0 .net *"_ivl_80", 31 0, L_0x12b3efff0;  1 drivers
L_0x120041498 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39ae60_0 .net *"_ivl_83", 8 0, L_0x120041498;  1 drivers
L_0x1200414e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b39bba0_0 .net/2u *"_ivl_84", 31 0, L_0x1200414e0;  1 drivers
v0x12b39bc30_0 .net *"_ivl_86", 0 0, L_0x12b3f01c0;  1 drivers
E_0x12b39a1e0/0 .event anyedge, v0x12b39c010_0, v0x12b39c5a0_0, v0x12b39be20_0, v0x12b39c3a0_0;
E_0x12b39a1e0/1 .event anyedge, v0x12b39c0a0_0, v0x12b39c640_0, v0x12b39c140_0, v0x12b39c6e0_0;
E_0x12b39a1e0/2 .event anyedge, v0x12b39c1e0_0, v0x12b39bcc0_0, v0x12b39bd80_0, v0x12b39beb0_0;
E_0x12b39a1e0/3 .event anyedge, v0x12b39c2f0_0, v0x12b39c440_0, v0x12b39ccf0_0, v0x12b39ccf0_0;
E_0x12b39a1e0/4 .event anyedge, v0x12b39ccf0_0;
E_0x12b39a1e0 .event/or E_0x12b39a1e0/0, E_0x12b39a1e0/1, E_0x12b39a1e0/2, E_0x12b39a1e0/3, E_0x12b39a1e0/4;
L_0x12b3eea60 .cmp/eq 8, L_0x12b3ee640, L_0x120041018;
L_0x12b3eeb80 .concat [ 23 9 0 0], L_0x12b3ee760, L_0x120041060;
L_0x12b3eeca0 .cmp/ne 32, L_0x12b3eeb80, L_0x1200410a8;
L_0x12b3eeed0 .cmp/eq 8, L_0x12b3ee8a0, L_0x1200410f0;
L_0x12b3eeff0 .concat [ 23 9 0 0], L_0x12b3ee9c0, L_0x120041138;
L_0x12b3ef140 .cmp/ne 32, L_0x12b3eeff0, L_0x120041180;
L_0x12b3ef350 .cmp/eq 8, L_0x12b3ee640, L_0x1200411c8;
L_0x12b3ef470 .concat [ 23 9 0 0], L_0x12b3ee760, L_0x120041210;
L_0x12b3eb4a0 .cmp/eq 32, L_0x12b3ef470, L_0x120041258;
L_0x12b3ef590 .cmp/eq 8, L_0x12b3ee8a0, L_0x1200412a0;
L_0x12b3ef690 .concat [ 23 9 0 0], L_0x12b3ee9c0, L_0x1200412e8;
L_0x12b3ef7f0 .cmp/eq 32, L_0x12b3ef690, L_0x120041330;
L_0x12b3efa00 .cmp/eq 8, L_0x12b3ee640, L_0x120041378;
L_0x12b3efb90 .concat [ 23 9 0 0], L_0x12b3ee760, L_0x1200413c0;
L_0x12b3efcb0 .cmp/eq 32, L_0x12b3efb90, L_0x120041408;
L_0x12b3efed0 .cmp/eq 8, L_0x12b3ee8a0, L_0x120041450;
L_0x12b3efff0 .concat [ 23 9 0 0], L_0x12b3ee9c0, L_0x120041498;
L_0x12b3f01c0 .cmp/eq 32, L_0x12b3efff0, L_0x1200414e0;
S_0x12b39cdf0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3996c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b39cf60 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b39cfa0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b39cfe0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b39d020 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b39d2c0_0 .net "a", 31 0, L_0x12b3f0560;  alias, 1 drivers
v0x12b39d380_0 .var "a_e", 9 0;
v0x12b39d430_0 .var "a_m", 23 0;
v0x12b39d4f0_0 .var "a_s", 0 0;
v0x12b39d590_0 .net "b", 31 0, v0x12b39e940_0;  1 drivers
v0x12b39d680_0 .var "b_e", 9 0;
v0x12b39d730_0 .var "b_m", 23 0;
v0x12b39d7e0_0 .var "b_s", 0 0;
v0x12b39d880_0 .var "guard_bit", 0 0;
v0x12b39d990_0 .var "product", 49 0;
v0x12b39da30_0 .var "result", 31 0;
v0x12b39daf0_0 .var "round_bit", 0 0;
v0x12b39db80_0 .var "sticky", 0 0;
v0x12b39dc10_0 .var "z_e", 9 0;
v0x12b39dca0_0 .var "z_m", 23 0;
v0x12b39dd40_0 .var "z_s", 0 0;
E_0x12b39d270/0 .event anyedge, v0x12b39d2c0_0, v0x12b39d590_0, v0x12b39d380_0, v0x12b39d430_0;
E_0x12b39d270/1 .event anyedge, v0x12b39d680_0, v0x12b39d730_0, v0x12b39d4f0_0, v0x12b39d7e0_0;
E_0x12b39d270/2 .event anyedge, v0x12b39d990_0, v0x12b39dc10_0, v0x12b39dca0_0, v0x12b39d880_0;
E_0x12b39d270/3 .event anyedge, v0x12b39db80_0, v0x12b39daf0_0, v0x12b39dd40_0;
E_0x12b39d270 .event/or E_0x12b39d270/0, E_0x12b39d270/1, E_0x12b39d270/2, E_0x12b39d270/3;
S_0x12b39f040 .scope generate, "ROW[1]" "ROW[1]" 3 55, 3 55 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b39f200 .param/l "r" 1 3 55, +C4<01>;
S_0x12b39f280 .scope generate, "COL[0]" "COL[0]" 3 56, 3 56 0, S_0x12b39f040;
 .timescale -9 -12;
P_0x12b39f450 .param/l "c" 1 3 56, +C4<00>;
v0x12b3a4ca0_0 .net "pe_accept_w_in", 0 0, L_0x12b3f2bd0;  1 drivers
v0x12b3a4d60_0 .net "pe_input_in", 31 0, L_0x12b3f29c0;  1 drivers
v0x12b3a4df0_0 .net "pe_psum_in", 31 0, L_0x12b3f2a30;  1 drivers
v0x12b3a4ec0_0 .net "pe_switch_in_local", 0 0, L_0x12b3f2cf0;  1 drivers
v0x12b3a4f50_0 .net "pe_valid_in", 0 0, L_0x12b3f2910;  1 drivers
v0x12b3a5020_0 .net "pe_weight_in", 31 0, L_0x12b3f2ae0;  1 drivers
S_0x12b39f4f0 .scope generate, "LEFT_COL" "LEFT_COL" 3 82, 3 82 0, S_0x12b39f280;
 .timescale -9 -12;
L_0x12b3f2910 .functor BUFZ 1, o0x12001c110, C4<0>, C4<0>, C4<0>;
L_0x12b3f29c0 .functor BUFZ 32, o0x12001bf90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f2a30 .functor BUFZ 32, v0x12b38cab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f2ae0 .functor BUFZ 32, v0x12b38cf00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f2bd0 .functor BUFZ 1, o0x12001bea0, C4<0>, C4<0>, C4<0>;
L_0x12b3f2cf0 .functor BUFZ 1, v0x12b38cc70_0, C4<0>, C4<0>, C4<0>;
S_0x12b39f6b0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b39f280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b39f880 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3a3e20_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3a3f40_0 .net "mac_out", 31 0, v0x12b3a2ae0_0;  1 drivers
v0x12b3a3fd0_0 .net "mult_out", 31 0, v0x12b3a3a20_0;  1 drivers
v0x12b3a40a0_0 .net "pe_accept_w_in", 0 0, L_0x12b3f2bd0;  alias, 1 drivers
v0x12b3a4130_0 .net "pe_enabled", 0 0, L_0x12b3f2840;  1 drivers
v0x12b3a4200_0 .net "pe_input_in", 31 0, L_0x12b3f29c0;  alias, 1 drivers
v0x12b3a4290_0 .var "pe_input_out", 31 0;
v0x12b3a4320_0 .net "pe_psum_in", 31 0, L_0x12b3f2a30;  alias, 1 drivers
v0x12b3a43e0_0 .var "pe_psum_out", 31 0;
v0x12b3a4500_0 .net "pe_switch_in", 0 0, L_0x12b3f2cf0;  alias, 1 drivers
v0x12b3a45a0_0 .var "pe_switch_out", 0 0;
v0x12b3a4640_0 .net "pe_valid_in", 0 0, L_0x12b3f2910;  alias, 1 drivers
v0x12b3a46e0_0 .var "pe_valid_out", 0 0;
v0x12b3a4780_0 .net "pe_weight_in", 31 0, L_0x12b3f2ae0;  alias, 1 drivers
v0x12b3a4830_0 .var "pe_weight_out", 31 0;
v0x12b3a48e0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3a49f0_0 .var "weight_reg_active", 31 0;
v0x12b3a4b80_0 .var "weight_reg_inactive", 31 0;
S_0x12b39fb60 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b39f6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b39fd20 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b39fd60 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b39fda0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b39fde0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3a1cb0_0 .net "a", 31 0, v0x12b3a3a20_0;  alias, 1 drivers
v0x12b3a1d70_0 .net "a_exp", 7 0, L_0x12b3f0930;  1 drivers
v0x12b3a1e10_0 .net "a_inf", 0 0, L_0x12b3f1990;  1 drivers
v0x12b3a1ea0_0 .net "a_mant", 22 0, L_0x12b3f0a50;  1 drivers
v0x12b3a1f30_0 .var "a_mant_ext", 23 0;
v0x12b3a2000_0 .net "a_nan", 0 0, L_0x12b3f1090;  1 drivers
v0x12b3a2090_0 .net "a_sign", 0 0, L_0x12b3f0890;  1 drivers
v0x12b3a2130_0 .net "a_zero", 0 0, L_0x12b3f1fd0;  1 drivers
v0x12b3a21d0_0 .net "b", 31 0, L_0x12b3f2a30;  alias, 1 drivers
v0x12b3a22e0_0 .net "b_exp", 7 0, L_0x12b3f0b90;  1 drivers
v0x12b3a2390_0 .net "b_inf", 0 0, L_0x12b3f1dc0;  1 drivers
v0x12b3a2430_0 .net "b_mant", 22 0, L_0x12b3f0cb0;  1 drivers
v0x12b3a24e0_0 .var "b_mant_ext", 23 0;
v0x12b3a2590_0 .net "b_nan", 0 0, L_0x12b3f1510;  1 drivers
v0x12b3a2630_0 .net "b_sign", 0 0, L_0x12b3f0af0;  1 drivers
v0x12b3a26d0_0 .net "b_zero", 0 0, L_0x12b3f2750;  1 drivers
v0x12b3a2770_0 .var "exp_diff", 7 0;
v0x12b3a2900_0 .var/i "i", 31 0;
v0x12b3a2990_0 .var "larger_exp", 7 0;
v0x12b3a2a40_0 .var "normalize_done", 0 0;
v0x12b3a2ae0_0 .var "result", 31 0;
v0x12b3a2b90_0 .var "result_exp", 7 0;
v0x12b3a2c40_0 .var "result_sign", 0 0;
v0x12b3a2ce0_0 .var "sum_mant", 24 0;
L_0x12b3f0890 .part v0x12b3a3a20_0, 31, 1;
L_0x12b3f0930 .part v0x12b3a3a20_0, 23, 8;
L_0x12b3f0a50 .part v0x12b3a3a20_0, 0, 23;
L_0x12b3f0af0 .part L_0x12b3f2a30, 31, 1;
L_0x12b3f0b90 .part L_0x12b3f2a30, 23, 8;
L_0x12b3f0cb0 .part L_0x12b3f2a30, 0, 23;
S_0x12b3a0000 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b39fb60;
 .timescale -9 -12;
L_0x12b3f1090 .functor AND 1, L_0x12b3f0d50, L_0x12b3f0f50, C4<1>, C4<1>;
L_0x12b3f1510 .functor AND 1, L_0x12b3f1180, L_0x12b3f13f0, C4<1>, C4<1>;
L_0x12b3f1990 .functor AND 1, L_0x12b3f1600, L_0x12b3f1800, C4<1>, C4<1>;
L_0x12b3f1dc0 .functor AND 1, L_0x12b3f1a40, L_0x12b3f1ca0, C4<1>, C4<1>;
L_0x12b3f1fd0 .functor AND 1, L_0x12b3f1eb0, L_0x12b3f2160, C4<1>, C4<1>;
L_0x12b3f2750 .functor AND 1, L_0x12b3f2380, L_0x12b3f2670, C4<1>, C4<1>;
v0x12b3a02b0_0 .net *"_ivl_10", 31 0, L_0x12b3f0e30;  1 drivers
L_0x1200415b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0370_0 .net *"_ivl_13", 8 0, L_0x1200415b8;  1 drivers
L_0x120041600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0410_0 .net/2u *"_ivl_14", 31 0, L_0x120041600;  1 drivers
v0x12b3a04a0_0 .net *"_ivl_16", 0 0, L_0x12b3f0f50;  1 drivers
L_0x120041648 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a0530_0 .net/2u *"_ivl_20", 7 0, L_0x120041648;  1 drivers
v0x12b3a0600_0 .net *"_ivl_22", 0 0, L_0x12b3f1180;  1 drivers
v0x12b3a0690_0 .net *"_ivl_24", 31 0, L_0x12b3f12a0;  1 drivers
L_0x120041690 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0740_0 .net *"_ivl_27", 8 0, L_0x120041690;  1 drivers
L_0x1200416d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a07f0_0 .net/2u *"_ivl_28", 31 0, L_0x1200416d8;  1 drivers
v0x12b3a0900_0 .net *"_ivl_30", 0 0, L_0x12b3f13f0;  1 drivers
L_0x120041720 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a09a0_0 .net/2u *"_ivl_34", 7 0, L_0x120041720;  1 drivers
v0x12b3a0a50_0 .net *"_ivl_36", 0 0, L_0x12b3f1600;  1 drivers
v0x12b3a0af0_0 .net *"_ivl_38", 31 0, L_0x12b3f1720;  1 drivers
L_0x120041768 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0ba0_0 .net *"_ivl_41", 8 0, L_0x120041768;  1 drivers
L_0x1200417b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0c50_0 .net/2u *"_ivl_42", 31 0, L_0x1200417b0;  1 drivers
v0x12b3a0d00_0 .net *"_ivl_44", 0 0, L_0x12b3f1800;  1 drivers
L_0x1200417f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a0da0_0 .net/2u *"_ivl_48", 7 0, L_0x1200417f8;  1 drivers
v0x12b3a0f30_0 .net *"_ivl_50", 0 0, L_0x12b3f1a40;  1 drivers
v0x12b3a0fc0_0 .net *"_ivl_52", 31 0, L_0x12b3f1b40;  1 drivers
L_0x120041840 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1060_0 .net *"_ivl_55", 8 0, L_0x120041840;  1 drivers
L_0x120041888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1110_0 .net/2u *"_ivl_56", 31 0, L_0x120041888;  1 drivers
v0x12b3a11c0_0 .net *"_ivl_58", 0 0, L_0x12b3f1ca0;  1 drivers
L_0x120041570 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a1260_0 .net/2u *"_ivl_6", 7 0, L_0x120041570;  1 drivers
L_0x1200418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1310_0 .net/2u *"_ivl_62", 7 0, L_0x1200418d0;  1 drivers
v0x12b3a13c0_0 .net *"_ivl_64", 0 0, L_0x12b3f1eb0;  1 drivers
v0x12b3a1460_0 .net *"_ivl_66", 31 0, L_0x12b3f2040;  1 drivers
L_0x120041918 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1510_0 .net *"_ivl_69", 8 0, L_0x120041918;  1 drivers
L_0x120041960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a15c0_0 .net/2u *"_ivl_70", 31 0, L_0x120041960;  1 drivers
v0x12b3a1670_0 .net *"_ivl_72", 0 0, L_0x12b3f2160;  1 drivers
L_0x1200419a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1710_0 .net/2u *"_ivl_76", 7 0, L_0x1200419a8;  1 drivers
v0x12b3a17c0_0 .net *"_ivl_78", 0 0, L_0x12b3f2380;  1 drivers
v0x12b3a1860_0 .net *"_ivl_8", 0 0, L_0x12b3f0d50;  1 drivers
v0x12b3a1900_0 .net *"_ivl_80", 31 0, L_0x12b3f24a0;  1 drivers
L_0x1200419f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a0e50_0 .net *"_ivl_83", 8 0, L_0x1200419f0;  1 drivers
L_0x120041a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a1b90_0 .net/2u *"_ivl_84", 31 0, L_0x120041a38;  1 drivers
v0x12b3a1c20_0 .net *"_ivl_86", 0 0, L_0x12b3f2670;  1 drivers
E_0x12b3a01d0/0 .event anyedge, v0x12b3a2000_0, v0x12b3a2590_0, v0x12b3a1e10_0, v0x12b3a2390_0;
E_0x12b3a01d0/1 .event anyedge, v0x12b3a2090_0, v0x12b3a2630_0, v0x12b3a2130_0, v0x12b3a26d0_0;
E_0x12b3a01d0/2 .event anyedge, v0x12b3a21d0_0, v0x12b3a1cb0_0, v0x12b3a1d70_0, v0x12b3a1ea0_0;
E_0x12b3a01d0/3 .event anyedge, v0x12b3a22e0_0, v0x12b3a2430_0, v0x12b3a2ce0_0, v0x12b3a2ce0_0;
E_0x12b3a01d0/4 .event anyedge, v0x12b3a2ce0_0;
E_0x12b3a01d0 .event/or E_0x12b3a01d0/0, E_0x12b3a01d0/1, E_0x12b3a01d0/2, E_0x12b3a01d0/3, E_0x12b3a01d0/4;
L_0x12b3f0d50 .cmp/eq 8, L_0x12b3f0930, L_0x120041570;
L_0x12b3f0e30 .concat [ 23 9 0 0], L_0x12b3f0a50, L_0x1200415b8;
L_0x12b3f0f50 .cmp/ne 32, L_0x12b3f0e30, L_0x120041600;
L_0x12b3f1180 .cmp/eq 8, L_0x12b3f0b90, L_0x120041648;
L_0x12b3f12a0 .concat [ 23 9 0 0], L_0x12b3f0cb0, L_0x120041690;
L_0x12b3f13f0 .cmp/ne 32, L_0x12b3f12a0, L_0x1200416d8;
L_0x12b3f1600 .cmp/eq 8, L_0x12b3f0930, L_0x120041720;
L_0x12b3f1720 .concat [ 23 9 0 0], L_0x12b3f0a50, L_0x120041768;
L_0x12b3f1800 .cmp/eq 32, L_0x12b3f1720, L_0x1200417b0;
L_0x12b3f1a40 .cmp/eq 8, L_0x12b3f0b90, L_0x1200417f8;
L_0x12b3f1b40 .concat [ 23 9 0 0], L_0x12b3f0cb0, L_0x120041840;
L_0x12b3f1ca0 .cmp/eq 32, L_0x12b3f1b40, L_0x120041888;
L_0x12b3f1eb0 .cmp/eq 8, L_0x12b3f0930, L_0x1200418d0;
L_0x12b3f2040 .concat [ 23 9 0 0], L_0x12b3f0a50, L_0x120041918;
L_0x12b3f2160 .cmp/eq 32, L_0x12b3f2040, L_0x120041960;
L_0x12b3f2380 .cmp/eq 8, L_0x12b3f0b90, L_0x1200419a8;
L_0x12b3f24a0 .concat [ 23 9 0 0], L_0x12b3f0cb0, L_0x1200419f0;
L_0x12b3f2670 .cmp/eq 32, L_0x12b3f24a0, L_0x120041a38;
S_0x12b3a2de0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b39f6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3a2f50 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3a2f90 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3a2fd0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3a3010 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3a32b0_0 .net "a", 31 0, L_0x12b3f29c0;  alias, 1 drivers
v0x12b3a3370_0 .var "a_e", 9 0;
v0x12b3a3420_0 .var "a_m", 23 0;
v0x12b3a34e0_0 .var "a_s", 0 0;
v0x12b3a3580_0 .net "b", 31 0, v0x12b3a49f0_0;  1 drivers
v0x12b3a3670_0 .var "b_e", 9 0;
v0x12b3a3720_0 .var "b_m", 23 0;
v0x12b3a37d0_0 .var "b_s", 0 0;
v0x12b3a3870_0 .var "guard_bit", 0 0;
v0x12b3a3980_0 .var "product", 49 0;
v0x12b3a3a20_0 .var "result", 31 0;
v0x12b3a3ae0_0 .var "round_bit", 0 0;
v0x12b3a3b70_0 .var "sticky", 0 0;
v0x12b3a3c00_0 .var "z_e", 9 0;
v0x12b3a3c90_0 .var "z_m", 23 0;
v0x12b3a3d30_0 .var "z_s", 0 0;
E_0x12b3a3260/0 .event anyedge, v0x12b3a32b0_0, v0x12b3a3580_0, v0x12b3a3370_0, v0x12b3a3420_0;
E_0x12b3a3260/1 .event anyedge, v0x12b3a3670_0, v0x12b3a3720_0, v0x12b3a34e0_0, v0x12b3a37d0_0;
E_0x12b3a3260/2 .event anyedge, v0x12b3a3980_0, v0x12b3a3c00_0, v0x12b3a3c90_0, v0x12b3a3870_0;
E_0x12b3a3260/3 .event anyedge, v0x12b3a3b70_0, v0x12b3a3ae0_0, v0x12b3a3d30_0;
E_0x12b3a3260 .event/or E_0x12b3a3260/0, E_0x12b3a3260/1, E_0x12b3a3260/2, E_0x12b3a3260/3;
S_0x12b3a50b0 .scope generate, "COL[1]" "COL[1]" 3 56, 3 56 0, S_0x12b39f040;
 .timescale -9 -12;
P_0x12b3a5270 .param/l "c" 1 3 56, +C4<01>;
v0x12b3aaa20_0 .net "pe_accept_w_in", 0 0, L_0x12b3f5110;  1 drivers
v0x12b3aaae0_0 .net "pe_input_in", 31 0, L_0x12b3f4ec0;  1 drivers
v0x12b3aab70_0 .net "pe_psum_in", 31 0, L_0x12b3f4f70;  1 drivers
v0x12b3aac40_0 .net "pe_switch_in_local", 0 0, L_0x12b3f5230;  1 drivers
v0x12b3aacd0_0 .net "pe_valid_in", 0 0, L_0x12b3f4dd0;  1 drivers
v0x12b3aada0_0 .net "pe_weight_in", 31 0, L_0x12b3f5020;  1 drivers
S_0x12b3a52f0 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3a50b0;
 .timescale -9 -12;
L_0x12b3f4dd0 .functor BUFZ 1, v0x12b3a46e0_0, C4<0>, C4<0>, C4<0>;
L_0x12b3f4ec0 .functor BUFZ 32, v0x12b3a4290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f4f70 .functor BUFZ 32, v0x12b392850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f5020 .functor BUFZ 32, v0x12b392ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f5110 .functor BUFZ 1, o0x12001bed0, C4<0>, C4<0>, C4<0>;
L_0x12b3f5230 .functor BUFZ 1, v0x12b38cc70_0, C4<0>, C4<0>, C4<0>;
S_0x12b3a54b0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3a50b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3a5680 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3a9c20_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3a9cc0_0 .net "mac_out", 31 0, v0x12b3a88e0_0;  1 drivers
v0x12b3a9d60_0 .net "mult_out", 31 0, v0x12b3a9820_0;  1 drivers
v0x12b3a9e50_0 .net "pe_accept_w_in", 0 0, L_0x12b3f5110;  alias, 1 drivers
v0x12b3a9ee0_0 .net "pe_enabled", 0 0, L_0x12b3f4d30;  1 drivers
v0x12b3a9fb0_0 .net "pe_input_in", 31 0, L_0x12b3f4ec0;  alias, 1 drivers
v0x12b3aa040_0 .var "pe_input_out", 31 0;
v0x12b3aa0e0_0 .net "pe_psum_in", 31 0, L_0x12b3f4f70;  alias, 1 drivers
v0x12b3aa1a0_0 .var "pe_psum_out", 31 0;
v0x12b3aa2c0_0 .net "pe_switch_in", 0 0, L_0x12b3f5230;  alias, 1 drivers
v0x12b3aa360_0 .var "pe_switch_out", 0 0;
v0x12b3aa400_0 .net "pe_valid_in", 0 0, L_0x12b3f4dd0;  alias, 1 drivers
v0x12b3aa4a0_0 .var "pe_valid_out", 0 0;
v0x12b3aa540_0 .net "pe_weight_in", 31 0, L_0x12b3f5020;  alias, 1 drivers
v0x12b3aa5f0_0 .var "pe_weight_out", 31 0;
v0x12b3aa6a0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3aa730_0 .var "weight_reg_active", 31 0;
v0x12b3aa8c0_0 .var "weight_reg_inactive", 31 0;
S_0x12b3a5960 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3a54b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3a5b20 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3a5b60 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3a5ba0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3a5be0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3a7ab0_0 .net "a", 31 0, v0x12b3a9820_0;  alias, 1 drivers
v0x12b3a7b70_0 .net "a_exp", 7 0, L_0x12b3f2e40;  1 drivers
v0x12b3a7c10_0 .net "a_inf", 0 0, L_0x12b3f3e80;  1 drivers
v0x12b3a7ca0_0 .net "a_mant", 22 0, L_0x12b3f2f60;  1 drivers
v0x12b3a7d30_0 .var "a_mant_ext", 23 0;
v0x12b3a7e00_0 .net "a_nan", 0 0, L_0x12b3f3580;  1 drivers
v0x12b3a7e90_0 .net "a_sign", 0 0, L_0x12b3f2da0;  1 drivers
v0x12b3a7f30_0 .net "a_zero", 0 0, L_0x12b3f44c0;  1 drivers
v0x12b3a7fd0_0 .net "b", 31 0, L_0x12b3f4f70;  alias, 1 drivers
v0x12b3a80e0_0 .net "b_exp", 7 0, L_0x12b3f30a0;  1 drivers
v0x12b3a8190_0 .net "b_inf", 0 0, L_0x12b3f42b0;  1 drivers
v0x12b3a8230_0 .net "b_mant", 22 0, L_0x12b3f31c0;  1 drivers
v0x12b3a82e0_0 .var "b_mant_ext", 23 0;
v0x12b3a8390_0 .net "b_nan", 0 0, L_0x12b3f3a00;  1 drivers
v0x12b3a8430_0 .net "b_sign", 0 0, L_0x12b3f3000;  1 drivers
v0x12b3a84d0_0 .net "b_zero", 0 0, L_0x12b3f4c40;  1 drivers
v0x12b3a8570_0 .var "exp_diff", 7 0;
v0x12b3a8700_0 .var/i "i", 31 0;
v0x12b3a8790_0 .var "larger_exp", 7 0;
v0x12b3a8840_0 .var "normalize_done", 0 0;
v0x12b3a88e0_0 .var "result", 31 0;
v0x12b3a8990_0 .var "result_exp", 7 0;
v0x12b3a8a40_0 .var "result_sign", 0 0;
v0x12b3a8ae0_0 .var "sum_mant", 24 0;
L_0x12b3f2da0 .part v0x12b3a9820_0, 31, 1;
L_0x12b3f2e40 .part v0x12b3a9820_0, 23, 8;
L_0x12b3f2f60 .part v0x12b3a9820_0, 0, 23;
L_0x12b3f3000 .part L_0x12b3f4f70, 31, 1;
L_0x12b3f30a0 .part L_0x12b3f4f70, 23, 8;
L_0x12b3f31c0 .part L_0x12b3f4f70, 0, 23;
S_0x12b3a5e00 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3a5960;
 .timescale -9 -12;
L_0x12b3f3580 .functor AND 1, L_0x12b3f3260, L_0x12b3f3460, C4<1>, C4<1>;
L_0x12b3f3a00 .functor AND 1, L_0x12b3f3670, L_0x12b3f38e0, C4<1>, C4<1>;
L_0x12b3f3e80 .functor AND 1, L_0x12b3f3af0, L_0x12b3f3cf0, C4<1>, C4<1>;
L_0x12b3f42b0 .functor AND 1, L_0x12b3f3f30, L_0x12b3f4190, C4<1>, C4<1>;
L_0x12b3f44c0 .functor AND 1, L_0x12b3f43a0, L_0x12b3f4650, C4<1>, C4<1>;
L_0x12b3f4c40 .functor AND 1, L_0x12b3f4870, L_0x12b3f4b60, C4<1>, C4<1>;
v0x12b3a60b0_0 .net *"_ivl_10", 31 0, L_0x12b3f3340;  1 drivers
L_0x120041ac8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6170_0 .net *"_ivl_13", 8 0, L_0x120041ac8;  1 drivers
L_0x120041b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6210_0 .net/2u *"_ivl_14", 31 0, L_0x120041b10;  1 drivers
v0x12b3a62a0_0 .net *"_ivl_16", 0 0, L_0x12b3f3460;  1 drivers
L_0x120041b58 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a6330_0 .net/2u *"_ivl_20", 7 0, L_0x120041b58;  1 drivers
v0x12b3a6400_0 .net *"_ivl_22", 0 0, L_0x12b3f3670;  1 drivers
v0x12b3a6490_0 .net *"_ivl_24", 31 0, L_0x12b3f3790;  1 drivers
L_0x120041ba0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6540_0 .net *"_ivl_27", 8 0, L_0x120041ba0;  1 drivers
L_0x120041be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a65f0_0 .net/2u *"_ivl_28", 31 0, L_0x120041be8;  1 drivers
v0x12b3a6700_0 .net *"_ivl_30", 0 0, L_0x12b3f38e0;  1 drivers
L_0x120041c30 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a67a0_0 .net/2u *"_ivl_34", 7 0, L_0x120041c30;  1 drivers
v0x12b3a6850_0 .net *"_ivl_36", 0 0, L_0x12b3f3af0;  1 drivers
v0x12b3a68f0_0 .net *"_ivl_38", 31 0, L_0x12b3f3c10;  1 drivers
L_0x120041c78 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a69a0_0 .net *"_ivl_41", 8 0, L_0x120041c78;  1 drivers
L_0x120041cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6a50_0 .net/2u *"_ivl_42", 31 0, L_0x120041cc0;  1 drivers
v0x12b3a6b00_0 .net *"_ivl_44", 0 0, L_0x12b3f3cf0;  1 drivers
L_0x120041d08 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a6ba0_0 .net/2u *"_ivl_48", 7 0, L_0x120041d08;  1 drivers
v0x12b3a6d30_0 .net *"_ivl_50", 0 0, L_0x12b3f3f30;  1 drivers
v0x12b3a6dc0_0 .net *"_ivl_52", 31 0, L_0x12b3f4030;  1 drivers
L_0x120041d50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6e60_0 .net *"_ivl_55", 8 0, L_0x120041d50;  1 drivers
L_0x120041d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6f10_0 .net/2u *"_ivl_56", 31 0, L_0x120041d98;  1 drivers
v0x12b3a6fc0_0 .net *"_ivl_58", 0 0, L_0x12b3f4190;  1 drivers
L_0x120041a80 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3a7060_0 .net/2u *"_ivl_6", 7 0, L_0x120041a80;  1 drivers
L_0x120041de0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a7110_0 .net/2u *"_ivl_62", 7 0, L_0x120041de0;  1 drivers
v0x12b3a71c0_0 .net *"_ivl_64", 0 0, L_0x12b3f43a0;  1 drivers
v0x12b3a7260_0 .net *"_ivl_66", 31 0, L_0x12b3f4530;  1 drivers
L_0x120041e28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a7310_0 .net *"_ivl_69", 8 0, L_0x120041e28;  1 drivers
L_0x120041e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a73c0_0 .net/2u *"_ivl_70", 31 0, L_0x120041e70;  1 drivers
v0x12b3a7470_0 .net *"_ivl_72", 0 0, L_0x12b3f4650;  1 drivers
L_0x120041eb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a7510_0 .net/2u *"_ivl_76", 7 0, L_0x120041eb8;  1 drivers
v0x12b3a75c0_0 .net *"_ivl_78", 0 0, L_0x12b3f4870;  1 drivers
v0x12b3a7660_0 .net *"_ivl_8", 0 0, L_0x12b3f3260;  1 drivers
v0x12b3a7700_0 .net *"_ivl_80", 31 0, L_0x12b3f4990;  1 drivers
L_0x120041f00 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a6c50_0 .net *"_ivl_83", 8 0, L_0x120041f00;  1 drivers
L_0x120041f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3a7990_0 .net/2u *"_ivl_84", 31 0, L_0x120041f48;  1 drivers
v0x12b3a7a20_0 .net *"_ivl_86", 0 0, L_0x12b3f4b60;  1 drivers
E_0x12b3a5fd0/0 .event anyedge, v0x12b3a7e00_0, v0x12b3a8390_0, v0x12b3a7c10_0, v0x12b3a8190_0;
E_0x12b3a5fd0/1 .event anyedge, v0x12b3a7e90_0, v0x12b3a8430_0, v0x12b3a7f30_0, v0x12b3a84d0_0;
E_0x12b3a5fd0/2 .event anyedge, v0x12b3a7fd0_0, v0x12b3a7ab0_0, v0x12b3a7b70_0, v0x12b3a7ca0_0;
E_0x12b3a5fd0/3 .event anyedge, v0x12b3a80e0_0, v0x12b3a8230_0, v0x12b3a8ae0_0, v0x12b3a8ae0_0;
E_0x12b3a5fd0/4 .event anyedge, v0x12b3a8ae0_0;
E_0x12b3a5fd0 .event/or E_0x12b3a5fd0/0, E_0x12b3a5fd0/1, E_0x12b3a5fd0/2, E_0x12b3a5fd0/3, E_0x12b3a5fd0/4;
L_0x12b3f3260 .cmp/eq 8, L_0x12b3f2e40, L_0x120041a80;
L_0x12b3f3340 .concat [ 23 9 0 0], L_0x12b3f2f60, L_0x120041ac8;
L_0x12b3f3460 .cmp/ne 32, L_0x12b3f3340, L_0x120041b10;
L_0x12b3f3670 .cmp/eq 8, L_0x12b3f30a0, L_0x120041b58;
L_0x12b3f3790 .concat [ 23 9 0 0], L_0x12b3f31c0, L_0x120041ba0;
L_0x12b3f38e0 .cmp/ne 32, L_0x12b3f3790, L_0x120041be8;
L_0x12b3f3af0 .cmp/eq 8, L_0x12b3f2e40, L_0x120041c30;
L_0x12b3f3c10 .concat [ 23 9 0 0], L_0x12b3f2f60, L_0x120041c78;
L_0x12b3f3cf0 .cmp/eq 32, L_0x12b3f3c10, L_0x120041cc0;
L_0x12b3f3f30 .cmp/eq 8, L_0x12b3f30a0, L_0x120041d08;
L_0x12b3f4030 .concat [ 23 9 0 0], L_0x12b3f31c0, L_0x120041d50;
L_0x12b3f4190 .cmp/eq 32, L_0x12b3f4030, L_0x120041d98;
L_0x12b3f43a0 .cmp/eq 8, L_0x12b3f2e40, L_0x120041de0;
L_0x12b3f4530 .concat [ 23 9 0 0], L_0x12b3f2f60, L_0x120041e28;
L_0x12b3f4650 .cmp/eq 32, L_0x12b3f4530, L_0x120041e70;
L_0x12b3f4870 .cmp/eq 8, L_0x12b3f30a0, L_0x120041eb8;
L_0x12b3f4990 .concat [ 23 9 0 0], L_0x12b3f31c0, L_0x120041f00;
L_0x12b3f4b60 .cmp/eq 32, L_0x12b3f4990, L_0x120041f48;
S_0x12b3a8be0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3a54b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3a8d50 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3a8d90 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3a8dd0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3a8e10 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3a90b0_0 .net "a", 31 0, L_0x12b3f4ec0;  alias, 1 drivers
v0x12b3a9170_0 .var "a_e", 9 0;
v0x12b3a9220_0 .var "a_m", 23 0;
v0x12b3a92e0_0 .var "a_s", 0 0;
v0x12b3a9380_0 .net "b", 31 0, v0x12b3aa730_0;  1 drivers
v0x12b3a9470_0 .var "b_e", 9 0;
v0x12b3a9520_0 .var "b_m", 23 0;
v0x12b3a95d0_0 .var "b_s", 0 0;
v0x12b3a9670_0 .var "guard_bit", 0 0;
v0x12b3a9780_0 .var "product", 49 0;
v0x12b3a9820_0 .var "result", 31 0;
v0x12b3a98e0_0 .var "round_bit", 0 0;
v0x12b3a9970_0 .var "sticky", 0 0;
v0x12b3a9a00_0 .var "z_e", 9 0;
v0x12b3a9a90_0 .var "z_m", 23 0;
v0x12b3a9b30_0 .var "z_s", 0 0;
E_0x12b3a9060/0 .event anyedge, v0x12b3a90b0_0, v0x12b3a9380_0, v0x12b3a9170_0, v0x12b3a9220_0;
E_0x12b3a9060/1 .event anyedge, v0x12b3a9470_0, v0x12b3a9520_0, v0x12b3a92e0_0, v0x12b3a95d0_0;
E_0x12b3a9060/2 .event anyedge, v0x12b3a9780_0, v0x12b3a9a00_0, v0x12b3a9a90_0, v0x12b3a9670_0;
E_0x12b3a9060/3 .event anyedge, v0x12b3a9970_0, v0x12b3a98e0_0, v0x12b3a9b30_0;
E_0x12b3a9060 .event/or E_0x12b3a9060/0, E_0x12b3a9060/1, E_0x12b3a9060/2, E_0x12b3a9060/3;
S_0x12b3aae30 .scope generate, "COL[2]" "COL[2]" 3 56, 3 56 0, S_0x12b39f040;
 .timescale -9 -12;
P_0x12b3ab010 .param/l "c" 1 3 56, +C4<010>;
v0x12b3b07b0_0 .net "pe_accept_w_in", 0 0, L_0x12b3f7670;  1 drivers
v0x12b3b0870_0 .net "pe_input_in", 31 0, L_0x12b3f7420;  1 drivers
v0x12b3b0900_0 .net "pe_psum_in", 31 0, L_0x12b3f74d0;  1 drivers
v0x12b3b09d0_0 .net "pe_switch_in_local", 0 0, L_0x12b3f7760;  1 drivers
v0x12b3b0a60_0 .net "pe_valid_in", 0 0, L_0x12b3f7330;  1 drivers
v0x12b3b0b30_0 .net "pe_weight_in", 31 0, L_0x12b3f7580;  1 drivers
S_0x12b3ab090 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3aae30;
 .timescale -9 -12;
L_0x12b3f7330 .functor BUFZ 1, v0x12b3aa4a0_0, C4<0>, C4<0>, C4<0>;
L_0x12b3f7420 .functor BUFZ 32, v0x12b3aa040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f74d0 .functor BUFZ 32, v0x12b398610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f7580 .functor BUFZ 32, v0x12b398a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f7670 .functor BUFZ 1, o0x12001bf00, C4<0>, C4<0>, C4<0>;
L_0x12b3f7760 .functor BUFZ 1, v0x12b392a10_0, C4<0>, C4<0>, C4<0>;
S_0x12b3ab250 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3aae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3ab410 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3af9b0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3afa50_0 .net "mac_out", 31 0, v0x12b3ae670_0;  1 drivers
v0x12b3afaf0_0 .net "mult_out", 31 0, v0x12b3af5b0_0;  1 drivers
v0x12b3afbe0_0 .net "pe_accept_w_in", 0 0, L_0x12b3f7670;  alias, 1 drivers
v0x12b3afc70_0 .net "pe_enabled", 0 0, L_0x12b3f7250;  1 drivers
v0x12b3afd40_0 .net "pe_input_in", 31 0, L_0x12b3f7420;  alias, 1 drivers
v0x12b3afdd0_0 .var "pe_input_out", 31 0;
v0x12b3afe70_0 .net "pe_psum_in", 31 0, L_0x12b3f74d0;  alias, 1 drivers
v0x12b3aff30_0 .var "pe_psum_out", 31 0;
v0x12b3b0050_0 .net "pe_switch_in", 0 0, L_0x12b3f7760;  alias, 1 drivers
v0x12b3b00f0_0 .var "pe_switch_out", 0 0;
v0x12b3b0190_0 .net "pe_valid_in", 0 0, L_0x12b3f7330;  alias, 1 drivers
v0x12b3b0230_0 .var "pe_valid_out", 0 0;
v0x12b3b02d0_0 .net "pe_weight_in", 31 0, L_0x12b3f7580;  alias, 1 drivers
v0x12b3b0380_0 .var "pe_weight_out", 31 0;
v0x12b3b0430_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3b04c0_0 .var "weight_reg_active", 31 0;
v0x12b3b0650_0 .var "weight_reg_inactive", 31 0;
S_0x12b3ab6f0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3ab250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3ab8b0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3ab8f0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3ab930 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3ab970 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3ad840_0 .net "a", 31 0, v0x12b3af5b0_0;  alias, 1 drivers
v0x12b3ad900_0 .net "a_exp", 7 0, L_0x12b3f5400;  1 drivers
v0x12b3ad9a0_0 .net "a_inf", 0 0, L_0x12b3f63e0;  1 drivers
v0x12b3ada30_0 .net "a_mant", 22 0, L_0x12b3f5520;  1 drivers
v0x12b3adac0_0 .var "a_mant_ext", 23 0;
v0x12b3adb90_0 .net "a_nan", 0 0, L_0x12b3f5b00;  1 drivers
v0x12b3adc20_0 .net "a_sign", 0 0, L_0x12b3f5360;  1 drivers
v0x12b3adcc0_0 .net "a_zero", 0 0, L_0x12b3f69e0;  1 drivers
v0x12b3add60_0 .net "b", 31 0, L_0x12b3f74d0;  alias, 1 drivers
v0x12b3ade70_0 .net "b_exp", 7 0, L_0x12b3f5660;  1 drivers
v0x12b3adf20_0 .net "b_inf", 0 0, L_0x12b3f67d0;  1 drivers
v0x12b3adfc0_0 .net "b_mant", 22 0, L_0x12b3f5780;  1 drivers
v0x12b3ae070_0 .var "b_mant_ext", 23 0;
v0x12b3ae120_0 .net "b_nan", 0 0, L_0x12b3f5f80;  1 drivers
v0x12b3ae1c0_0 .net "b_sign", 0 0, L_0x12b3f55c0;  1 drivers
v0x12b3ae260_0 .net "b_zero", 0 0, L_0x12b3f7160;  1 drivers
v0x12b3ae300_0 .var "exp_diff", 7 0;
v0x12b3ae490_0 .var/i "i", 31 0;
v0x12b3ae520_0 .var "larger_exp", 7 0;
v0x12b3ae5d0_0 .var "normalize_done", 0 0;
v0x12b3ae670_0 .var "result", 31 0;
v0x12b3ae720_0 .var "result_exp", 7 0;
v0x12b3ae7d0_0 .var "result_sign", 0 0;
v0x12b3ae870_0 .var "sum_mant", 24 0;
L_0x12b3f5360 .part v0x12b3af5b0_0, 31, 1;
L_0x12b3f5400 .part v0x12b3af5b0_0, 23, 8;
L_0x12b3f5520 .part v0x12b3af5b0_0, 0, 23;
L_0x12b3f55c0 .part L_0x12b3f74d0, 31, 1;
L_0x12b3f5660 .part L_0x12b3f74d0, 23, 8;
L_0x12b3f5780 .part L_0x12b3f74d0, 0, 23;
S_0x12b3abb90 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3ab6f0;
 .timescale -9 -12;
L_0x12b3f5b00 .functor AND 1, L_0x12b3f5820, L_0x12b3f59e0, C4<1>, C4<1>;
L_0x12b3f5f80 .functor AND 1, L_0x12b3f5bf0, L_0x12b3f5e60, C4<1>, C4<1>;
L_0x12b3f63e0 .functor AND 1, L_0x12b3f6070, L_0x12b3f6270, C4<1>, C4<1>;
L_0x12b3f67d0 .functor AND 1, L_0x12b3f6490, L_0x12b3f66b0, C4<1>, C4<1>;
L_0x12b3f69e0 .functor AND 1, L_0x12b3f68c0, L_0x12b3f6b70, C4<1>, C4<1>;
L_0x12b3f7160 .functor AND 1, L_0x12b3f6d90, L_0x12b3f7080, C4<1>, C4<1>;
v0x12b3abe40_0 .net *"_ivl_10", 31 0, L_0x12b3f58c0;  1 drivers
L_0x120041fd8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3abf00_0 .net *"_ivl_13", 8 0, L_0x120041fd8;  1 drivers
L_0x120042020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3abfa0_0 .net/2u *"_ivl_14", 31 0, L_0x120042020;  1 drivers
v0x12b3ac030_0 .net *"_ivl_16", 0 0, L_0x12b3f59e0;  1 drivers
L_0x120042068 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3ac0c0_0 .net/2u *"_ivl_20", 7 0, L_0x120042068;  1 drivers
v0x12b3ac190_0 .net *"_ivl_22", 0 0, L_0x12b3f5bf0;  1 drivers
v0x12b3ac220_0 .net *"_ivl_24", 31 0, L_0x12b3f5d10;  1 drivers
L_0x1200420b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ac2d0_0 .net *"_ivl_27", 8 0, L_0x1200420b0;  1 drivers
L_0x1200420f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ac380_0 .net/2u *"_ivl_28", 31 0, L_0x1200420f8;  1 drivers
v0x12b3ac490_0 .net *"_ivl_30", 0 0, L_0x12b3f5e60;  1 drivers
L_0x120042140 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3ac530_0 .net/2u *"_ivl_34", 7 0, L_0x120042140;  1 drivers
v0x12b3ac5e0_0 .net *"_ivl_36", 0 0, L_0x12b3f6070;  1 drivers
v0x12b3ac680_0 .net *"_ivl_38", 31 0, L_0x12b3f6190;  1 drivers
L_0x120042188 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ac730_0 .net *"_ivl_41", 8 0, L_0x120042188;  1 drivers
L_0x1200421d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ac7e0_0 .net/2u *"_ivl_42", 31 0, L_0x1200421d0;  1 drivers
v0x12b3ac890_0 .net *"_ivl_44", 0 0, L_0x12b3f6270;  1 drivers
L_0x120042218 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3ac930_0 .net/2u *"_ivl_48", 7 0, L_0x120042218;  1 drivers
v0x12b3acac0_0 .net *"_ivl_50", 0 0, L_0x12b3f6490;  1 drivers
v0x12b3acb50_0 .net *"_ivl_52", 31 0, L_0x12b3f6570;  1 drivers
L_0x120042260 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3acbf0_0 .net *"_ivl_55", 8 0, L_0x120042260;  1 drivers
L_0x1200422a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3acca0_0 .net/2u *"_ivl_56", 31 0, L_0x1200422a8;  1 drivers
v0x12b3acd50_0 .net *"_ivl_58", 0 0, L_0x12b3f66b0;  1 drivers
L_0x120041f90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3acdf0_0 .net/2u *"_ivl_6", 7 0, L_0x120041f90;  1 drivers
L_0x1200422f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3acea0_0 .net/2u *"_ivl_62", 7 0, L_0x1200422f0;  1 drivers
v0x12b3acf50_0 .net *"_ivl_64", 0 0, L_0x12b3f68c0;  1 drivers
v0x12b3acff0_0 .net *"_ivl_66", 31 0, L_0x12b3f6a50;  1 drivers
L_0x120042338 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ad0a0_0 .net *"_ivl_69", 8 0, L_0x120042338;  1 drivers
L_0x120042380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ad150_0 .net/2u *"_ivl_70", 31 0, L_0x120042380;  1 drivers
v0x12b3ad200_0 .net *"_ivl_72", 0 0, L_0x12b3f6b70;  1 drivers
L_0x1200423c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ad2a0_0 .net/2u *"_ivl_76", 7 0, L_0x1200423c8;  1 drivers
v0x12b3ad350_0 .net *"_ivl_78", 0 0, L_0x12b3f6d90;  1 drivers
v0x12b3ad3f0_0 .net *"_ivl_8", 0 0, L_0x12b3f5820;  1 drivers
v0x12b3ad490_0 .net *"_ivl_80", 31 0, L_0x12b3f6eb0;  1 drivers
L_0x120042410 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ac9e0_0 .net *"_ivl_83", 8 0, L_0x120042410;  1 drivers
L_0x120042458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ad720_0 .net/2u *"_ivl_84", 31 0, L_0x120042458;  1 drivers
v0x12b3ad7b0_0 .net *"_ivl_86", 0 0, L_0x12b3f7080;  1 drivers
E_0x12b3abd60/0 .event anyedge, v0x12b3adb90_0, v0x12b3ae120_0, v0x12b3ad9a0_0, v0x12b3adf20_0;
E_0x12b3abd60/1 .event anyedge, v0x12b3adc20_0, v0x12b3ae1c0_0, v0x12b3adcc0_0, v0x12b3ae260_0;
E_0x12b3abd60/2 .event anyedge, v0x12b3add60_0, v0x12b3ad840_0, v0x12b3ad900_0, v0x12b3ada30_0;
E_0x12b3abd60/3 .event anyedge, v0x12b3ade70_0, v0x12b3adfc0_0, v0x12b3ae870_0, v0x12b3ae870_0;
E_0x12b3abd60/4 .event anyedge, v0x12b3ae870_0;
E_0x12b3abd60 .event/or E_0x12b3abd60/0, E_0x12b3abd60/1, E_0x12b3abd60/2, E_0x12b3abd60/3, E_0x12b3abd60/4;
L_0x12b3f5820 .cmp/eq 8, L_0x12b3f5400, L_0x120041f90;
L_0x12b3f58c0 .concat [ 23 9 0 0], L_0x12b3f5520, L_0x120041fd8;
L_0x12b3f59e0 .cmp/ne 32, L_0x12b3f58c0, L_0x120042020;
L_0x12b3f5bf0 .cmp/eq 8, L_0x12b3f5660, L_0x120042068;
L_0x12b3f5d10 .concat [ 23 9 0 0], L_0x12b3f5780, L_0x1200420b0;
L_0x12b3f5e60 .cmp/ne 32, L_0x12b3f5d10, L_0x1200420f8;
L_0x12b3f6070 .cmp/eq 8, L_0x12b3f5400, L_0x120042140;
L_0x12b3f6190 .concat [ 23 9 0 0], L_0x12b3f5520, L_0x120042188;
L_0x12b3f6270 .cmp/eq 32, L_0x12b3f6190, L_0x1200421d0;
L_0x12b3f6490 .cmp/eq 8, L_0x12b3f5660, L_0x120042218;
L_0x12b3f6570 .concat [ 23 9 0 0], L_0x12b3f5780, L_0x120042260;
L_0x12b3f66b0 .cmp/eq 32, L_0x12b3f6570, L_0x1200422a8;
L_0x12b3f68c0 .cmp/eq 8, L_0x12b3f5400, L_0x1200422f0;
L_0x12b3f6a50 .concat [ 23 9 0 0], L_0x12b3f5520, L_0x120042338;
L_0x12b3f6b70 .cmp/eq 32, L_0x12b3f6a50, L_0x120042380;
L_0x12b3f6d90 .cmp/eq 8, L_0x12b3f5660, L_0x1200423c8;
L_0x12b3f6eb0 .concat [ 23 9 0 0], L_0x12b3f5780, L_0x120042410;
L_0x12b3f7080 .cmp/eq 32, L_0x12b3f6eb0, L_0x120042458;
S_0x12b3ae970 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3ab250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3aeae0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3aeb20 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3aeb60 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3aeba0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3aee40_0 .net "a", 31 0, L_0x12b3f7420;  alias, 1 drivers
v0x12b3aef00_0 .var "a_e", 9 0;
v0x12b3aefb0_0 .var "a_m", 23 0;
v0x12b3af070_0 .var "a_s", 0 0;
v0x12b3af110_0 .net "b", 31 0, v0x12b3b04c0_0;  1 drivers
v0x12b3af200_0 .var "b_e", 9 0;
v0x12b3af2b0_0 .var "b_m", 23 0;
v0x12b3af360_0 .var "b_s", 0 0;
v0x12b3af400_0 .var "guard_bit", 0 0;
v0x12b3af510_0 .var "product", 49 0;
v0x12b3af5b0_0 .var "result", 31 0;
v0x12b3af670_0 .var "round_bit", 0 0;
v0x12b3af700_0 .var "sticky", 0 0;
v0x12b3af790_0 .var "z_e", 9 0;
v0x12b3af820_0 .var "z_m", 23 0;
v0x12b3af8c0_0 .var "z_s", 0 0;
E_0x12b3aedf0/0 .event anyedge, v0x12b3aee40_0, v0x12b3af110_0, v0x12b3aef00_0, v0x12b3aefb0_0;
E_0x12b3aedf0/1 .event anyedge, v0x12b3af200_0, v0x12b3af2b0_0, v0x12b3af070_0, v0x12b3af360_0;
E_0x12b3aedf0/2 .event anyedge, v0x12b3af510_0, v0x12b3af790_0, v0x12b3af820_0, v0x12b3af400_0;
E_0x12b3aedf0/3 .event anyedge, v0x12b3af700_0, v0x12b3af670_0, v0x12b3af8c0_0;
E_0x12b3aedf0 .event/or E_0x12b3aedf0/0, E_0x12b3aedf0/1, E_0x12b3aedf0/2, E_0x12b3aedf0/3;
S_0x12b3b0bc0 .scope generate, "COL[3]" "COL[3]" 3 56, 3 56 0, S_0x12b39f040;
 .timescale -9 -12;
P_0x12b3b0d80 .param/l "c" 1 3 56, +C4<011>;
v0x12b3b6530_0 .net "pe_accept_w_in", 0 0, L_0x12b3f9ba0;  1 drivers
v0x12b3b65f0_0 .net "pe_input_in", 31 0, L_0x12b3f9990;  1 drivers
v0x12b3b6680_0 .net "pe_psum_in", 31 0, L_0x12b3f9a00;  1 drivers
v0x12b3b6750_0 .net "pe_switch_in_local", 0 0, L_0x12b3f9cc0;  1 drivers
v0x12b3b67e0_0 .net "pe_valid_in", 0 0, L_0x12b3f98e0;  1 drivers
v0x12b3b68b0_0 .net "pe_weight_in", 31 0, L_0x12b3f9ab0;  1 drivers
S_0x12b3b0e00 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3b0bc0;
 .timescale -9 -12;
L_0x12b3f98e0 .functor BUFZ 1, v0x12b3b0230_0, C4<0>, C4<0>, C4<0>;
L_0x12b3f9990 .functor BUFZ 32, v0x12b3afdd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f9a00 .functor BUFZ 32, v0x12b39e3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f9ab0 .functor BUFZ 32, v0x12b39e800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3f9ba0 .functor BUFZ 1, o0x12001bf30, C4<0>, C4<0>, C4<0>;
L_0x12b3f9cc0 .functor BUFZ 1, v0x12b3987d0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3b0fc0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3b0bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3b1190 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3b5730_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3b57d0_0 .net "mac_out", 31 0, v0x12b3b43f0_0;  1 drivers
v0x12b3b5870_0 .net "mult_out", 31 0, v0x12b3b5330_0;  1 drivers
v0x12b3b5960_0 .net "pe_accept_w_in", 0 0, L_0x12b3f9ba0;  alias, 1 drivers
v0x12b3b59f0_0 .net "pe_enabled", 0 0, L_0x12b3f9740;  1 drivers
v0x12b3b5ac0_0 .net "pe_input_in", 31 0, L_0x12b3f9990;  alias, 1 drivers
v0x12b3b5b50_0 .var "pe_input_out", 31 0;
v0x12b3b5bf0_0 .net "pe_psum_in", 31 0, L_0x12b3f9a00;  alias, 1 drivers
v0x12b3b5cb0_0 .var "pe_psum_out", 31 0;
v0x12b3b5dd0_0 .net "pe_switch_in", 0 0, L_0x12b3f9cc0;  alias, 1 drivers
v0x12b3b5e70_0 .var "pe_switch_out", 0 0;
v0x12b3b5f10_0 .net "pe_valid_in", 0 0, L_0x12b3f98e0;  alias, 1 drivers
v0x12b3b5fb0_0 .var "pe_valid_out", 0 0;
v0x12b3b6050_0 .net "pe_weight_in", 31 0, L_0x12b3f9ab0;  alias, 1 drivers
v0x12b3b6100_0 .var "pe_weight_out", 31 0;
v0x12b3b61b0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3b6240_0 .var "weight_reg_active", 31 0;
v0x12b3b63d0_0 .var "weight_reg_inactive", 31 0;
S_0x12b3b1470 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3b0fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3b1630 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3b1670 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3b16b0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3b16f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3b35c0_0 .net "a", 31 0, v0x12b3b5330_0;  alias, 1 drivers
v0x12b3b3680_0 .net "a_exp", 7 0, L_0x12b3f78b0;  1 drivers
v0x12b3b3720_0 .net "a_inf", 0 0, L_0x12b3f88d0;  1 drivers
v0x12b3b37b0_0 .net "a_mant", 22 0, L_0x12b3f79d0;  1 drivers
v0x12b3b3840_0 .var "a_mant_ext", 23 0;
v0x12b3b3910_0 .net "a_nan", 0 0, L_0x12b3f7ff0;  1 drivers
v0x12b3b39a0_0 .net "a_sign", 0 0, L_0x12b3f7810;  1 drivers
v0x12b3b3a40_0 .net "a_zero", 0 0, L_0x12b3f8ed0;  1 drivers
v0x12b3b3ae0_0 .net "b", 31 0, L_0x12b3f9a00;  alias, 1 drivers
v0x12b3b3bf0_0 .net "b_exp", 7 0, L_0x12b3f7b10;  1 drivers
v0x12b3b3ca0_0 .net "b_inf", 0 0, L_0x12b3f8cc0;  1 drivers
v0x12b3b3d40_0 .net "b_mant", 22 0, L_0x12b3f7c30;  1 drivers
v0x12b3b3df0_0 .var "b_mant_ext", 23 0;
v0x12b3b3ea0_0 .net "b_nan", 0 0, L_0x12b3f8470;  1 drivers
v0x12b3b3f40_0 .net "b_sign", 0 0, L_0x12b3f7a70;  1 drivers
v0x12b3b3fe0_0 .net "b_zero", 0 0, L_0x12b3f9650;  1 drivers
v0x12b3b4080_0 .var "exp_diff", 7 0;
v0x12b3b4210_0 .var/i "i", 31 0;
v0x12b3b42a0_0 .var "larger_exp", 7 0;
v0x12b3b4350_0 .var "normalize_done", 0 0;
v0x12b3b43f0_0 .var "result", 31 0;
v0x12b3b44a0_0 .var "result_exp", 7 0;
v0x12b3b4550_0 .var "result_sign", 0 0;
v0x12b3b45f0_0 .var "sum_mant", 24 0;
L_0x12b3f7810 .part v0x12b3b5330_0, 31, 1;
L_0x12b3f78b0 .part v0x12b3b5330_0, 23, 8;
L_0x12b3f79d0 .part v0x12b3b5330_0, 0, 23;
L_0x12b3f7a70 .part L_0x12b3f9a00, 31, 1;
L_0x12b3f7b10 .part L_0x12b3f9a00, 23, 8;
L_0x12b3f7c30 .part L_0x12b3f9a00, 0, 23;
S_0x12b3b1910 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3b1470;
 .timescale -9 -12;
L_0x12b3f7ff0 .functor AND 1, L_0x12b3f7cd0, L_0x12b3f7ed0, C4<1>, C4<1>;
L_0x12b3f8470 .functor AND 1, L_0x12b3f80e0, L_0x12b3f8350, C4<1>, C4<1>;
L_0x12b3f88d0 .functor AND 1, L_0x12b3f8560, L_0x12b3f8760, C4<1>, C4<1>;
L_0x12b3f8cc0 .functor AND 1, L_0x12b3f8980, L_0x12b3f8ba0, C4<1>, C4<1>;
L_0x12b3f8ed0 .functor AND 1, L_0x12b3f8db0, L_0x12b3f9060, C4<1>, C4<1>;
L_0x12b3f9650 .functor AND 1, L_0x12b3f9280, L_0x12b3f9570, C4<1>, C4<1>;
v0x12b3b1bc0_0 .net *"_ivl_10", 31 0, L_0x12b3f7db0;  1 drivers
L_0x1200424e8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b1c80_0 .net *"_ivl_13", 8 0, L_0x1200424e8;  1 drivers
L_0x120042530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b1d20_0 .net/2u *"_ivl_14", 31 0, L_0x120042530;  1 drivers
v0x12b3b1db0_0 .net *"_ivl_16", 0 0, L_0x12b3f7ed0;  1 drivers
L_0x120042578 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b1e40_0 .net/2u *"_ivl_20", 7 0, L_0x120042578;  1 drivers
v0x12b3b1f10_0 .net *"_ivl_22", 0 0, L_0x12b3f80e0;  1 drivers
v0x12b3b1fa0_0 .net *"_ivl_24", 31 0, L_0x12b3f8200;  1 drivers
L_0x1200425c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2050_0 .net *"_ivl_27", 8 0, L_0x1200425c0;  1 drivers
L_0x120042608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2100_0 .net/2u *"_ivl_28", 31 0, L_0x120042608;  1 drivers
v0x12b3b2210_0 .net *"_ivl_30", 0 0, L_0x12b3f8350;  1 drivers
L_0x120042650 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b22b0_0 .net/2u *"_ivl_34", 7 0, L_0x120042650;  1 drivers
v0x12b3b2360_0 .net *"_ivl_36", 0 0, L_0x12b3f8560;  1 drivers
v0x12b3b2400_0 .net *"_ivl_38", 31 0, L_0x12b3f8680;  1 drivers
L_0x120042698 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b24b0_0 .net *"_ivl_41", 8 0, L_0x120042698;  1 drivers
L_0x1200426e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2560_0 .net/2u *"_ivl_42", 31 0, L_0x1200426e0;  1 drivers
v0x12b3b2610_0 .net *"_ivl_44", 0 0, L_0x12b3f8760;  1 drivers
L_0x120042728 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b26b0_0 .net/2u *"_ivl_48", 7 0, L_0x120042728;  1 drivers
v0x12b3b2840_0 .net *"_ivl_50", 0 0, L_0x12b3f8980;  1 drivers
v0x12b3b28d0_0 .net *"_ivl_52", 31 0, L_0x12b3f8a60;  1 drivers
L_0x120042770 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2970_0 .net *"_ivl_55", 8 0, L_0x120042770;  1 drivers
L_0x1200427b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2a20_0 .net/2u *"_ivl_56", 31 0, L_0x1200427b8;  1 drivers
v0x12b3b2ad0_0 .net *"_ivl_58", 0 0, L_0x12b3f8ba0;  1 drivers
L_0x1200424a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b2b70_0 .net/2u *"_ivl_6", 7 0, L_0x1200424a0;  1 drivers
L_0x120042800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2c20_0 .net/2u *"_ivl_62", 7 0, L_0x120042800;  1 drivers
v0x12b3b2cd0_0 .net *"_ivl_64", 0 0, L_0x12b3f8db0;  1 drivers
v0x12b3b2d70_0 .net *"_ivl_66", 31 0, L_0x12b3f8f40;  1 drivers
L_0x120042848 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2e20_0 .net *"_ivl_69", 8 0, L_0x120042848;  1 drivers
L_0x120042890 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2ed0_0 .net/2u *"_ivl_70", 31 0, L_0x120042890;  1 drivers
v0x12b3b2f80_0 .net *"_ivl_72", 0 0, L_0x12b3f9060;  1 drivers
L_0x1200428d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b3020_0 .net/2u *"_ivl_76", 7 0, L_0x1200428d8;  1 drivers
v0x12b3b30d0_0 .net *"_ivl_78", 0 0, L_0x12b3f9280;  1 drivers
v0x12b3b3170_0 .net *"_ivl_8", 0 0, L_0x12b3f7cd0;  1 drivers
v0x12b3b3210_0 .net *"_ivl_80", 31 0, L_0x12b3f93a0;  1 drivers
L_0x120042920 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b2760_0 .net *"_ivl_83", 8 0, L_0x120042920;  1 drivers
L_0x120042968 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b34a0_0 .net/2u *"_ivl_84", 31 0, L_0x120042968;  1 drivers
v0x12b3b3530_0 .net *"_ivl_86", 0 0, L_0x12b3f9570;  1 drivers
E_0x12b3b1ae0/0 .event anyedge, v0x12b3b3910_0, v0x12b3b3ea0_0, v0x12b3b3720_0, v0x12b3b3ca0_0;
E_0x12b3b1ae0/1 .event anyedge, v0x12b3b39a0_0, v0x12b3b3f40_0, v0x12b3b3a40_0, v0x12b3b3fe0_0;
E_0x12b3b1ae0/2 .event anyedge, v0x12b3b3ae0_0, v0x12b3b35c0_0, v0x12b3b3680_0, v0x12b3b37b0_0;
E_0x12b3b1ae0/3 .event anyedge, v0x12b3b3bf0_0, v0x12b3b3d40_0, v0x12b3b45f0_0, v0x12b3b45f0_0;
E_0x12b3b1ae0/4 .event anyedge, v0x12b3b45f0_0;
E_0x12b3b1ae0 .event/or E_0x12b3b1ae0/0, E_0x12b3b1ae0/1, E_0x12b3b1ae0/2, E_0x12b3b1ae0/3, E_0x12b3b1ae0/4;
L_0x12b3f7cd0 .cmp/eq 8, L_0x12b3f78b0, L_0x1200424a0;
L_0x12b3f7db0 .concat [ 23 9 0 0], L_0x12b3f79d0, L_0x1200424e8;
L_0x12b3f7ed0 .cmp/ne 32, L_0x12b3f7db0, L_0x120042530;
L_0x12b3f80e0 .cmp/eq 8, L_0x12b3f7b10, L_0x120042578;
L_0x12b3f8200 .concat [ 23 9 0 0], L_0x12b3f7c30, L_0x1200425c0;
L_0x12b3f8350 .cmp/ne 32, L_0x12b3f8200, L_0x120042608;
L_0x12b3f8560 .cmp/eq 8, L_0x12b3f78b0, L_0x120042650;
L_0x12b3f8680 .concat [ 23 9 0 0], L_0x12b3f79d0, L_0x120042698;
L_0x12b3f8760 .cmp/eq 32, L_0x12b3f8680, L_0x1200426e0;
L_0x12b3f8980 .cmp/eq 8, L_0x12b3f7b10, L_0x120042728;
L_0x12b3f8a60 .concat [ 23 9 0 0], L_0x12b3f7c30, L_0x120042770;
L_0x12b3f8ba0 .cmp/eq 32, L_0x12b3f8a60, L_0x1200427b8;
L_0x12b3f8db0 .cmp/eq 8, L_0x12b3f78b0, L_0x120042800;
L_0x12b3f8f40 .concat [ 23 9 0 0], L_0x12b3f79d0, L_0x120042848;
L_0x12b3f9060 .cmp/eq 32, L_0x12b3f8f40, L_0x120042890;
L_0x12b3f9280 .cmp/eq 8, L_0x12b3f7b10, L_0x1200428d8;
L_0x12b3f93a0 .concat [ 23 9 0 0], L_0x12b3f7c30, L_0x120042920;
L_0x12b3f9570 .cmp/eq 32, L_0x12b3f93a0, L_0x120042968;
S_0x12b3b46f0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3b0fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3b4860 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3b48a0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3b48e0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3b4920 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3b4bc0_0 .net "a", 31 0, L_0x12b3f9990;  alias, 1 drivers
v0x12b3b4c80_0 .var "a_e", 9 0;
v0x12b3b4d30_0 .var "a_m", 23 0;
v0x12b3b4df0_0 .var "a_s", 0 0;
v0x12b3b4e90_0 .net "b", 31 0, v0x12b3b6240_0;  1 drivers
v0x12b3b4f80_0 .var "b_e", 9 0;
v0x12b3b5030_0 .var "b_m", 23 0;
v0x12b3b50e0_0 .var "b_s", 0 0;
v0x12b3b5180_0 .var "guard_bit", 0 0;
v0x12b3b5290_0 .var "product", 49 0;
v0x12b3b5330_0 .var "result", 31 0;
v0x12b3b53f0_0 .var "round_bit", 0 0;
v0x12b3b5480_0 .var "sticky", 0 0;
v0x12b3b5510_0 .var "z_e", 9 0;
v0x12b3b55a0_0 .var "z_m", 23 0;
v0x12b3b5640_0 .var "z_s", 0 0;
E_0x12b3b4b70/0 .event anyedge, v0x12b3b4bc0_0, v0x12b3b4e90_0, v0x12b3b4c80_0, v0x12b3b4d30_0;
E_0x12b3b4b70/1 .event anyedge, v0x12b3b4f80_0, v0x12b3b5030_0, v0x12b3b4df0_0, v0x12b3b50e0_0;
E_0x12b3b4b70/2 .event anyedge, v0x12b3b5290_0, v0x12b3b5510_0, v0x12b3b55a0_0, v0x12b3b5180_0;
E_0x12b3b4b70/3 .event anyedge, v0x12b3b5480_0, v0x12b3b53f0_0, v0x12b3b5640_0;
E_0x12b3b4b70 .event/or E_0x12b3b4b70/0, E_0x12b3b4b70/1, E_0x12b3b4b70/2, E_0x12b3b4b70/3;
S_0x12b3b6940 .scope generate, "ROW[2]" "ROW[2]" 3 55, 3 55 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b3b6b00 .param/l "r" 1 3 55, +C4<010>;
S_0x12b3b6b80 .scope generate, "COL[0]" "COL[0]" 3 56, 3 56 0, S_0x12b3b6940;
 .timescale -9 -12;
P_0x12b3b6d50 .param/l "c" 1 3 56, +C4<00>;
v0x12b3bc620_0 .net "pe_accept_w_in", 0 0, L_0x12b3fc010;  1 drivers
v0x12b3bc6e0_0 .net "pe_input_in", 31 0, L_0x12b3fbe00;  1 drivers
v0x12b3bc770_0 .net "pe_psum_in", 31 0, L_0x12b3fbe70;  1 drivers
v0x12b3bc840_0 .net "pe_switch_in_local", 0 0, L_0x12b3fc0f0;  1 drivers
v0x12b3bc8d0_0 .net "pe_valid_in", 0 0, L_0x12b3fbd90;  1 drivers
v0x12b3bc9a0_0 .net "pe_weight_in", 31 0, L_0x12b3fbf20;  1 drivers
S_0x12b3b6df0 .scope generate, "LEFT_COL" "LEFT_COL" 3 82, 3 82 0, S_0x12b3b6b80;
 .timescale -9 -12;
L_0x12b3fbd90 .functor BUFZ 1, o0x12001c140, C4<0>, C4<0>, C4<0>;
L_0x12b3fbe00 .functor BUFZ 32, o0x12001bfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fbe70 .functor BUFZ 32, v0x12b3a43e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fbf20 .functor BUFZ 32, v0x12b3a4830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fc010 .functor BUFZ 1, o0x12001bea0, C4<0>, C4<0>, C4<0>;
L_0x12b3fc0f0 .functor BUFZ 1, v0x12b3a45a0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3b6fb0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3b6b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3b7180 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3bb720_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3bb8c0_0 .net "mac_out", 31 0, v0x12b3ba3e0_0;  1 drivers
v0x12b3bb950_0 .net "mult_out", 31 0, v0x12b3bb320_0;  1 drivers
v0x12b3bb9e0_0 .net "pe_accept_w_in", 0 0, L_0x12b3fc010;  alias, 1 drivers
v0x12b3bba70_0 .net "pe_enabled", 0 0, L_0x12b3fbca0;  1 drivers
v0x12b3bbb40_0 .net "pe_input_in", 31 0, L_0x12b3fbe00;  alias, 1 drivers
v0x12b3bbbd0_0 .var "pe_input_out", 31 0;
v0x12b3bbc60_0 .net "pe_psum_in", 31 0, L_0x12b3fbe70;  alias, 1 drivers
v0x12b3bbd20_0 .var "pe_psum_out", 31 0;
v0x12b3bbe40_0 .net "pe_switch_in", 0 0, L_0x12b3fc0f0;  alias, 1 drivers
v0x12b3bbee0_0 .var "pe_switch_out", 0 0;
v0x12b3bbf80_0 .net "pe_valid_in", 0 0, L_0x12b3fbd90;  alias, 1 drivers
v0x12b3bc020_0 .var "pe_valid_out", 0 0;
v0x12b3bc0c0_0 .net "pe_weight_in", 31 0, L_0x12b3fbf20;  alias, 1 drivers
v0x12b3bc170_0 .var "pe_weight_out", 31 0;
v0x12b3bc220_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3bc3b0_0 .var "weight_reg_active", 31 0;
v0x12b3bc540_0 .var "weight_reg_inactive", 31 0;
S_0x12b3b7460 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3b6fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3b7620 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3b7660 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3b76a0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3b76e0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3b95b0_0 .net "a", 31 0, v0x12b3bb320_0;  alias, 1 drivers
v0x12b3b9670_0 .net "a_exp", 7 0, L_0x12b3f9e10;  1 drivers
v0x12b3b9710_0 .net "a_inf", 0 0, L_0x12b3fae30;  1 drivers
v0x12b3b97a0_0 .net "a_mant", 22 0, L_0x12b3f9f30;  1 drivers
v0x12b3b9830_0 .var "a_mant_ext", 23 0;
v0x12b3b9900_0 .net "a_nan", 0 0, L_0x12b3fa550;  1 drivers
v0x12b3b9990_0 .net "a_sign", 0 0, L_0x12b3f9d70;  1 drivers
v0x12b3b9a30_0 .net "a_zero", 0 0, L_0x12b3fb430;  1 drivers
v0x12b3b9ad0_0 .net "b", 31 0, L_0x12b3fbe70;  alias, 1 drivers
v0x12b3b9be0_0 .net "b_exp", 7 0, L_0x12b3fa070;  1 drivers
v0x12b3b9c90_0 .net "b_inf", 0 0, L_0x12b3fb220;  1 drivers
v0x12b3b9d30_0 .net "b_mant", 22 0, L_0x12b3fa190;  1 drivers
v0x12b3b9de0_0 .var "b_mant_ext", 23 0;
v0x12b3b9e90_0 .net "b_nan", 0 0, L_0x12b3fa9d0;  1 drivers
v0x12b3b9f30_0 .net "b_sign", 0 0, L_0x12b3f9fd0;  1 drivers
v0x12b3b9fd0_0 .net "b_zero", 0 0, L_0x12b3fbbb0;  1 drivers
v0x12b3ba070_0 .var "exp_diff", 7 0;
v0x12b3ba200_0 .var/i "i", 31 0;
v0x12b3ba290_0 .var "larger_exp", 7 0;
v0x12b3ba340_0 .var "normalize_done", 0 0;
v0x12b3ba3e0_0 .var "result", 31 0;
v0x12b3ba490_0 .var "result_exp", 7 0;
v0x12b3ba540_0 .var "result_sign", 0 0;
v0x12b3ba5e0_0 .var "sum_mant", 24 0;
L_0x12b3f9d70 .part v0x12b3bb320_0, 31, 1;
L_0x12b3f9e10 .part v0x12b3bb320_0, 23, 8;
L_0x12b3f9f30 .part v0x12b3bb320_0, 0, 23;
L_0x12b3f9fd0 .part L_0x12b3fbe70, 31, 1;
L_0x12b3fa070 .part L_0x12b3fbe70, 23, 8;
L_0x12b3fa190 .part L_0x12b3fbe70, 0, 23;
S_0x12b3b7900 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3b7460;
 .timescale -9 -12;
L_0x12b3fa550 .functor AND 1, L_0x12b3fa230, L_0x12b3fa430, C4<1>, C4<1>;
L_0x12b3fa9d0 .functor AND 1, L_0x12b3fa640, L_0x12b3fa8b0, C4<1>, C4<1>;
L_0x12b3fae30 .functor AND 1, L_0x12b3faac0, L_0x12b3facc0, C4<1>, C4<1>;
L_0x12b3fb220 .functor AND 1, L_0x12b3faee0, L_0x12b3fb100, C4<1>, C4<1>;
L_0x12b3fb430 .functor AND 1, L_0x12b3fb310, L_0x12b3fb5c0, C4<1>, C4<1>;
L_0x12b3fbbb0 .functor AND 1, L_0x12b3fb7e0, L_0x12b3fbad0, C4<1>, C4<1>;
v0x12b3b7bb0_0 .net *"_ivl_10", 31 0, L_0x12b3fa310;  1 drivers
L_0x1200429f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b7c70_0 .net *"_ivl_13", 8 0, L_0x1200429f8;  1 drivers
L_0x120042a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b7d10_0 .net/2u *"_ivl_14", 31 0, L_0x120042a40;  1 drivers
v0x12b3b7da0_0 .net *"_ivl_16", 0 0, L_0x12b3fa430;  1 drivers
L_0x120042a88 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b7e30_0 .net/2u *"_ivl_20", 7 0, L_0x120042a88;  1 drivers
v0x12b3b7f00_0 .net *"_ivl_22", 0 0, L_0x12b3fa640;  1 drivers
v0x12b3b7f90_0 .net *"_ivl_24", 31 0, L_0x12b3fa760;  1 drivers
L_0x120042ad0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8040_0 .net *"_ivl_27", 8 0, L_0x120042ad0;  1 drivers
L_0x120042b18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b80f0_0 .net/2u *"_ivl_28", 31 0, L_0x120042b18;  1 drivers
v0x12b3b8200_0 .net *"_ivl_30", 0 0, L_0x12b3fa8b0;  1 drivers
L_0x120042b60 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b82a0_0 .net/2u *"_ivl_34", 7 0, L_0x120042b60;  1 drivers
v0x12b3b8350_0 .net *"_ivl_36", 0 0, L_0x12b3faac0;  1 drivers
v0x12b3b83f0_0 .net *"_ivl_38", 31 0, L_0x12b3fabe0;  1 drivers
L_0x120042ba8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b84a0_0 .net *"_ivl_41", 8 0, L_0x120042ba8;  1 drivers
L_0x120042bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8550_0 .net/2u *"_ivl_42", 31 0, L_0x120042bf0;  1 drivers
v0x12b3b8600_0 .net *"_ivl_44", 0 0, L_0x12b3facc0;  1 drivers
L_0x120042c38 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b86a0_0 .net/2u *"_ivl_48", 7 0, L_0x120042c38;  1 drivers
v0x12b3b8830_0 .net *"_ivl_50", 0 0, L_0x12b3faee0;  1 drivers
v0x12b3b88c0_0 .net *"_ivl_52", 31 0, L_0x12b3fafc0;  1 drivers
L_0x120042c80 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8960_0 .net *"_ivl_55", 8 0, L_0x120042c80;  1 drivers
L_0x120042cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8a10_0 .net/2u *"_ivl_56", 31 0, L_0x120042cc8;  1 drivers
v0x12b3b8ac0_0 .net *"_ivl_58", 0 0, L_0x12b3fb100;  1 drivers
L_0x1200429b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3b8b60_0 .net/2u *"_ivl_6", 7 0, L_0x1200429b0;  1 drivers
L_0x120042d10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8c10_0 .net/2u *"_ivl_62", 7 0, L_0x120042d10;  1 drivers
v0x12b3b8cc0_0 .net *"_ivl_64", 0 0, L_0x12b3fb310;  1 drivers
v0x12b3b8d60_0 .net *"_ivl_66", 31 0, L_0x12b3fb4a0;  1 drivers
L_0x120042d58 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8e10_0 .net *"_ivl_69", 8 0, L_0x120042d58;  1 drivers
L_0x120042da0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8ec0_0 .net/2u *"_ivl_70", 31 0, L_0x120042da0;  1 drivers
v0x12b3b8f70_0 .net *"_ivl_72", 0 0, L_0x12b3fb5c0;  1 drivers
L_0x120042de8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b9010_0 .net/2u *"_ivl_76", 7 0, L_0x120042de8;  1 drivers
v0x12b3b90c0_0 .net *"_ivl_78", 0 0, L_0x12b3fb7e0;  1 drivers
v0x12b3b9160_0 .net *"_ivl_8", 0 0, L_0x12b3fa230;  1 drivers
v0x12b3b9200_0 .net *"_ivl_80", 31 0, L_0x12b3fb900;  1 drivers
L_0x120042e30 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b8750_0 .net *"_ivl_83", 8 0, L_0x120042e30;  1 drivers
L_0x120042e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3b9490_0 .net/2u *"_ivl_84", 31 0, L_0x120042e78;  1 drivers
v0x12b3b9520_0 .net *"_ivl_86", 0 0, L_0x12b3fbad0;  1 drivers
E_0x12b3b7ad0/0 .event anyedge, v0x12b3b9900_0, v0x12b3b9e90_0, v0x12b3b9710_0, v0x12b3b9c90_0;
E_0x12b3b7ad0/1 .event anyedge, v0x12b3b9990_0, v0x12b3b9f30_0, v0x12b3b9a30_0, v0x12b3b9fd0_0;
E_0x12b3b7ad0/2 .event anyedge, v0x12b3b9ad0_0, v0x12b3b95b0_0, v0x12b3b9670_0, v0x12b3b97a0_0;
E_0x12b3b7ad0/3 .event anyedge, v0x12b3b9be0_0, v0x12b3b9d30_0, v0x12b3ba5e0_0, v0x12b3ba5e0_0;
E_0x12b3b7ad0/4 .event anyedge, v0x12b3ba5e0_0;
E_0x12b3b7ad0 .event/or E_0x12b3b7ad0/0, E_0x12b3b7ad0/1, E_0x12b3b7ad0/2, E_0x12b3b7ad0/3, E_0x12b3b7ad0/4;
L_0x12b3fa230 .cmp/eq 8, L_0x12b3f9e10, L_0x1200429b0;
L_0x12b3fa310 .concat [ 23 9 0 0], L_0x12b3f9f30, L_0x1200429f8;
L_0x12b3fa430 .cmp/ne 32, L_0x12b3fa310, L_0x120042a40;
L_0x12b3fa640 .cmp/eq 8, L_0x12b3fa070, L_0x120042a88;
L_0x12b3fa760 .concat [ 23 9 0 0], L_0x12b3fa190, L_0x120042ad0;
L_0x12b3fa8b0 .cmp/ne 32, L_0x12b3fa760, L_0x120042b18;
L_0x12b3faac0 .cmp/eq 8, L_0x12b3f9e10, L_0x120042b60;
L_0x12b3fabe0 .concat [ 23 9 0 0], L_0x12b3f9f30, L_0x120042ba8;
L_0x12b3facc0 .cmp/eq 32, L_0x12b3fabe0, L_0x120042bf0;
L_0x12b3faee0 .cmp/eq 8, L_0x12b3fa070, L_0x120042c38;
L_0x12b3fafc0 .concat [ 23 9 0 0], L_0x12b3fa190, L_0x120042c80;
L_0x12b3fb100 .cmp/eq 32, L_0x12b3fafc0, L_0x120042cc8;
L_0x12b3fb310 .cmp/eq 8, L_0x12b3f9e10, L_0x120042d10;
L_0x12b3fb4a0 .concat [ 23 9 0 0], L_0x12b3f9f30, L_0x120042d58;
L_0x12b3fb5c0 .cmp/eq 32, L_0x12b3fb4a0, L_0x120042da0;
L_0x12b3fb7e0 .cmp/eq 8, L_0x12b3fa070, L_0x120042de8;
L_0x12b3fb900 .concat [ 23 9 0 0], L_0x12b3fa190, L_0x120042e30;
L_0x12b3fbad0 .cmp/eq 32, L_0x12b3fb900, L_0x120042e78;
S_0x12b3ba6e0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3b6fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3ba850 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3ba890 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3ba8d0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3ba910 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3babb0_0 .net "a", 31 0, L_0x12b3fbe00;  alias, 1 drivers
v0x12b3bac70_0 .var "a_e", 9 0;
v0x12b3bad20_0 .var "a_m", 23 0;
v0x12b3bade0_0 .var "a_s", 0 0;
v0x12b3bae80_0 .net "b", 31 0, v0x12b3bc3b0_0;  1 drivers
v0x12b3baf70_0 .var "b_e", 9 0;
v0x12b3bb020_0 .var "b_m", 23 0;
v0x12b3bb0d0_0 .var "b_s", 0 0;
v0x12b3bb170_0 .var "guard_bit", 0 0;
v0x12b3bb280_0 .var "product", 49 0;
v0x12b3bb320_0 .var "result", 31 0;
v0x12b3bb3e0_0 .var "round_bit", 0 0;
v0x12b3bb470_0 .var "sticky", 0 0;
v0x12b3bb500_0 .var "z_e", 9 0;
v0x12b3bb590_0 .var "z_m", 23 0;
v0x12b3bb630_0 .var "z_s", 0 0;
E_0x12b3bab60/0 .event anyedge, v0x12b3babb0_0, v0x12b3bae80_0, v0x12b3bac70_0, v0x12b3bad20_0;
E_0x12b3bab60/1 .event anyedge, v0x12b3baf70_0, v0x12b3bb020_0, v0x12b3bade0_0, v0x12b3bb0d0_0;
E_0x12b3bab60/2 .event anyedge, v0x12b3bb280_0, v0x12b3bb500_0, v0x12b3bb590_0, v0x12b3bb170_0;
E_0x12b3bab60/3 .event anyedge, v0x12b3bb470_0, v0x12b3bb3e0_0, v0x12b3bb630_0;
E_0x12b3bab60 .event/or E_0x12b3bab60/0, E_0x12b3bab60/1, E_0x12b3bab60/2, E_0x12b3bab60/3;
S_0x12b3bca30 .scope generate, "COL[1]" "COL[1]" 3 56, 3 56 0, S_0x12b3b6940;
 .timescale -9 -12;
P_0x12b3bcbf0 .param/l "c" 1 3 56, +C4<01>;
v0x12b3c23a0_0 .net "pe_accept_w_in", 0 0, L_0x12b3fe570;  1 drivers
v0x12b3c2460_0 .net "pe_input_in", 31 0, L_0x12b3fe320;  1 drivers
v0x12b3c24f0_0 .net "pe_psum_in", 31 0, L_0x12b3fe3d0;  1 drivers
v0x12b3c25c0_0 .net "pe_switch_in_local", 0 0, L_0x12b3fe650;  1 drivers
v0x12b3c2650_0 .net "pe_valid_in", 0 0, L_0x12b3fe230;  1 drivers
v0x12b3c2720_0 .net "pe_weight_in", 31 0, L_0x12b3fe480;  1 drivers
S_0x12b3bcc70 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3bca30;
 .timescale -9 -12;
L_0x12b3fe230 .functor BUFZ 1, v0x12b3bc020_0, C4<0>, C4<0>, C4<0>;
L_0x12b3fe320 .functor BUFZ 32, v0x12b3bbbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fe3d0 .functor BUFZ 32, v0x12b3aa1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fe480 .functor BUFZ 32, v0x12b3aa5f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12b3fe570 .functor BUFZ 1, o0x12001bed0, C4<0>, C4<0>, C4<0>;
L_0x12b3fe650 .functor BUFZ 1, v0x12b3a45a0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3bce30 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3bca30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3bd000 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3c15a0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3c1640_0 .net "mac_out", 31 0, v0x12b3c0260_0;  1 drivers
v0x12b3c16e0_0 .net "mult_out", 31 0, v0x12b3c11a0_0;  1 drivers
v0x12b3c17d0_0 .net "pe_accept_w_in", 0 0, L_0x12b3fe570;  alias, 1 drivers
v0x12b3c1860_0 .net "pe_enabled", 0 0, L_0x12b3fe190;  1 drivers
v0x12b3c1930_0 .net "pe_input_in", 31 0, L_0x12b3fe320;  alias, 1 drivers
v0x12b3c19c0_0 .var "pe_input_out", 31 0;
v0x12b3c1a60_0 .net "pe_psum_in", 31 0, L_0x12b3fe3d0;  alias, 1 drivers
v0x12b3c1b20_0 .var "pe_psum_out", 31 0;
v0x12b3c1c40_0 .net "pe_switch_in", 0 0, L_0x12b3fe650;  alias, 1 drivers
v0x12b3c1ce0_0 .var "pe_switch_out", 0 0;
v0x12b3c1d80_0 .net "pe_valid_in", 0 0, L_0x12b3fe230;  alias, 1 drivers
v0x12b3c1e20_0 .var "pe_valid_out", 0 0;
v0x12b3c1ec0_0 .net "pe_weight_in", 31 0, L_0x12b3fe480;  alias, 1 drivers
v0x12b3c1f70_0 .var "pe_weight_out", 31 0;
v0x12b3c2020_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3c20b0_0 .var "weight_reg_active", 31 0;
v0x12b3c2240_0 .var "weight_reg_inactive", 31 0;
S_0x12b3bd2e0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3bce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3bd4a0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3bd4e0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3bd520 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3bd560 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3bf430_0 .net "a", 31 0, v0x12b3c11a0_0;  alias, 1 drivers
v0x12b3bf4f0_0 .net "a_exp", 7 0, L_0x12b3fc280;  1 drivers
v0x12b3bf590_0 .net "a_inf", 0 0, L_0x12b3fd2e0;  1 drivers
v0x12b3bf620_0 .net "a_mant", 22 0, L_0x12b3fc3a0;  1 drivers
v0x12b3bf6b0_0 .var "a_mant_ext", 23 0;
v0x12b3bf780_0 .net "a_nan", 0 0, L_0x12b3fc9e0;  1 drivers
v0x12b3bf810_0 .net "a_sign", 0 0, L_0x12b3fc1e0;  1 drivers
v0x12b3bf8b0_0 .net "a_zero", 0 0, L_0x12b3fd920;  1 drivers
v0x12b3bf950_0 .net "b", 31 0, L_0x12b3fe3d0;  alias, 1 drivers
v0x12b3bfa60_0 .net "b_exp", 7 0, L_0x12b3fc4e0;  1 drivers
v0x12b3bfb10_0 .net "b_inf", 0 0, L_0x12b3fd710;  1 drivers
v0x12b3bfbb0_0 .net "b_mant", 22 0, L_0x12b3fc600;  1 drivers
v0x12b3bfc60_0 .var "b_mant_ext", 23 0;
v0x12b3bfd10_0 .net "b_nan", 0 0, L_0x12b3fce60;  1 drivers
v0x12b3bfdb0_0 .net "b_sign", 0 0, L_0x12b3fc440;  1 drivers
v0x12b3bfe50_0 .net "b_zero", 0 0, L_0x12b3fe0a0;  1 drivers
v0x12b3bfef0_0 .var "exp_diff", 7 0;
v0x12b3c0080_0 .var/i "i", 31 0;
v0x12b3c0110_0 .var "larger_exp", 7 0;
v0x12b3c01c0_0 .var "normalize_done", 0 0;
v0x12b3c0260_0 .var "result", 31 0;
v0x12b3c0310_0 .var "result_exp", 7 0;
v0x12b3c03c0_0 .var "result_sign", 0 0;
v0x12b3c0460_0 .var "sum_mant", 24 0;
L_0x12b3fc1e0 .part v0x12b3c11a0_0, 31, 1;
L_0x12b3fc280 .part v0x12b3c11a0_0, 23, 8;
L_0x12b3fc3a0 .part v0x12b3c11a0_0, 0, 23;
L_0x12b3fc440 .part L_0x12b3fe3d0, 31, 1;
L_0x12b3fc4e0 .part L_0x12b3fe3d0, 23, 8;
L_0x12b3fc600 .part L_0x12b3fe3d0, 0, 23;
S_0x12b3bd780 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3bd2e0;
 .timescale -9 -12;
L_0x12b3fc9e0 .functor AND 1, L_0x12b3fc6a0, L_0x12b3fc8a0, C4<1>, C4<1>;
L_0x12b3fce60 .functor AND 1, L_0x12b3fcad0, L_0x12b3fcd40, C4<1>, C4<1>;
L_0x12b3fd2e0 .functor AND 1, L_0x12b3fcf50, L_0x12b3fd150, C4<1>, C4<1>;
L_0x12b3fd710 .functor AND 1, L_0x12b3fd390, L_0x12b3fd5f0, C4<1>, C4<1>;
L_0x12b3fd920 .functor AND 1, L_0x12b3fd800, L_0x12b3fdab0, C4<1>, C4<1>;
L_0x12b3fe0a0 .functor AND 1, L_0x12b3fdcd0, L_0x12b3fdfc0, C4<1>, C4<1>;
v0x12b3bda30_0 .net *"_ivl_10", 31 0, L_0x12b3fc780;  1 drivers
L_0x120042f08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bdaf0_0 .net *"_ivl_13", 8 0, L_0x120042f08;  1 drivers
L_0x120042f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bdb90_0 .net/2u *"_ivl_14", 31 0, L_0x120042f50;  1 drivers
v0x12b3bdc20_0 .net *"_ivl_16", 0 0, L_0x12b3fc8a0;  1 drivers
L_0x120042f98 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3bdcb0_0 .net/2u *"_ivl_20", 7 0, L_0x120042f98;  1 drivers
v0x12b3bdd80_0 .net *"_ivl_22", 0 0, L_0x12b3fcad0;  1 drivers
v0x12b3bde10_0 .net *"_ivl_24", 31 0, L_0x12b3fcbf0;  1 drivers
L_0x120042fe0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bdec0_0 .net *"_ivl_27", 8 0, L_0x120042fe0;  1 drivers
L_0x120043028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bdf70_0 .net/2u *"_ivl_28", 31 0, L_0x120043028;  1 drivers
v0x12b3be080_0 .net *"_ivl_30", 0 0, L_0x12b3fcd40;  1 drivers
L_0x120043070 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3be120_0 .net/2u *"_ivl_34", 7 0, L_0x120043070;  1 drivers
v0x12b3be1d0_0 .net *"_ivl_36", 0 0, L_0x12b3fcf50;  1 drivers
v0x12b3be270_0 .net *"_ivl_38", 31 0, L_0x12b3fd070;  1 drivers
L_0x1200430b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3be320_0 .net *"_ivl_41", 8 0, L_0x1200430b8;  1 drivers
L_0x120043100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3be3d0_0 .net/2u *"_ivl_42", 31 0, L_0x120043100;  1 drivers
v0x12b3be480_0 .net *"_ivl_44", 0 0, L_0x12b3fd150;  1 drivers
L_0x120043148 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3be520_0 .net/2u *"_ivl_48", 7 0, L_0x120043148;  1 drivers
v0x12b3be6b0_0 .net *"_ivl_50", 0 0, L_0x12b3fd390;  1 drivers
v0x12b3be740_0 .net *"_ivl_52", 31 0, L_0x12b3fd490;  1 drivers
L_0x120043190 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3be7e0_0 .net *"_ivl_55", 8 0, L_0x120043190;  1 drivers
L_0x1200431d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3be890_0 .net/2u *"_ivl_56", 31 0, L_0x1200431d8;  1 drivers
v0x12b3be940_0 .net *"_ivl_58", 0 0, L_0x12b3fd5f0;  1 drivers
L_0x120042ec0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3be9e0_0 .net/2u *"_ivl_6", 7 0, L_0x120042ec0;  1 drivers
L_0x120043220 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bea90_0 .net/2u *"_ivl_62", 7 0, L_0x120043220;  1 drivers
v0x12b3beb40_0 .net *"_ivl_64", 0 0, L_0x12b3fd800;  1 drivers
v0x12b3bebe0_0 .net *"_ivl_66", 31 0, L_0x12b3fd990;  1 drivers
L_0x120043268 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bec90_0 .net *"_ivl_69", 8 0, L_0x120043268;  1 drivers
L_0x1200432b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bed40_0 .net/2u *"_ivl_70", 31 0, L_0x1200432b0;  1 drivers
v0x12b3bedf0_0 .net *"_ivl_72", 0 0, L_0x12b3fdab0;  1 drivers
L_0x1200432f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bee90_0 .net/2u *"_ivl_76", 7 0, L_0x1200432f8;  1 drivers
v0x12b3bef40_0 .net *"_ivl_78", 0 0, L_0x12b3fdcd0;  1 drivers
v0x12b3befe0_0 .net *"_ivl_8", 0 0, L_0x12b3fc6a0;  1 drivers
v0x12b3bf080_0 .net *"_ivl_80", 31 0, L_0x12b3fddf0;  1 drivers
L_0x120043340 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3be5d0_0 .net *"_ivl_83", 8 0, L_0x120043340;  1 drivers
L_0x120043388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3bf310_0 .net/2u *"_ivl_84", 31 0, L_0x120043388;  1 drivers
v0x12b3bf3a0_0 .net *"_ivl_86", 0 0, L_0x12b3fdfc0;  1 drivers
E_0x12b3bd950/0 .event anyedge, v0x12b3bf780_0, v0x12b3bfd10_0, v0x12b3bf590_0, v0x12b3bfb10_0;
E_0x12b3bd950/1 .event anyedge, v0x12b3bf810_0, v0x12b3bfdb0_0, v0x12b3bf8b0_0, v0x12b3bfe50_0;
E_0x12b3bd950/2 .event anyedge, v0x12b3bf950_0, v0x12b3bf430_0, v0x12b3bf4f0_0, v0x12b3bf620_0;
E_0x12b3bd950/3 .event anyedge, v0x12b3bfa60_0, v0x12b3bfbb0_0, v0x12b3c0460_0, v0x12b3c0460_0;
E_0x12b3bd950/4 .event anyedge, v0x12b3c0460_0;
E_0x12b3bd950 .event/or E_0x12b3bd950/0, E_0x12b3bd950/1, E_0x12b3bd950/2, E_0x12b3bd950/3, E_0x12b3bd950/4;
L_0x12b3fc6a0 .cmp/eq 8, L_0x12b3fc280, L_0x120042ec0;
L_0x12b3fc780 .concat [ 23 9 0 0], L_0x12b3fc3a0, L_0x120042f08;
L_0x12b3fc8a0 .cmp/ne 32, L_0x12b3fc780, L_0x120042f50;
L_0x12b3fcad0 .cmp/eq 8, L_0x12b3fc4e0, L_0x120042f98;
L_0x12b3fcbf0 .concat [ 23 9 0 0], L_0x12b3fc600, L_0x120042fe0;
L_0x12b3fcd40 .cmp/ne 32, L_0x12b3fcbf0, L_0x120043028;
L_0x12b3fcf50 .cmp/eq 8, L_0x12b3fc280, L_0x120043070;
L_0x12b3fd070 .concat [ 23 9 0 0], L_0x12b3fc3a0, L_0x1200430b8;
L_0x12b3fd150 .cmp/eq 32, L_0x12b3fd070, L_0x120043100;
L_0x12b3fd390 .cmp/eq 8, L_0x12b3fc4e0, L_0x120043148;
L_0x12b3fd490 .concat [ 23 9 0 0], L_0x12b3fc600, L_0x120043190;
L_0x12b3fd5f0 .cmp/eq 32, L_0x12b3fd490, L_0x1200431d8;
L_0x12b3fd800 .cmp/eq 8, L_0x12b3fc280, L_0x120043220;
L_0x12b3fd990 .concat [ 23 9 0 0], L_0x12b3fc3a0, L_0x120043268;
L_0x12b3fdab0 .cmp/eq 32, L_0x12b3fd990, L_0x1200432b0;
L_0x12b3fdcd0 .cmp/eq 8, L_0x12b3fc4e0, L_0x1200432f8;
L_0x12b3fddf0 .concat [ 23 9 0 0], L_0x12b3fc600, L_0x120043340;
L_0x12b3fdfc0 .cmp/eq 32, L_0x12b3fddf0, L_0x120043388;
S_0x12b3c0560 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3bce30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3c06d0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3c0710 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3c0750 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3c0790 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3c0a30_0 .net "a", 31 0, L_0x12b3fe320;  alias, 1 drivers
v0x12b3c0af0_0 .var "a_e", 9 0;
v0x12b3c0ba0_0 .var "a_m", 23 0;
v0x12b3c0c60_0 .var "a_s", 0 0;
v0x12b3c0d00_0 .net "b", 31 0, v0x12b3c20b0_0;  1 drivers
v0x12b3c0df0_0 .var "b_e", 9 0;
v0x12b3c0ea0_0 .var "b_m", 23 0;
v0x12b3c0f50_0 .var "b_s", 0 0;
v0x12b3c0ff0_0 .var "guard_bit", 0 0;
v0x12b3c1100_0 .var "product", 49 0;
v0x12b3c11a0_0 .var "result", 31 0;
v0x12b3c1260_0 .var "round_bit", 0 0;
v0x12b3c12f0_0 .var "sticky", 0 0;
v0x12b3c1380_0 .var "z_e", 9 0;
v0x12b3c1410_0 .var "z_m", 23 0;
v0x12b3c14b0_0 .var "z_s", 0 0;
E_0x12b3c09e0/0 .event anyedge, v0x12b3c0a30_0, v0x12b3c0d00_0, v0x12b3c0af0_0, v0x12b3c0ba0_0;
E_0x12b3c09e0/1 .event anyedge, v0x12b3c0df0_0, v0x12b3c0ea0_0, v0x12b3c0c60_0, v0x12b3c0f50_0;
E_0x12b3c09e0/2 .event anyedge, v0x12b3c1100_0, v0x12b3c1380_0, v0x12b3c1410_0, v0x12b3c0ff0_0;
E_0x12b3c09e0/3 .event anyedge, v0x12b3c12f0_0, v0x12b3c1260_0, v0x12b3c14b0_0;
E_0x12b3c09e0 .event/or E_0x12b3c09e0/0, E_0x12b3c09e0/1, E_0x12b3c09e0/2, E_0x12b3c09e0/3;
S_0x12b3c27b0 .scope generate, "COL[2]" "COL[2]" 3 56, 3 56 0, S_0x12b3b6940;
 .timescale -9 -12;
P_0x12b3c2990 .param/l "c" 1 3 56, +C4<010>;
v0x12b3c8130_0 .net "pe_accept_w_in", 0 0, L_0x11a604ae0;  1 drivers
v0x12b3c81f0_0 .net "pe_input_in", 31 0, L_0x11a604890;  1 drivers
v0x12b3c8280_0 .net "pe_psum_in", 31 0, L_0x11a604940;  1 drivers
v0x12b3c8350_0 .net "pe_switch_in_local", 0 0, L_0x11a604b90;  1 drivers
v0x12b3c83e0_0 .net "pe_valid_in", 0 0, L_0x11a6047e0;  1 drivers
v0x12b3c84b0_0 .net "pe_weight_in", 31 0, L_0x11a6049f0;  1 drivers
S_0x12b3c2a10 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3c27b0;
 .timescale -9 -12;
L_0x11a6047e0 .functor BUFZ 1, v0x12b3c1e20_0, C4<0>, C4<0>, C4<0>;
L_0x11a604890 .functor BUFZ 32, v0x12b3c19c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a604940 .functor BUFZ 32, v0x12b3aff30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a6049f0 .functor BUFZ 32, v0x12b3b0380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a604ae0 .functor BUFZ 1, o0x12001bf00, C4<0>, C4<0>, C4<0>;
L_0x11a604b90 .functor BUFZ 1, v0x12b3aa360_0, C4<0>, C4<0>, C4<0>;
S_0x12b3c2bd0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3c27b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3c2d90 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3c7330_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3c73d0_0 .net "mac_out", 31 0, v0x12b3c5ff0_0;  1 drivers
v0x12b3c7470_0 .net "mult_out", 31 0, v0x12b3c6f30_0;  1 drivers
v0x12b3c7560_0 .net "pe_accept_w_in", 0 0, L_0x11a604ae0;  alias, 1 drivers
v0x12b3c75f0_0 .net "pe_enabled", 0 0, L_0x11a6046e0;  1 drivers
v0x12b3c76c0_0 .net "pe_input_in", 31 0, L_0x11a604890;  alias, 1 drivers
v0x12b3c7750_0 .var "pe_input_out", 31 0;
v0x12b3c77f0_0 .net "pe_psum_in", 31 0, L_0x11a604940;  alias, 1 drivers
v0x12b3c78b0_0 .var "pe_psum_out", 31 0;
v0x12b3c79d0_0 .net "pe_switch_in", 0 0, L_0x11a604b90;  alias, 1 drivers
v0x12b3c7a70_0 .var "pe_switch_out", 0 0;
v0x12b3c7b10_0 .net "pe_valid_in", 0 0, L_0x11a6047e0;  alias, 1 drivers
v0x12b3c7bb0_0 .var "pe_valid_out", 0 0;
v0x12b3c7c50_0 .net "pe_weight_in", 31 0, L_0x11a6049f0;  alias, 1 drivers
v0x12b3c7d00_0 .var "pe_weight_out", 31 0;
v0x12b3c7db0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3c7e40_0 .var "weight_reg_active", 31 0;
v0x12b3c7fd0_0 .var "weight_reg_inactive", 31 0;
S_0x12b3c3070 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3c2bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3c3230 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3c3270 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3c32b0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3c32f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3c51c0_0 .net "a", 31 0, v0x12b3c6f30_0;  alias, 1 drivers
v0x12b3c5280_0 .net "a_exp", 7 0, L_0x12b3fe7a0;  1 drivers
v0x12b3c5320_0 .net "a_inf", 0 0, L_0x12b3ff7c0;  1 drivers
v0x12b3c53b0_0 .net "a_mant", 22 0, L_0x12b3fe8c0;  1 drivers
v0x12b3c5440_0 .var "a_mant_ext", 23 0;
v0x12b3c5510_0 .net "a_nan", 0 0, L_0x12b3feee0;  1 drivers
v0x12b3c55a0_0 .net "a_sign", 0 0, L_0x12b3fe700;  1 drivers
v0x12b3c5640_0 .net "a_zero", 0 0, L_0x12b3ffde0;  1 drivers
v0x12b3c56e0_0 .net "b", 31 0, L_0x11a604940;  alias, 1 drivers
v0x12b3c57f0_0 .net "b_exp", 7 0, L_0x12b3fea00;  1 drivers
v0x12b3c58a0_0 .net "b_inf", 0 0, L_0x12b3ffbd0;  1 drivers
v0x12b3c5940_0 .net "b_mant", 22 0, L_0x12b3feb20;  1 drivers
v0x12b3c59f0_0 .var "b_mant_ext", 23 0;
v0x12b3c5aa0_0 .net "b_nan", 0 0, L_0x12b3ff360;  1 drivers
v0x12b3c5b40_0 .net "b_sign", 0 0, L_0x12b3fe960;  1 drivers
v0x12b3c5be0_0 .net "b_zero", 0 0, L_0x11a6045f0;  1 drivers
v0x12b3c5c80_0 .var "exp_diff", 7 0;
v0x12b3c5e10_0 .var/i "i", 31 0;
v0x12b3c5ea0_0 .var "larger_exp", 7 0;
v0x12b3c5f50_0 .var "normalize_done", 0 0;
v0x12b3c5ff0_0 .var "result", 31 0;
v0x12b3c60a0_0 .var "result_exp", 7 0;
v0x12b3c6150_0 .var "result_sign", 0 0;
v0x12b3c61f0_0 .var "sum_mant", 24 0;
L_0x12b3fe700 .part v0x12b3c6f30_0, 31, 1;
L_0x12b3fe7a0 .part v0x12b3c6f30_0, 23, 8;
L_0x12b3fe8c0 .part v0x12b3c6f30_0, 0, 23;
L_0x12b3fe960 .part L_0x11a604940, 31, 1;
L_0x12b3fea00 .part L_0x11a604940, 23, 8;
L_0x12b3feb20 .part L_0x11a604940, 0, 23;
S_0x12b3c3510 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3c3070;
 .timescale -9 -12;
L_0x12b3feee0 .functor AND 1, L_0x12b3febc0, L_0x12b3fedc0, C4<1>, C4<1>;
L_0x12b3ff360 .functor AND 1, L_0x12b3fefd0, L_0x12b3ff240, C4<1>, C4<1>;
L_0x12b3ff7c0 .functor AND 1, L_0x12b3ff450, L_0x12b3ff650, C4<1>, C4<1>;
L_0x12b3ffbd0 .functor AND 1, L_0x12b3ff870, L_0x12b3ffab0, C4<1>, C4<1>;
L_0x12b3ffde0 .functor AND 1, L_0x12b3ffcc0, L_0x11a604080, C4<1>, C4<1>;
L_0x11a6045f0 .functor AND 1, L_0x11a604220, L_0x11a604510, C4<1>, C4<1>;
v0x12b3c37c0_0 .net *"_ivl_10", 31 0, L_0x12b3feca0;  1 drivers
L_0x120043418 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c3880_0 .net *"_ivl_13", 8 0, L_0x120043418;  1 drivers
L_0x120043460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c3920_0 .net/2u *"_ivl_14", 31 0, L_0x120043460;  1 drivers
v0x12b3c39b0_0 .net *"_ivl_16", 0 0, L_0x12b3fedc0;  1 drivers
L_0x1200434a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c3a40_0 .net/2u *"_ivl_20", 7 0, L_0x1200434a8;  1 drivers
v0x12b3c3b10_0 .net *"_ivl_22", 0 0, L_0x12b3fefd0;  1 drivers
v0x12b3c3ba0_0 .net *"_ivl_24", 31 0, L_0x12b3ff0f0;  1 drivers
L_0x1200434f0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c3c50_0 .net *"_ivl_27", 8 0, L_0x1200434f0;  1 drivers
L_0x120043538 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c3d00_0 .net/2u *"_ivl_28", 31 0, L_0x120043538;  1 drivers
v0x12b3c3e10_0 .net *"_ivl_30", 0 0, L_0x12b3ff240;  1 drivers
L_0x120043580 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c3eb0_0 .net/2u *"_ivl_34", 7 0, L_0x120043580;  1 drivers
v0x12b3c3f60_0 .net *"_ivl_36", 0 0, L_0x12b3ff450;  1 drivers
v0x12b3c4000_0 .net *"_ivl_38", 31 0, L_0x12b3ff570;  1 drivers
L_0x1200435c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c40b0_0 .net *"_ivl_41", 8 0, L_0x1200435c8;  1 drivers
L_0x120043610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4160_0 .net/2u *"_ivl_42", 31 0, L_0x120043610;  1 drivers
v0x12b3c4210_0 .net *"_ivl_44", 0 0, L_0x12b3ff650;  1 drivers
L_0x120043658 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c42b0_0 .net/2u *"_ivl_48", 7 0, L_0x120043658;  1 drivers
v0x12b3c4440_0 .net *"_ivl_50", 0 0, L_0x12b3ff870;  1 drivers
v0x12b3c44d0_0 .net *"_ivl_52", 31 0, L_0x12b3ff950;  1 drivers
L_0x1200436a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4570_0 .net *"_ivl_55", 8 0, L_0x1200436a0;  1 drivers
L_0x1200436e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4620_0 .net/2u *"_ivl_56", 31 0, L_0x1200436e8;  1 drivers
v0x12b3c46d0_0 .net *"_ivl_58", 0 0, L_0x12b3ffab0;  1 drivers
L_0x1200433d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c4770_0 .net/2u *"_ivl_6", 7 0, L_0x1200433d0;  1 drivers
L_0x120043730 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4820_0 .net/2u *"_ivl_62", 7 0, L_0x120043730;  1 drivers
v0x12b3c48d0_0 .net *"_ivl_64", 0 0, L_0x12b3ffcc0;  1 drivers
v0x12b3c4970_0 .net *"_ivl_66", 31 0, L_0x12b3ffe50;  1 drivers
L_0x120043778 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4a20_0 .net *"_ivl_69", 8 0, L_0x120043778;  1 drivers
L_0x1200437c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4ad0_0 .net/2u *"_ivl_70", 31 0, L_0x1200437c0;  1 drivers
v0x12b3c4b80_0 .net *"_ivl_72", 0 0, L_0x11a604080;  1 drivers
L_0x120043808 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4c20_0 .net/2u *"_ivl_76", 7 0, L_0x120043808;  1 drivers
v0x12b3c4cd0_0 .net *"_ivl_78", 0 0, L_0x11a604220;  1 drivers
v0x12b3c4d70_0 .net *"_ivl_8", 0 0, L_0x12b3febc0;  1 drivers
v0x12b3c4e10_0 .net *"_ivl_80", 31 0, L_0x11a604340;  1 drivers
L_0x120043850 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c4360_0 .net *"_ivl_83", 8 0, L_0x120043850;  1 drivers
L_0x120043898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c50a0_0 .net/2u *"_ivl_84", 31 0, L_0x120043898;  1 drivers
v0x12b3c5130_0 .net *"_ivl_86", 0 0, L_0x11a604510;  1 drivers
E_0x12b3c36e0/0 .event anyedge, v0x12b3c5510_0, v0x12b3c5aa0_0, v0x12b3c5320_0, v0x12b3c58a0_0;
E_0x12b3c36e0/1 .event anyedge, v0x12b3c55a0_0, v0x12b3c5b40_0, v0x12b3c5640_0, v0x12b3c5be0_0;
E_0x12b3c36e0/2 .event anyedge, v0x12b3c56e0_0, v0x12b3c51c0_0, v0x12b3c5280_0, v0x12b3c53b0_0;
E_0x12b3c36e0/3 .event anyedge, v0x12b3c57f0_0, v0x12b3c5940_0, v0x12b3c61f0_0, v0x12b3c61f0_0;
E_0x12b3c36e0/4 .event anyedge, v0x12b3c61f0_0;
E_0x12b3c36e0 .event/or E_0x12b3c36e0/0, E_0x12b3c36e0/1, E_0x12b3c36e0/2, E_0x12b3c36e0/3, E_0x12b3c36e0/4;
L_0x12b3febc0 .cmp/eq 8, L_0x12b3fe7a0, L_0x1200433d0;
L_0x12b3feca0 .concat [ 23 9 0 0], L_0x12b3fe8c0, L_0x120043418;
L_0x12b3fedc0 .cmp/ne 32, L_0x12b3feca0, L_0x120043460;
L_0x12b3fefd0 .cmp/eq 8, L_0x12b3fea00, L_0x1200434a8;
L_0x12b3ff0f0 .concat [ 23 9 0 0], L_0x12b3feb20, L_0x1200434f0;
L_0x12b3ff240 .cmp/ne 32, L_0x12b3ff0f0, L_0x120043538;
L_0x12b3ff450 .cmp/eq 8, L_0x12b3fe7a0, L_0x120043580;
L_0x12b3ff570 .concat [ 23 9 0 0], L_0x12b3fe8c0, L_0x1200435c8;
L_0x12b3ff650 .cmp/eq 32, L_0x12b3ff570, L_0x120043610;
L_0x12b3ff870 .cmp/eq 8, L_0x12b3fea00, L_0x120043658;
L_0x12b3ff950 .concat [ 23 9 0 0], L_0x12b3feb20, L_0x1200436a0;
L_0x12b3ffab0 .cmp/eq 32, L_0x12b3ff950, L_0x1200436e8;
L_0x12b3ffcc0 .cmp/eq 8, L_0x12b3fe7a0, L_0x120043730;
L_0x12b3ffe50 .concat [ 23 9 0 0], L_0x12b3fe8c0, L_0x120043778;
L_0x11a604080 .cmp/eq 32, L_0x12b3ffe50, L_0x1200437c0;
L_0x11a604220 .cmp/eq 8, L_0x12b3fea00, L_0x120043808;
L_0x11a604340 .concat [ 23 9 0 0], L_0x12b3feb20, L_0x120043850;
L_0x11a604510 .cmp/eq 32, L_0x11a604340, L_0x120043898;
S_0x12b3c62f0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3c2bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3c6460 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3c64a0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3c64e0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3c6520 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3c67c0_0 .net "a", 31 0, L_0x11a604890;  alias, 1 drivers
v0x12b3c6880_0 .var "a_e", 9 0;
v0x12b3c6930_0 .var "a_m", 23 0;
v0x12b3c69f0_0 .var "a_s", 0 0;
v0x12b3c6a90_0 .net "b", 31 0, v0x12b3c7e40_0;  1 drivers
v0x12b3c6b80_0 .var "b_e", 9 0;
v0x12b3c6c30_0 .var "b_m", 23 0;
v0x12b3c6ce0_0 .var "b_s", 0 0;
v0x12b3c6d80_0 .var "guard_bit", 0 0;
v0x12b3c6e90_0 .var "product", 49 0;
v0x12b3c6f30_0 .var "result", 31 0;
v0x12b3c6ff0_0 .var "round_bit", 0 0;
v0x12b3c7080_0 .var "sticky", 0 0;
v0x12b3c7110_0 .var "z_e", 9 0;
v0x12b3c71a0_0 .var "z_m", 23 0;
v0x12b3c7240_0 .var "z_s", 0 0;
E_0x12b3c6770/0 .event anyedge, v0x12b3c67c0_0, v0x12b3c6a90_0, v0x12b3c6880_0, v0x12b3c6930_0;
E_0x12b3c6770/1 .event anyedge, v0x12b3c6b80_0, v0x12b3c6c30_0, v0x12b3c69f0_0, v0x12b3c6ce0_0;
E_0x12b3c6770/2 .event anyedge, v0x12b3c6e90_0, v0x12b3c7110_0, v0x12b3c71a0_0, v0x12b3c6d80_0;
E_0x12b3c6770/3 .event anyedge, v0x12b3c7080_0, v0x12b3c6ff0_0, v0x12b3c7240_0;
E_0x12b3c6770 .event/or E_0x12b3c6770/0, E_0x12b3c6770/1, E_0x12b3c6770/2, E_0x12b3c6770/3;
S_0x12b3c8540 .scope generate, "COL[3]" "COL[3]" 3 56, 3 56 0, S_0x12b3b6940;
 .timescale -9 -12;
P_0x12b3c8700 .param/l "c" 1 3 56, +C4<011>;
v0x12b3cdeb0_0 .net "pe_accept_w_in", 0 0, L_0x11a606fb0;  1 drivers
v0x12b3cdf70_0 .net "pe_input_in", 31 0, L_0x11a606d60;  1 drivers
v0x12b3ce000_0 .net "pe_psum_in", 31 0, L_0x11a606e10;  1 drivers
v0x12b3ce0d0_0 .net "pe_switch_in_local", 0 0, L_0x11a607060;  1 drivers
v0x12b3ce160_0 .net "pe_valid_in", 0 0, L_0x11a606c70;  1 drivers
v0x12b3ce230_0 .net "pe_weight_in", 31 0, L_0x11a606ec0;  1 drivers
S_0x12b3c8780 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3c8540;
 .timescale -9 -12;
L_0x11a606c70 .functor BUFZ 1, v0x12b3c7bb0_0, C4<0>, C4<0>, C4<0>;
L_0x11a606d60 .functor BUFZ 32, v0x12b3c7750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a606e10 .functor BUFZ 32, v0x12b3b5cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a606ec0 .functor BUFZ 32, v0x12b3b6100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a606fb0 .functor BUFZ 1, o0x12001bf30, C4<0>, C4<0>, C4<0>;
L_0x11a607060 .functor BUFZ 1, v0x12b3b00f0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3c8940 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3c8540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3c8b10 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3cd0b0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3cd150_0 .net "mac_out", 31 0, v0x12b3cbd70_0;  1 drivers
v0x12b3cd1f0_0 .net "mult_out", 31 0, v0x12b3cccb0_0;  1 drivers
v0x12b3cd2e0_0 .net "pe_accept_w_in", 0 0, L_0x11a606fb0;  alias, 1 drivers
v0x12b3cd370_0 .net "pe_enabled", 0 0, L_0x11a606bd0;  1 drivers
v0x12b3cd440_0 .net "pe_input_in", 31 0, L_0x11a606d60;  alias, 1 drivers
v0x12b3cd4d0_0 .var "pe_input_out", 31 0;
v0x12b3cd570_0 .net "pe_psum_in", 31 0, L_0x11a606e10;  alias, 1 drivers
v0x12b3cd630_0 .var "pe_psum_out", 31 0;
v0x12b3cd750_0 .net "pe_switch_in", 0 0, L_0x11a607060;  alias, 1 drivers
v0x12b3cd7f0_0 .var "pe_switch_out", 0 0;
v0x12b3cd890_0 .net "pe_valid_in", 0 0, L_0x11a606c70;  alias, 1 drivers
v0x12b3cd930_0 .var "pe_valid_out", 0 0;
v0x12b3cd9d0_0 .net "pe_weight_in", 31 0, L_0x11a606ec0;  alias, 1 drivers
v0x12b3cda80_0 .var "pe_weight_out", 31 0;
v0x12b3cdb30_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3cdbc0_0 .var "weight_reg_active", 31 0;
v0x12b3cdd50_0 .var "weight_reg_inactive", 31 0;
S_0x12b3c8df0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3c8940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3c8fb0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3c8ff0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3c9030 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3c9070 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3caf40_0 .net "a", 31 0, v0x12b3cccb0_0;  alias, 1 drivers
v0x12b3cb000_0 .net "a_exp", 7 0, L_0x11a604d20;  1 drivers
v0x12b3cb0a0_0 .net "a_inf", 0 0, L_0x11a605d40;  1 drivers
v0x12b3cb130_0 .net "a_mant", 22 0, L_0x11a604e40;  1 drivers
v0x12b3cb1c0_0 .var "a_mant_ext", 23 0;
v0x12b3cb290_0 .net "a_nan", 0 0, L_0x11a605460;  1 drivers
v0x12b3cb320_0 .net "a_sign", 0 0, L_0x11a604c80;  1 drivers
v0x12b3cb3c0_0 .net "a_zero", 0 0, L_0x11a606360;  1 drivers
v0x12b3cb460_0 .net "b", 31 0, L_0x11a606e10;  alias, 1 drivers
v0x12b3cb570_0 .net "b_exp", 7 0, L_0x11a604f80;  1 drivers
v0x12b3cb620_0 .net "b_inf", 0 0, L_0x11a606150;  1 drivers
v0x12b3cb6c0_0 .net "b_mant", 22 0, L_0x11a6050a0;  1 drivers
v0x12b3cb770_0 .var "b_mant_ext", 23 0;
v0x12b3cb820_0 .net "b_nan", 0 0, L_0x11a6058e0;  1 drivers
v0x12b3cb8c0_0 .net "b_sign", 0 0, L_0x11a604ee0;  1 drivers
v0x12b3cb960_0 .net "b_zero", 0 0, L_0x11a606ae0;  1 drivers
v0x12b3cba00_0 .var "exp_diff", 7 0;
v0x12b3cbb90_0 .var/i "i", 31 0;
v0x12b3cbc20_0 .var "larger_exp", 7 0;
v0x12b3cbcd0_0 .var "normalize_done", 0 0;
v0x12b3cbd70_0 .var "result", 31 0;
v0x12b3cbe20_0 .var "result_exp", 7 0;
v0x12b3cbed0_0 .var "result_sign", 0 0;
v0x12b3cbf70_0 .var "sum_mant", 24 0;
L_0x11a604c80 .part v0x12b3cccb0_0, 31, 1;
L_0x11a604d20 .part v0x12b3cccb0_0, 23, 8;
L_0x11a604e40 .part v0x12b3cccb0_0, 0, 23;
L_0x11a604ee0 .part L_0x11a606e10, 31, 1;
L_0x11a604f80 .part L_0x11a606e10, 23, 8;
L_0x11a6050a0 .part L_0x11a606e10, 0, 23;
S_0x12b3c9290 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3c8df0;
 .timescale -9 -12;
L_0x11a605460 .functor AND 1, L_0x11a605140, L_0x11a605340, C4<1>, C4<1>;
L_0x11a6058e0 .functor AND 1, L_0x11a605550, L_0x11a6057c0, C4<1>, C4<1>;
L_0x11a605d40 .functor AND 1, L_0x11a6059d0, L_0x11a605bd0, C4<1>, C4<1>;
L_0x11a606150 .functor AND 1, L_0x11a605df0, L_0x11a606030, C4<1>, C4<1>;
L_0x11a606360 .functor AND 1, L_0x11a606240, L_0x11a6064f0, C4<1>, C4<1>;
L_0x11a606ae0 .functor AND 1, L_0x11a606710, L_0x11a606a00, C4<1>, C4<1>;
v0x12b3c9540_0 .net *"_ivl_10", 31 0, L_0x11a605220;  1 drivers
L_0x120043928 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c9600_0 .net *"_ivl_13", 8 0, L_0x120043928;  1 drivers
L_0x120043970 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c96a0_0 .net/2u *"_ivl_14", 31 0, L_0x120043970;  1 drivers
v0x12b3c9730_0 .net *"_ivl_16", 0 0, L_0x11a605340;  1 drivers
L_0x1200439b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c97c0_0 .net/2u *"_ivl_20", 7 0, L_0x1200439b8;  1 drivers
v0x12b3c9890_0 .net *"_ivl_22", 0 0, L_0x11a605550;  1 drivers
v0x12b3c9920_0 .net *"_ivl_24", 31 0, L_0x11a605670;  1 drivers
L_0x120043a00 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c99d0_0 .net *"_ivl_27", 8 0, L_0x120043a00;  1 drivers
L_0x120043a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c9a80_0 .net/2u *"_ivl_28", 31 0, L_0x120043a48;  1 drivers
v0x12b3c9b90_0 .net *"_ivl_30", 0 0, L_0x11a6057c0;  1 drivers
L_0x120043a90 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3c9c30_0 .net/2u *"_ivl_34", 7 0, L_0x120043a90;  1 drivers
v0x12b3c9ce0_0 .net *"_ivl_36", 0 0, L_0x11a6059d0;  1 drivers
v0x12b3c9d80_0 .net *"_ivl_38", 31 0, L_0x11a605af0;  1 drivers
L_0x120043ad8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c9e30_0 .net *"_ivl_41", 8 0, L_0x120043ad8;  1 drivers
L_0x120043b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3c9ee0_0 .net/2u *"_ivl_42", 31 0, L_0x120043b20;  1 drivers
v0x12b3c9f90_0 .net *"_ivl_44", 0 0, L_0x11a605bd0;  1 drivers
L_0x120043b68 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3ca030_0 .net/2u *"_ivl_48", 7 0, L_0x120043b68;  1 drivers
v0x12b3ca1c0_0 .net *"_ivl_50", 0 0, L_0x11a605df0;  1 drivers
v0x12b3ca250_0 .net *"_ivl_52", 31 0, L_0x11a605ed0;  1 drivers
L_0x120043bb0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca2f0_0 .net *"_ivl_55", 8 0, L_0x120043bb0;  1 drivers
L_0x120043bf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca3a0_0 .net/2u *"_ivl_56", 31 0, L_0x120043bf8;  1 drivers
v0x12b3ca450_0 .net *"_ivl_58", 0 0, L_0x11a606030;  1 drivers
L_0x1200438e0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3ca4f0_0 .net/2u *"_ivl_6", 7 0, L_0x1200438e0;  1 drivers
L_0x120043c40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca5a0_0 .net/2u *"_ivl_62", 7 0, L_0x120043c40;  1 drivers
v0x12b3ca650_0 .net *"_ivl_64", 0 0, L_0x11a606240;  1 drivers
v0x12b3ca6f0_0 .net *"_ivl_66", 31 0, L_0x11a6063d0;  1 drivers
L_0x120043c88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca7a0_0 .net *"_ivl_69", 8 0, L_0x120043c88;  1 drivers
L_0x120043cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca850_0 .net/2u *"_ivl_70", 31 0, L_0x120043cd0;  1 drivers
v0x12b3ca900_0 .net *"_ivl_72", 0 0, L_0x11a6064f0;  1 drivers
L_0x120043d18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca9a0_0 .net/2u *"_ivl_76", 7 0, L_0x120043d18;  1 drivers
v0x12b3caa50_0 .net *"_ivl_78", 0 0, L_0x11a606710;  1 drivers
v0x12b3caaf0_0 .net *"_ivl_8", 0 0, L_0x11a605140;  1 drivers
v0x12b3cab90_0 .net *"_ivl_80", 31 0, L_0x11a606830;  1 drivers
L_0x120043d60 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3ca0e0_0 .net *"_ivl_83", 8 0, L_0x120043d60;  1 drivers
L_0x120043da8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cae20_0 .net/2u *"_ivl_84", 31 0, L_0x120043da8;  1 drivers
v0x12b3caeb0_0 .net *"_ivl_86", 0 0, L_0x11a606a00;  1 drivers
E_0x12b3c9460/0 .event anyedge, v0x12b3cb290_0, v0x12b3cb820_0, v0x12b3cb0a0_0, v0x12b3cb620_0;
E_0x12b3c9460/1 .event anyedge, v0x12b3cb320_0, v0x12b3cb8c0_0, v0x12b3cb3c0_0, v0x12b3cb960_0;
E_0x12b3c9460/2 .event anyedge, v0x12b3cb460_0, v0x12b3caf40_0, v0x12b3cb000_0, v0x12b3cb130_0;
E_0x12b3c9460/3 .event anyedge, v0x12b3cb570_0, v0x12b3cb6c0_0, v0x12b3cbf70_0, v0x12b3cbf70_0;
E_0x12b3c9460/4 .event anyedge, v0x12b3cbf70_0;
E_0x12b3c9460 .event/or E_0x12b3c9460/0, E_0x12b3c9460/1, E_0x12b3c9460/2, E_0x12b3c9460/3, E_0x12b3c9460/4;
L_0x11a605140 .cmp/eq 8, L_0x11a604d20, L_0x1200438e0;
L_0x11a605220 .concat [ 23 9 0 0], L_0x11a604e40, L_0x120043928;
L_0x11a605340 .cmp/ne 32, L_0x11a605220, L_0x120043970;
L_0x11a605550 .cmp/eq 8, L_0x11a604f80, L_0x1200439b8;
L_0x11a605670 .concat [ 23 9 0 0], L_0x11a6050a0, L_0x120043a00;
L_0x11a6057c0 .cmp/ne 32, L_0x11a605670, L_0x120043a48;
L_0x11a6059d0 .cmp/eq 8, L_0x11a604d20, L_0x120043a90;
L_0x11a605af0 .concat [ 23 9 0 0], L_0x11a604e40, L_0x120043ad8;
L_0x11a605bd0 .cmp/eq 32, L_0x11a605af0, L_0x120043b20;
L_0x11a605df0 .cmp/eq 8, L_0x11a604f80, L_0x120043b68;
L_0x11a605ed0 .concat [ 23 9 0 0], L_0x11a6050a0, L_0x120043bb0;
L_0x11a606030 .cmp/eq 32, L_0x11a605ed0, L_0x120043bf8;
L_0x11a606240 .cmp/eq 8, L_0x11a604d20, L_0x120043c40;
L_0x11a6063d0 .concat [ 23 9 0 0], L_0x11a604e40, L_0x120043c88;
L_0x11a6064f0 .cmp/eq 32, L_0x11a6063d0, L_0x120043cd0;
L_0x11a606710 .cmp/eq 8, L_0x11a604f80, L_0x120043d18;
L_0x11a606830 .concat [ 23 9 0 0], L_0x11a6050a0, L_0x120043d60;
L_0x11a606a00 .cmp/eq 32, L_0x11a606830, L_0x120043da8;
S_0x12b3cc070 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3c8940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3cc1e0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3cc220 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3cc260 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3cc2a0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3cc540_0 .net "a", 31 0, L_0x11a606d60;  alias, 1 drivers
v0x12b3cc600_0 .var "a_e", 9 0;
v0x12b3cc6b0_0 .var "a_m", 23 0;
v0x12b3cc770_0 .var "a_s", 0 0;
v0x12b3cc810_0 .net "b", 31 0, v0x12b3cdbc0_0;  1 drivers
v0x12b3cc900_0 .var "b_e", 9 0;
v0x12b3cc9b0_0 .var "b_m", 23 0;
v0x12b3cca60_0 .var "b_s", 0 0;
v0x12b3ccb00_0 .var "guard_bit", 0 0;
v0x12b3ccc10_0 .var "product", 49 0;
v0x12b3cccb0_0 .var "result", 31 0;
v0x12b3ccd70_0 .var "round_bit", 0 0;
v0x12b3cce00_0 .var "sticky", 0 0;
v0x12b3cce90_0 .var "z_e", 9 0;
v0x12b3ccf20_0 .var "z_m", 23 0;
v0x12b3ccfc0_0 .var "z_s", 0 0;
E_0x12b3cc4f0/0 .event anyedge, v0x12b3cc540_0, v0x12b3cc810_0, v0x12b3cc600_0, v0x12b3cc6b0_0;
E_0x12b3cc4f0/1 .event anyedge, v0x12b3cc900_0, v0x12b3cc9b0_0, v0x12b3cc770_0, v0x12b3cca60_0;
E_0x12b3cc4f0/2 .event anyedge, v0x12b3ccc10_0, v0x12b3cce90_0, v0x12b3ccf20_0, v0x12b3ccb00_0;
E_0x12b3cc4f0/3 .event anyedge, v0x12b3cce00_0, v0x12b3ccd70_0, v0x12b3ccfc0_0;
E_0x12b3cc4f0 .event/or E_0x12b3cc4f0/0, E_0x12b3cc4f0/1, E_0x12b3cc4f0/2, E_0x12b3cc4f0/3;
S_0x12b3ce2c0 .scope generate, "ROW[3]" "ROW[3]" 3 55, 3 55 0, S_0x12b36aea0;
 .timescale -9 -12;
P_0x12b3ce480 .param/l "r" 1 3 55, +C4<011>;
S_0x12b3ce500 .scope generate, "COL[0]" "COL[0]" 3 56, 3 56 0, S_0x12b3ce2c0;
 .timescale -9 -12;
P_0x12b3ce6d0 .param/l "c" 1 3 56, +C4<00>;
v0x12b3d3ea0_0 .net "pe_accept_w_in", 0 0, L_0x11a609430;  1 drivers
v0x12b3d3f60_0 .net "pe_input_in", 31 0, L_0x11a609260;  1 drivers
v0x12b3d3ff0_0 .net "pe_psum_in", 31 0, L_0x11a6092d0;  1 drivers
v0x12b3d40c0_0 .net "pe_switch_in_local", 0 0, L_0x11a609560;  1 drivers
v0x12b3d4150_0 .net "pe_valid_in", 0 0, L_0x11a6091b0;  1 drivers
v0x12b3d4220_0 .net "pe_weight_in", 31 0, L_0x11a609340;  1 drivers
S_0x12b3ce770 .scope generate, "LEFT_COL" "LEFT_COL" 3 82, 3 82 0, S_0x12b3ce500;
 .timescale -9 -12;
L_0x11a6091b0 .functor BUFZ 1, o0x12001c170, C4<0>, C4<0>, C4<0>;
L_0x11a609260 .functor BUFZ 32, o0x12001bff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a6092d0 .functor BUFZ 32, v0x12b3bbd20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a609340 .functor BUFZ 32, v0x12b3bc170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a609430 .functor BUFZ 1, o0x12001bea0, C4<0>, C4<0>, C4<0>;
L_0x11a609560 .functor BUFZ 1, v0x12b3bbee0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3ce930 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3ce500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3ceb00 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3d30a0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3d3140_0 .net "mac_out", 31 0, v0x12b3d1d60_0;  1 drivers
v0x12b3d31e0_0 .net "mult_out", 31 0, v0x12b3d2ca0_0;  1 drivers
v0x12b3d32d0_0 .net "pe_accept_w_in", 0 0, L_0x11a609430;  alias, 1 drivers
v0x12b3d3360_0 .net "pe_enabled", 0 0, L_0x11a6090a0;  1 drivers
v0x12b3d3430_0 .net "pe_input_in", 31 0, L_0x11a609260;  alias, 1 drivers
v0x12b3d34c0_0 .var "pe_input_out", 31 0;
v0x12b3d3560_0 .net "pe_psum_in", 31 0, L_0x11a6092d0;  alias, 1 drivers
v0x12b3d3620_0 .var "pe_psum_out", 31 0;
v0x12b3d3740_0 .net "pe_switch_in", 0 0, L_0x11a609560;  alias, 1 drivers
v0x12b3d37e0_0 .var "pe_switch_out", 0 0;
v0x12b3d3880_0 .net "pe_valid_in", 0 0, L_0x11a6091b0;  alias, 1 drivers
v0x12b3d3920_0 .var "pe_valid_out", 0 0;
v0x12b3d39c0_0 .net "pe_weight_in", 31 0, L_0x11a609340;  alias, 1 drivers
v0x12b3d3a70_0 .var "pe_weight_out", 31 0;
v0x12b3d3b20_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3d3bb0_0 .var "weight_reg_active", 31 0;
v0x12b3d3d40_0 .var "weight_reg_inactive", 31 0;
S_0x12b3cede0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3ce930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3cefa0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3cefe0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3cf020 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3cf060 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3d0f30_0 .net "a", 31 0, v0x12b3d2ca0_0;  alias, 1 drivers
v0x12b3d0ff0_0 .net "a_exp", 7 0, L_0x11a6071f0;  1 drivers
v0x12b3d1090_0 .net "a_inf", 0 0, L_0x11a608210;  1 drivers
v0x12b3d1120_0 .net "a_mant", 22 0, L_0x11a607310;  1 drivers
v0x12b3d11b0_0 .var "a_mant_ext", 23 0;
v0x12b3d1280_0 .net "a_nan", 0 0, L_0x11a607930;  1 drivers
v0x12b3d1310_0 .net "a_sign", 0 0, L_0x11a607150;  1 drivers
v0x12b3d13b0_0 .net "a_zero", 0 0, L_0x11a608830;  1 drivers
v0x12b3d1450_0 .net "b", 31 0, L_0x11a6092d0;  alias, 1 drivers
v0x12b3d1560_0 .net "b_exp", 7 0, L_0x11a607450;  1 drivers
v0x12b3d1610_0 .net "b_inf", 0 0, L_0x11a608620;  1 drivers
v0x12b3d16b0_0 .net "b_mant", 22 0, L_0x11a607570;  1 drivers
v0x12b3d1760_0 .var "b_mant_ext", 23 0;
v0x12b3d1810_0 .net "b_nan", 0 0, L_0x11a607db0;  1 drivers
v0x12b3d18b0_0 .net "b_sign", 0 0, L_0x11a6073b0;  1 drivers
v0x12b3d1950_0 .net "b_zero", 0 0, L_0x11a608fb0;  1 drivers
v0x12b3d19f0_0 .var "exp_diff", 7 0;
v0x12b3d1b80_0 .var/i "i", 31 0;
v0x12b3d1c10_0 .var "larger_exp", 7 0;
v0x12b3d1cc0_0 .var "normalize_done", 0 0;
v0x12b3d1d60_0 .var "result", 31 0;
v0x12b3d1e10_0 .var "result_exp", 7 0;
v0x12b3d1ec0_0 .var "result_sign", 0 0;
v0x12b3d1f60_0 .var "sum_mant", 24 0;
L_0x11a607150 .part v0x12b3d2ca0_0, 31, 1;
L_0x11a6071f0 .part v0x12b3d2ca0_0, 23, 8;
L_0x11a607310 .part v0x12b3d2ca0_0, 0, 23;
L_0x11a6073b0 .part L_0x11a6092d0, 31, 1;
L_0x11a607450 .part L_0x11a6092d0, 23, 8;
L_0x11a607570 .part L_0x11a6092d0, 0, 23;
S_0x12b3cf280 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3cede0;
 .timescale -9 -12;
L_0x11a607930 .functor AND 1, L_0x11a607610, L_0x11a607810, C4<1>, C4<1>;
L_0x11a607db0 .functor AND 1, L_0x11a607a20, L_0x11a607c90, C4<1>, C4<1>;
L_0x11a608210 .functor AND 1, L_0x11a607ea0, L_0x11a6080a0, C4<1>, C4<1>;
L_0x11a608620 .functor AND 1, L_0x11a6082c0, L_0x11a608500, C4<1>, C4<1>;
L_0x11a608830 .functor AND 1, L_0x11a608710, L_0x11a6089c0, C4<1>, C4<1>;
L_0x11a608fb0 .functor AND 1, L_0x11a608be0, L_0x11a608ed0, C4<1>, C4<1>;
v0x12b3cf530_0 .net *"_ivl_10", 31 0, L_0x11a6076f0;  1 drivers
L_0x120043e38 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cf5f0_0 .net *"_ivl_13", 8 0, L_0x120043e38;  1 drivers
L_0x120043e80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cf690_0 .net/2u *"_ivl_14", 31 0, L_0x120043e80;  1 drivers
v0x12b3cf720_0 .net *"_ivl_16", 0 0, L_0x11a607810;  1 drivers
L_0x120043ec8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3cf7b0_0 .net/2u *"_ivl_20", 7 0, L_0x120043ec8;  1 drivers
v0x12b3cf880_0 .net *"_ivl_22", 0 0, L_0x11a607a20;  1 drivers
v0x12b3cf910_0 .net *"_ivl_24", 31 0, L_0x11a607b40;  1 drivers
L_0x120043f10 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cf9c0_0 .net *"_ivl_27", 8 0, L_0x120043f10;  1 drivers
L_0x120043f58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cfa70_0 .net/2u *"_ivl_28", 31 0, L_0x120043f58;  1 drivers
v0x12b3cfb80_0 .net *"_ivl_30", 0 0, L_0x11a607c90;  1 drivers
L_0x120043fa0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3cfc20_0 .net/2u *"_ivl_34", 7 0, L_0x120043fa0;  1 drivers
v0x12b3cfcd0_0 .net *"_ivl_36", 0 0, L_0x11a607ea0;  1 drivers
v0x12b3cfd70_0 .net *"_ivl_38", 31 0, L_0x11a607fc0;  1 drivers
L_0x120043fe8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cfe20_0 .net *"_ivl_41", 8 0, L_0x120043fe8;  1 drivers
L_0x120044030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3cfed0_0 .net/2u *"_ivl_42", 31 0, L_0x120044030;  1 drivers
v0x12b3cff80_0 .net *"_ivl_44", 0 0, L_0x11a6080a0;  1 drivers
L_0x120044078 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d0020_0 .net/2u *"_ivl_48", 7 0, L_0x120044078;  1 drivers
v0x12b3d01b0_0 .net *"_ivl_50", 0 0, L_0x11a6082c0;  1 drivers
v0x12b3d0240_0 .net *"_ivl_52", 31 0, L_0x11a6083a0;  1 drivers
L_0x1200440c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d02e0_0 .net *"_ivl_55", 8 0, L_0x1200440c0;  1 drivers
L_0x120044108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0390_0 .net/2u *"_ivl_56", 31 0, L_0x120044108;  1 drivers
v0x12b3d0440_0 .net *"_ivl_58", 0 0, L_0x11a608500;  1 drivers
L_0x120043df0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d04e0_0 .net/2u *"_ivl_6", 7 0, L_0x120043df0;  1 drivers
L_0x120044150 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0590_0 .net/2u *"_ivl_62", 7 0, L_0x120044150;  1 drivers
v0x12b3d0640_0 .net *"_ivl_64", 0 0, L_0x11a608710;  1 drivers
v0x12b3d06e0_0 .net *"_ivl_66", 31 0, L_0x11a6088a0;  1 drivers
L_0x120044198 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0790_0 .net *"_ivl_69", 8 0, L_0x120044198;  1 drivers
L_0x1200441e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0840_0 .net/2u *"_ivl_70", 31 0, L_0x1200441e0;  1 drivers
v0x12b3d08f0_0 .net *"_ivl_72", 0 0, L_0x11a6089c0;  1 drivers
L_0x120044228 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0990_0 .net/2u *"_ivl_76", 7 0, L_0x120044228;  1 drivers
v0x12b3d0a40_0 .net *"_ivl_78", 0 0, L_0x11a608be0;  1 drivers
v0x12b3d0ae0_0 .net *"_ivl_8", 0 0, L_0x11a607610;  1 drivers
v0x12b3d0b80_0 .net *"_ivl_80", 31 0, L_0x11a608d00;  1 drivers
L_0x120044270 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d00d0_0 .net *"_ivl_83", 8 0, L_0x120044270;  1 drivers
L_0x1200442b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d0e10_0 .net/2u *"_ivl_84", 31 0, L_0x1200442b8;  1 drivers
v0x12b3d0ea0_0 .net *"_ivl_86", 0 0, L_0x11a608ed0;  1 drivers
E_0x12b3cf450/0 .event anyedge, v0x12b3d1280_0, v0x12b3d1810_0, v0x12b3d1090_0, v0x12b3d1610_0;
E_0x12b3cf450/1 .event anyedge, v0x12b3d1310_0, v0x12b3d18b0_0, v0x12b3d13b0_0, v0x12b3d1950_0;
E_0x12b3cf450/2 .event anyedge, v0x12b3d1450_0, v0x12b3d0f30_0, v0x12b3d0ff0_0, v0x12b3d1120_0;
E_0x12b3cf450/3 .event anyedge, v0x12b3d1560_0, v0x12b3d16b0_0, v0x12b3d1f60_0, v0x12b3d1f60_0;
E_0x12b3cf450/4 .event anyedge, v0x12b3d1f60_0;
E_0x12b3cf450 .event/or E_0x12b3cf450/0, E_0x12b3cf450/1, E_0x12b3cf450/2, E_0x12b3cf450/3, E_0x12b3cf450/4;
L_0x11a607610 .cmp/eq 8, L_0x11a6071f0, L_0x120043df0;
L_0x11a6076f0 .concat [ 23 9 0 0], L_0x11a607310, L_0x120043e38;
L_0x11a607810 .cmp/ne 32, L_0x11a6076f0, L_0x120043e80;
L_0x11a607a20 .cmp/eq 8, L_0x11a607450, L_0x120043ec8;
L_0x11a607b40 .concat [ 23 9 0 0], L_0x11a607570, L_0x120043f10;
L_0x11a607c90 .cmp/ne 32, L_0x11a607b40, L_0x120043f58;
L_0x11a607ea0 .cmp/eq 8, L_0x11a6071f0, L_0x120043fa0;
L_0x11a607fc0 .concat [ 23 9 0 0], L_0x11a607310, L_0x120043fe8;
L_0x11a6080a0 .cmp/eq 32, L_0x11a607fc0, L_0x120044030;
L_0x11a6082c0 .cmp/eq 8, L_0x11a607450, L_0x120044078;
L_0x11a6083a0 .concat [ 23 9 0 0], L_0x11a607570, L_0x1200440c0;
L_0x11a608500 .cmp/eq 32, L_0x11a6083a0, L_0x120044108;
L_0x11a608710 .cmp/eq 8, L_0x11a6071f0, L_0x120044150;
L_0x11a6088a0 .concat [ 23 9 0 0], L_0x11a607310, L_0x120044198;
L_0x11a6089c0 .cmp/eq 32, L_0x11a6088a0, L_0x1200441e0;
L_0x11a608be0 .cmp/eq 8, L_0x11a607450, L_0x120044228;
L_0x11a608d00 .concat [ 23 9 0 0], L_0x11a607570, L_0x120044270;
L_0x11a608ed0 .cmp/eq 32, L_0x11a608d00, L_0x1200442b8;
S_0x12b3d2060 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3ce930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3d21d0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3d2210 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3d2250 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3d2290 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3d2530_0 .net "a", 31 0, L_0x11a609260;  alias, 1 drivers
v0x12b3d25f0_0 .var "a_e", 9 0;
v0x12b3d26a0_0 .var "a_m", 23 0;
v0x12b3d2760_0 .var "a_s", 0 0;
v0x12b3d2800_0 .net "b", 31 0, v0x12b3d3bb0_0;  1 drivers
v0x12b3d28f0_0 .var "b_e", 9 0;
v0x12b3d29a0_0 .var "b_m", 23 0;
v0x12b3d2a50_0 .var "b_s", 0 0;
v0x12b3d2af0_0 .var "guard_bit", 0 0;
v0x12b3d2c00_0 .var "product", 49 0;
v0x12b3d2ca0_0 .var "result", 31 0;
v0x12b3d2d60_0 .var "round_bit", 0 0;
v0x12b3d2df0_0 .var "sticky", 0 0;
v0x12b3d2e80_0 .var "z_e", 9 0;
v0x12b3d2f10_0 .var "z_m", 23 0;
v0x12b3d2fb0_0 .var "z_s", 0 0;
E_0x12b3d24e0/0 .event anyedge, v0x12b3d2530_0, v0x12b3d2800_0, v0x12b3d25f0_0, v0x12b3d26a0_0;
E_0x12b3d24e0/1 .event anyedge, v0x12b3d28f0_0, v0x12b3d29a0_0, v0x12b3d2760_0, v0x12b3d2a50_0;
E_0x12b3d24e0/2 .event anyedge, v0x12b3d2c00_0, v0x12b3d2e80_0, v0x12b3d2f10_0, v0x12b3d2af0_0;
E_0x12b3d24e0/3 .event anyedge, v0x12b3d2df0_0, v0x12b3d2d60_0, v0x12b3d2fb0_0;
E_0x12b3d24e0 .event/or E_0x12b3d24e0/0, E_0x12b3d24e0/1, E_0x12b3d24e0/2, E_0x12b3d24e0/3;
S_0x12b3d42b0 .scope generate, "COL[1]" "COL[1]" 3 56, 3 56 0, S_0x12b3ce2c0;
 .timescale -9 -12;
P_0x12b3d4470 .param/l "c" 1 3 56, +C4<01>;
v0x12b3d9c20_0 .net "pe_accept_w_in", 0 0, L_0x11a60b9a0;  1 drivers
v0x12b3d9ce0_0 .net "pe_input_in", 31 0, L_0x11a60b750;  1 drivers
v0x12b3d9d70_0 .net "pe_psum_in", 31 0, L_0x11a60b800;  1 drivers
v0x12b3d9e40_0 .net "pe_switch_in_local", 0 0, L_0x11a60bb00;  1 drivers
v0x12b3d9ed0_0 .net "pe_valid_in", 0 0, L_0x11a60b660;  1 drivers
v0x12b3d9fa0_0 .net "pe_weight_in", 31 0, L_0x11a60b8b0;  1 drivers
S_0x12b3d44f0 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3d42b0;
 .timescale -9 -12;
L_0x11a60b660 .functor BUFZ 1, v0x12b3d3920_0, C4<0>, C4<0>, C4<0>;
L_0x11a60b750 .functor BUFZ 32, v0x12b3d34c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60b800 .functor BUFZ 32, v0x12b3c1b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60b8b0 .functor BUFZ 32, v0x12b3c1f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60b9a0 .functor BUFZ 1, o0x12001bed0, C4<0>, C4<0>, C4<0>;
L_0x11a60bb00 .functor BUFZ 1, v0x12b3bbee0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3d46b0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3d42b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3d4880 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3d8e20_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3d8ec0_0 .net "mac_out", 31 0, v0x12b3d7ae0_0;  1 drivers
v0x12b3d8f60_0 .net "mult_out", 31 0, v0x12b3d8a20_0;  1 drivers
v0x12b3d9050_0 .net "pe_accept_w_in", 0 0, L_0x11a60b9a0;  alias, 1 drivers
v0x12b3d90e0_0 .net "pe_enabled", 0 0, L_0x11a60b5c0;  1 drivers
v0x12b3d91b0_0 .net "pe_input_in", 31 0, L_0x11a60b750;  alias, 1 drivers
v0x12b3d9240_0 .var "pe_input_out", 31 0;
v0x12b3d92e0_0 .net "pe_psum_in", 31 0, L_0x11a60b800;  alias, 1 drivers
v0x12b3d93a0_0 .var "pe_psum_out", 31 0;
v0x12b3d94c0_0 .net "pe_switch_in", 0 0, L_0x11a60bb00;  alias, 1 drivers
v0x12b3d9560_0 .var "pe_switch_out", 0 0;
v0x12b3d9600_0 .net "pe_valid_in", 0 0, L_0x11a60b660;  alias, 1 drivers
v0x12b3d96a0_0 .var "pe_valid_out", 0 0;
v0x12b3d9740_0 .net "pe_weight_in", 31 0, L_0x11a60b8b0;  alias, 1 drivers
v0x12b3d97f0_0 .var "pe_weight_out", 31 0;
v0x12b3d98a0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3d9930_0 .var "weight_reg_active", 31 0;
v0x12b3d9ac0_0 .var "weight_reg_inactive", 31 0;
S_0x12b3d4b60 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3d46b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3d4d20 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3d4d60 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3d4da0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3d4de0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3d6cb0_0 .net "a", 31 0, v0x12b3d8a20_0;  alias, 1 drivers
v0x12b3d6d70_0 .net "a_exp", 7 0, L_0x11a6096b0;  1 drivers
v0x12b3d6e10_0 .net "a_inf", 0 0, L_0x11a60a710;  1 drivers
v0x12b3d6ea0_0 .net "a_mant", 22 0, L_0x11a6097d0;  1 drivers
v0x12b3d6f30_0 .var "a_mant_ext", 23 0;
v0x12b3d7000_0 .net "a_nan", 0 0, L_0x11a609e10;  1 drivers
v0x12b3d7090_0 .net "a_sign", 0 0, L_0x11a609610;  1 drivers
v0x12b3d7130_0 .net "a_zero", 0 0, L_0x11a60ad50;  1 drivers
v0x12b3d71d0_0 .net "b", 31 0, L_0x11a60b800;  alias, 1 drivers
v0x12b3d72e0_0 .net "b_exp", 7 0, L_0x11a609910;  1 drivers
v0x12b3d7390_0 .net "b_inf", 0 0, L_0x11a60ab40;  1 drivers
v0x12b3d7430_0 .net "b_mant", 22 0, L_0x11a609a30;  1 drivers
v0x12b3d74e0_0 .var "b_mant_ext", 23 0;
v0x12b3d7590_0 .net "b_nan", 0 0, L_0x11a60a290;  1 drivers
v0x12b3d7630_0 .net "b_sign", 0 0, L_0x11a609870;  1 drivers
v0x12b3d76d0_0 .net "b_zero", 0 0, L_0x11a60b4d0;  1 drivers
v0x12b3d7770_0 .var "exp_diff", 7 0;
v0x12b3d7900_0 .var/i "i", 31 0;
v0x12b3d7990_0 .var "larger_exp", 7 0;
v0x12b3d7a40_0 .var "normalize_done", 0 0;
v0x12b3d7ae0_0 .var "result", 31 0;
v0x12b3d7b90_0 .var "result_exp", 7 0;
v0x12b3d7c40_0 .var "result_sign", 0 0;
v0x12b3d7ce0_0 .var "sum_mant", 24 0;
L_0x11a609610 .part v0x12b3d8a20_0, 31, 1;
L_0x11a6096b0 .part v0x12b3d8a20_0, 23, 8;
L_0x11a6097d0 .part v0x12b3d8a20_0, 0, 23;
L_0x11a609870 .part L_0x11a60b800, 31, 1;
L_0x11a609910 .part L_0x11a60b800, 23, 8;
L_0x11a609a30 .part L_0x11a60b800, 0, 23;
S_0x12b3d5000 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3d4b60;
 .timescale -9 -12;
L_0x11a609e10 .functor AND 1, L_0x11a609ad0, L_0x11a609cd0, C4<1>, C4<1>;
L_0x11a60a290 .functor AND 1, L_0x11a609f00, L_0x11a60a170, C4<1>, C4<1>;
L_0x11a60a710 .functor AND 1, L_0x11a60a380, L_0x11a60a580, C4<1>, C4<1>;
L_0x11a60ab40 .functor AND 1, L_0x11a60a7c0, L_0x11a60aa20, C4<1>, C4<1>;
L_0x11a60ad50 .functor AND 1, L_0x11a60ac30, L_0x11a60aee0, C4<1>, C4<1>;
L_0x11a60b4d0 .functor AND 1, L_0x11a60b100, L_0x11a60b3f0, C4<1>, C4<1>;
v0x12b3d52b0_0 .net *"_ivl_10", 31 0, L_0x11a609bb0;  1 drivers
L_0x120044348 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5370_0 .net *"_ivl_13", 8 0, L_0x120044348;  1 drivers
L_0x120044390 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5410_0 .net/2u *"_ivl_14", 31 0, L_0x120044390;  1 drivers
v0x12b3d54a0_0 .net *"_ivl_16", 0 0, L_0x11a609cd0;  1 drivers
L_0x1200443d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d5530_0 .net/2u *"_ivl_20", 7 0, L_0x1200443d8;  1 drivers
v0x12b3d5600_0 .net *"_ivl_22", 0 0, L_0x11a609f00;  1 drivers
v0x12b3d5690_0 .net *"_ivl_24", 31 0, L_0x11a60a020;  1 drivers
L_0x120044420 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5740_0 .net *"_ivl_27", 8 0, L_0x120044420;  1 drivers
L_0x120044468 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d57f0_0 .net/2u *"_ivl_28", 31 0, L_0x120044468;  1 drivers
v0x12b3d5900_0 .net *"_ivl_30", 0 0, L_0x11a60a170;  1 drivers
L_0x1200444b0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d59a0_0 .net/2u *"_ivl_34", 7 0, L_0x1200444b0;  1 drivers
v0x12b3d5a50_0 .net *"_ivl_36", 0 0, L_0x11a60a380;  1 drivers
v0x12b3d5af0_0 .net *"_ivl_38", 31 0, L_0x11a60a4a0;  1 drivers
L_0x1200444f8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5ba0_0 .net *"_ivl_41", 8 0, L_0x1200444f8;  1 drivers
L_0x120044540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5c50_0 .net/2u *"_ivl_42", 31 0, L_0x120044540;  1 drivers
v0x12b3d5d00_0 .net *"_ivl_44", 0 0, L_0x11a60a580;  1 drivers
L_0x120044588 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d5da0_0 .net/2u *"_ivl_48", 7 0, L_0x120044588;  1 drivers
v0x12b3d5f30_0 .net *"_ivl_50", 0 0, L_0x11a60a7c0;  1 drivers
v0x12b3d5fc0_0 .net *"_ivl_52", 31 0, L_0x11a60a8c0;  1 drivers
L_0x1200445d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6060_0 .net *"_ivl_55", 8 0, L_0x1200445d0;  1 drivers
L_0x120044618 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6110_0 .net/2u *"_ivl_56", 31 0, L_0x120044618;  1 drivers
v0x12b3d61c0_0 .net *"_ivl_58", 0 0, L_0x11a60aa20;  1 drivers
L_0x120044300 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3d6260_0 .net/2u *"_ivl_6", 7 0, L_0x120044300;  1 drivers
L_0x120044660 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6310_0 .net/2u *"_ivl_62", 7 0, L_0x120044660;  1 drivers
v0x12b3d63c0_0 .net *"_ivl_64", 0 0, L_0x11a60ac30;  1 drivers
v0x12b3d6460_0 .net *"_ivl_66", 31 0, L_0x11a60adc0;  1 drivers
L_0x1200446a8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6510_0 .net *"_ivl_69", 8 0, L_0x1200446a8;  1 drivers
L_0x1200446f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d65c0_0 .net/2u *"_ivl_70", 31 0, L_0x1200446f0;  1 drivers
v0x12b3d6670_0 .net *"_ivl_72", 0 0, L_0x11a60aee0;  1 drivers
L_0x120044738 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6710_0 .net/2u *"_ivl_76", 7 0, L_0x120044738;  1 drivers
v0x12b3d67c0_0 .net *"_ivl_78", 0 0, L_0x11a60b100;  1 drivers
v0x12b3d6860_0 .net *"_ivl_8", 0 0, L_0x11a609ad0;  1 drivers
v0x12b3d6900_0 .net *"_ivl_80", 31 0, L_0x11a60b220;  1 drivers
L_0x120044780 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d5e50_0 .net *"_ivl_83", 8 0, L_0x120044780;  1 drivers
L_0x1200447c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3d6b90_0 .net/2u *"_ivl_84", 31 0, L_0x1200447c8;  1 drivers
v0x12b3d6c20_0 .net *"_ivl_86", 0 0, L_0x11a60b3f0;  1 drivers
E_0x12b3d51d0/0 .event anyedge, v0x12b3d7000_0, v0x12b3d7590_0, v0x12b3d6e10_0, v0x12b3d7390_0;
E_0x12b3d51d0/1 .event anyedge, v0x12b3d7090_0, v0x12b3d7630_0, v0x12b3d7130_0, v0x12b3d76d0_0;
E_0x12b3d51d0/2 .event anyedge, v0x12b3d71d0_0, v0x12b3d6cb0_0, v0x12b3d6d70_0, v0x12b3d6ea0_0;
E_0x12b3d51d0/3 .event anyedge, v0x12b3d72e0_0, v0x12b3d7430_0, v0x12b3d7ce0_0, v0x12b3d7ce0_0;
E_0x12b3d51d0/4 .event anyedge, v0x12b3d7ce0_0;
E_0x12b3d51d0 .event/or E_0x12b3d51d0/0, E_0x12b3d51d0/1, E_0x12b3d51d0/2, E_0x12b3d51d0/3, E_0x12b3d51d0/4;
L_0x11a609ad0 .cmp/eq 8, L_0x11a6096b0, L_0x120044300;
L_0x11a609bb0 .concat [ 23 9 0 0], L_0x11a6097d0, L_0x120044348;
L_0x11a609cd0 .cmp/ne 32, L_0x11a609bb0, L_0x120044390;
L_0x11a609f00 .cmp/eq 8, L_0x11a609910, L_0x1200443d8;
L_0x11a60a020 .concat [ 23 9 0 0], L_0x11a609a30, L_0x120044420;
L_0x11a60a170 .cmp/ne 32, L_0x11a60a020, L_0x120044468;
L_0x11a60a380 .cmp/eq 8, L_0x11a6096b0, L_0x1200444b0;
L_0x11a60a4a0 .concat [ 23 9 0 0], L_0x11a6097d0, L_0x1200444f8;
L_0x11a60a580 .cmp/eq 32, L_0x11a60a4a0, L_0x120044540;
L_0x11a60a7c0 .cmp/eq 8, L_0x11a609910, L_0x120044588;
L_0x11a60a8c0 .concat [ 23 9 0 0], L_0x11a609a30, L_0x1200445d0;
L_0x11a60aa20 .cmp/eq 32, L_0x11a60a8c0, L_0x120044618;
L_0x11a60ac30 .cmp/eq 8, L_0x11a6096b0, L_0x120044660;
L_0x11a60adc0 .concat [ 23 9 0 0], L_0x11a6097d0, L_0x1200446a8;
L_0x11a60aee0 .cmp/eq 32, L_0x11a60adc0, L_0x1200446f0;
L_0x11a60b100 .cmp/eq 8, L_0x11a609910, L_0x120044738;
L_0x11a60b220 .concat [ 23 9 0 0], L_0x11a609a30, L_0x120044780;
L_0x11a60b3f0 .cmp/eq 32, L_0x11a60b220, L_0x1200447c8;
S_0x12b3d7de0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3d46b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3d7f50 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3d7f90 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3d7fd0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3d8010 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3d82b0_0 .net "a", 31 0, L_0x11a60b750;  alias, 1 drivers
v0x12b3d8370_0 .var "a_e", 9 0;
v0x12b3d8420_0 .var "a_m", 23 0;
v0x12b3d84e0_0 .var "a_s", 0 0;
v0x12b3d8580_0 .net "b", 31 0, v0x12b3d9930_0;  1 drivers
v0x12b3d8670_0 .var "b_e", 9 0;
v0x12b3d8720_0 .var "b_m", 23 0;
v0x12b3d87d0_0 .var "b_s", 0 0;
v0x12b3d8870_0 .var "guard_bit", 0 0;
v0x12b3d8980_0 .var "product", 49 0;
v0x12b3d8a20_0 .var "result", 31 0;
v0x12b3d8ae0_0 .var "round_bit", 0 0;
v0x12b3d8b70_0 .var "sticky", 0 0;
v0x12b3d8c00_0 .var "z_e", 9 0;
v0x12b3d8c90_0 .var "z_m", 23 0;
v0x12b3d8d30_0 .var "z_s", 0 0;
E_0x12b3d8260/0 .event anyedge, v0x12b3d82b0_0, v0x12b3d8580_0, v0x12b3d8370_0, v0x12b3d8420_0;
E_0x12b3d8260/1 .event anyedge, v0x12b3d8670_0, v0x12b3d8720_0, v0x12b3d84e0_0, v0x12b3d87d0_0;
E_0x12b3d8260/2 .event anyedge, v0x12b3d8980_0, v0x12b3d8c00_0, v0x12b3d8c90_0, v0x12b3d8870_0;
E_0x12b3d8260/3 .event anyedge, v0x12b3d8b70_0, v0x12b3d8ae0_0, v0x12b3d8d30_0;
E_0x12b3d8260 .event/or E_0x12b3d8260/0, E_0x12b3d8260/1, E_0x12b3d8260/2, E_0x12b3d8260/3;
S_0x12b3da030 .scope generate, "COL[2]" "COL[2]" 3 56, 3 56 0, S_0x12b3ce2c0;
 .timescale -9 -12;
P_0x12b3da210 .param/l "c" 1 3 56, +C4<010>;
v0x12b3df9b0_0 .net "pe_accept_w_in", 0 0, L_0x11a60deb0;  1 drivers
v0x12b3dfa70_0 .net "pe_input_in", 31 0, L_0x11a60dc60;  1 drivers
v0x12b3dfb00_0 .net "pe_psum_in", 31 0, L_0x11a60dd10;  1 drivers
v0x12b3dfbd0_0 .net "pe_switch_in_local", 0 0, L_0x11a60dfe0;  1 drivers
v0x12b3dfc60_0 .net "pe_valid_in", 0 0, L_0x11a609140;  1 drivers
v0x12b3dfd30_0 .net "pe_weight_in", 31 0, L_0x11a60ddc0;  1 drivers
S_0x12b3da290 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3da030;
 .timescale -9 -12;
L_0x11a609140 .functor BUFZ 1, v0x12b3d96a0_0, C4<0>, C4<0>, C4<0>;
L_0x11a60dc60 .functor BUFZ 32, v0x12b3d9240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60dd10 .functor BUFZ 32, v0x12b3c78b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60ddc0 .functor BUFZ 32, v0x12b3c7d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a60deb0 .functor BUFZ 1, o0x12001bf00, C4<0>, C4<0>, C4<0>;
L_0x11a60dfe0 .functor BUFZ 1, v0x12b3c1ce0_0, C4<0>, C4<0>, C4<0>;
S_0x12b3da450 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3da030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3da610 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3debb0_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3dec50_0 .net "mac_out", 31 0, v0x12b3dd870_0;  1 drivers
v0x12b3decf0_0 .net "mult_out", 31 0, v0x12b3de7b0_0;  1 drivers
v0x12b3dede0_0 .net "pe_accept_w_in", 0 0, L_0x11a60deb0;  alias, 1 drivers
v0x12b3dee70_0 .net "pe_enabled", 0 0, L_0x11a60dac0;  1 drivers
v0x12b3def40_0 .net "pe_input_in", 31 0, L_0x11a60dc60;  alias, 1 drivers
v0x12b3defd0_0 .var "pe_input_out", 31 0;
v0x12b3df070_0 .net "pe_psum_in", 31 0, L_0x11a60dd10;  alias, 1 drivers
v0x12b3df130_0 .var "pe_psum_out", 31 0;
v0x12b3df250_0 .net "pe_switch_in", 0 0, L_0x11a60dfe0;  alias, 1 drivers
v0x12b3df2f0_0 .var "pe_switch_out", 0 0;
v0x12b3df390_0 .net "pe_valid_in", 0 0, L_0x11a609140;  alias, 1 drivers
v0x12b3df430_0 .var "pe_valid_out", 0 0;
v0x12b3df4d0_0 .net "pe_weight_in", 31 0, L_0x11a60ddc0;  alias, 1 drivers
v0x12b3df580_0 .var "pe_weight_out", 31 0;
v0x12b3df630_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3df6c0_0 .var "weight_reg_active", 31 0;
v0x12b3df850_0 .var "weight_reg_inactive", 31 0;
S_0x12b3da8f0 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3da450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3daab0 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3daaf0 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3dab30 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3dab70 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3dca40_0 .net "a", 31 0, v0x12b3de7b0_0;  alias, 1 drivers
v0x12b3dcb00_0 .net "a_exp", 7 0, L_0x11a60bc10;  1 drivers
v0x12b3dcba0_0 .net "a_inf", 0 0, L_0x11a60cc30;  1 drivers
v0x12b3dcc30_0 .net "a_mant", 22 0, L_0x11a60bd30;  1 drivers
v0x12b3dccc0_0 .var "a_mant_ext", 23 0;
v0x12b3dcd90_0 .net "a_nan", 0 0, L_0x11a60c350;  1 drivers
v0x12b3dce20_0 .net "a_sign", 0 0, L_0x11a60bb70;  1 drivers
v0x12b3dcec0_0 .net "a_zero", 0 0, L_0x11a60d250;  1 drivers
v0x12b3dcf60_0 .net "b", 31 0, L_0x11a60dd10;  alias, 1 drivers
v0x12b3dd070_0 .net "b_exp", 7 0, L_0x11a60be70;  1 drivers
v0x12b3dd120_0 .net "b_inf", 0 0, L_0x11a60d040;  1 drivers
v0x12b3dd1c0_0 .net "b_mant", 22 0, L_0x11a60bf90;  1 drivers
v0x12b3dd270_0 .var "b_mant_ext", 23 0;
v0x12b3dd320_0 .net "b_nan", 0 0, L_0x11a60c7d0;  1 drivers
v0x12b3dd3c0_0 .net "b_sign", 0 0, L_0x11a60bdd0;  1 drivers
v0x12b3dd460_0 .net "b_zero", 0 0, L_0x11a60d9d0;  1 drivers
v0x12b3dd500_0 .var "exp_diff", 7 0;
v0x12b3dd690_0 .var/i "i", 31 0;
v0x12b3dd720_0 .var "larger_exp", 7 0;
v0x12b3dd7d0_0 .var "normalize_done", 0 0;
v0x12b3dd870_0 .var "result", 31 0;
v0x12b3dd920_0 .var "result_exp", 7 0;
v0x12b3dd9d0_0 .var "result_sign", 0 0;
v0x12b3dda70_0 .var "sum_mant", 24 0;
L_0x11a60bb70 .part v0x12b3de7b0_0, 31, 1;
L_0x11a60bc10 .part v0x12b3de7b0_0, 23, 8;
L_0x11a60bd30 .part v0x12b3de7b0_0, 0, 23;
L_0x11a60bdd0 .part L_0x11a60dd10, 31, 1;
L_0x11a60be70 .part L_0x11a60dd10, 23, 8;
L_0x11a60bf90 .part L_0x11a60dd10, 0, 23;
S_0x12b3dad90 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3da8f0;
 .timescale -9 -12;
L_0x11a60c350 .functor AND 1, L_0x11a60c030, L_0x11a60c230, C4<1>, C4<1>;
L_0x11a60c7d0 .functor AND 1, L_0x11a60c440, L_0x11a60c6b0, C4<1>, C4<1>;
L_0x11a60cc30 .functor AND 1, L_0x11a60c8c0, L_0x11a60cac0, C4<1>, C4<1>;
L_0x11a60d040 .functor AND 1, L_0x11a60cce0, L_0x11a60cf20, C4<1>, C4<1>;
L_0x11a60d250 .functor AND 1, L_0x11a60d130, L_0x11a60d3e0, C4<1>, C4<1>;
L_0x11a60d9d0 .functor AND 1, L_0x11a60d600, L_0x11a60d8f0, C4<1>, C4<1>;
v0x12b3db040_0 .net *"_ivl_10", 31 0, L_0x11a60c110;  1 drivers
L_0x120044858 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db100_0 .net *"_ivl_13", 8 0, L_0x120044858;  1 drivers
L_0x1200448a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db1a0_0 .net/2u *"_ivl_14", 31 0, L_0x1200448a0;  1 drivers
v0x12b3db230_0 .net *"_ivl_16", 0 0, L_0x11a60c230;  1 drivers
L_0x1200448e8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3db2c0_0 .net/2u *"_ivl_20", 7 0, L_0x1200448e8;  1 drivers
v0x12b3db390_0 .net *"_ivl_22", 0 0, L_0x11a60c440;  1 drivers
v0x12b3db420_0 .net *"_ivl_24", 31 0, L_0x11a60c560;  1 drivers
L_0x120044930 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db4d0_0 .net *"_ivl_27", 8 0, L_0x120044930;  1 drivers
L_0x120044978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db580_0 .net/2u *"_ivl_28", 31 0, L_0x120044978;  1 drivers
v0x12b3db690_0 .net *"_ivl_30", 0 0, L_0x11a60c6b0;  1 drivers
L_0x1200449c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3db730_0 .net/2u *"_ivl_34", 7 0, L_0x1200449c0;  1 drivers
v0x12b3db7e0_0 .net *"_ivl_36", 0 0, L_0x11a60c8c0;  1 drivers
v0x12b3db880_0 .net *"_ivl_38", 31 0, L_0x11a60c9e0;  1 drivers
L_0x120044a08 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db930_0 .net *"_ivl_41", 8 0, L_0x120044a08;  1 drivers
L_0x120044a50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3db9e0_0 .net/2u *"_ivl_42", 31 0, L_0x120044a50;  1 drivers
v0x12b3dba90_0 .net *"_ivl_44", 0 0, L_0x11a60cac0;  1 drivers
L_0x120044a98 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3dbb30_0 .net/2u *"_ivl_48", 7 0, L_0x120044a98;  1 drivers
v0x12b3dbcc0_0 .net *"_ivl_50", 0 0, L_0x11a60cce0;  1 drivers
v0x12b3dbd50_0 .net *"_ivl_52", 31 0, L_0x11a60cdc0;  1 drivers
L_0x120044ae0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dbdf0_0 .net *"_ivl_55", 8 0, L_0x120044ae0;  1 drivers
L_0x120044b28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dbea0_0 .net/2u *"_ivl_56", 31 0, L_0x120044b28;  1 drivers
v0x12b3dbf50_0 .net *"_ivl_58", 0 0, L_0x11a60cf20;  1 drivers
L_0x120044810 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3dbff0_0 .net/2u *"_ivl_6", 7 0, L_0x120044810;  1 drivers
L_0x120044b70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dc0a0_0 .net/2u *"_ivl_62", 7 0, L_0x120044b70;  1 drivers
v0x12b3dc150_0 .net *"_ivl_64", 0 0, L_0x11a60d130;  1 drivers
v0x12b3dc1f0_0 .net *"_ivl_66", 31 0, L_0x11a60d2c0;  1 drivers
L_0x120044bb8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dc2a0_0 .net *"_ivl_69", 8 0, L_0x120044bb8;  1 drivers
L_0x120044c00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dc350_0 .net/2u *"_ivl_70", 31 0, L_0x120044c00;  1 drivers
v0x12b3dc400_0 .net *"_ivl_72", 0 0, L_0x11a60d3e0;  1 drivers
L_0x120044c48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dc4a0_0 .net/2u *"_ivl_76", 7 0, L_0x120044c48;  1 drivers
v0x12b3dc550_0 .net *"_ivl_78", 0 0, L_0x11a60d600;  1 drivers
v0x12b3dc5f0_0 .net *"_ivl_8", 0 0, L_0x11a60c030;  1 drivers
v0x12b3dc690_0 .net *"_ivl_80", 31 0, L_0x11a60d720;  1 drivers
L_0x120044c90 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dbbe0_0 .net *"_ivl_83", 8 0, L_0x120044c90;  1 drivers
L_0x120044cd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3dc920_0 .net/2u *"_ivl_84", 31 0, L_0x120044cd8;  1 drivers
v0x12b3dc9b0_0 .net *"_ivl_86", 0 0, L_0x11a60d8f0;  1 drivers
E_0x12b3daf60/0 .event anyedge, v0x12b3dcd90_0, v0x12b3dd320_0, v0x12b3dcba0_0, v0x12b3dd120_0;
E_0x12b3daf60/1 .event anyedge, v0x12b3dce20_0, v0x12b3dd3c0_0, v0x12b3dcec0_0, v0x12b3dd460_0;
E_0x12b3daf60/2 .event anyedge, v0x12b3dcf60_0, v0x12b3dca40_0, v0x12b3dcb00_0, v0x12b3dcc30_0;
E_0x12b3daf60/3 .event anyedge, v0x12b3dd070_0, v0x12b3dd1c0_0, v0x12b3dda70_0, v0x12b3dda70_0;
E_0x12b3daf60/4 .event anyedge, v0x12b3dda70_0;
E_0x12b3daf60 .event/or E_0x12b3daf60/0, E_0x12b3daf60/1, E_0x12b3daf60/2, E_0x12b3daf60/3, E_0x12b3daf60/4;
L_0x11a60c030 .cmp/eq 8, L_0x11a60bc10, L_0x120044810;
L_0x11a60c110 .concat [ 23 9 0 0], L_0x11a60bd30, L_0x120044858;
L_0x11a60c230 .cmp/ne 32, L_0x11a60c110, L_0x1200448a0;
L_0x11a60c440 .cmp/eq 8, L_0x11a60be70, L_0x1200448e8;
L_0x11a60c560 .concat [ 23 9 0 0], L_0x11a60bf90, L_0x120044930;
L_0x11a60c6b0 .cmp/ne 32, L_0x11a60c560, L_0x120044978;
L_0x11a60c8c0 .cmp/eq 8, L_0x11a60bc10, L_0x1200449c0;
L_0x11a60c9e0 .concat [ 23 9 0 0], L_0x11a60bd30, L_0x120044a08;
L_0x11a60cac0 .cmp/eq 32, L_0x11a60c9e0, L_0x120044a50;
L_0x11a60cce0 .cmp/eq 8, L_0x11a60be70, L_0x120044a98;
L_0x11a60cdc0 .concat [ 23 9 0 0], L_0x11a60bf90, L_0x120044ae0;
L_0x11a60cf20 .cmp/eq 32, L_0x11a60cdc0, L_0x120044b28;
L_0x11a60d130 .cmp/eq 8, L_0x11a60bc10, L_0x120044b70;
L_0x11a60d2c0 .concat [ 23 9 0 0], L_0x11a60bd30, L_0x120044bb8;
L_0x11a60d3e0 .cmp/eq 32, L_0x11a60d2c0, L_0x120044c00;
L_0x11a60d600 .cmp/eq 8, L_0x11a60be70, L_0x120044c48;
L_0x11a60d720 .concat [ 23 9 0 0], L_0x11a60bf90, L_0x120044c90;
L_0x11a60d8f0 .cmp/eq 32, L_0x11a60d720, L_0x120044cd8;
S_0x12b3ddb70 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3da450;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3ddce0 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3ddd20 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3ddd60 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3ddda0 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3de040_0 .net "a", 31 0, L_0x11a60dc60;  alias, 1 drivers
v0x12b3de100_0 .var "a_e", 9 0;
v0x12b3de1b0_0 .var "a_m", 23 0;
v0x12b3de270_0 .var "a_s", 0 0;
v0x12b3de310_0 .net "b", 31 0, v0x12b3df6c0_0;  1 drivers
v0x12b3de400_0 .var "b_e", 9 0;
v0x12b3de4b0_0 .var "b_m", 23 0;
v0x12b3de560_0 .var "b_s", 0 0;
v0x12b3de600_0 .var "guard_bit", 0 0;
v0x12b3de710_0 .var "product", 49 0;
v0x12b3de7b0_0 .var "result", 31 0;
v0x12b3de870_0 .var "round_bit", 0 0;
v0x12b3de900_0 .var "sticky", 0 0;
v0x12b3de990_0 .var "z_e", 9 0;
v0x12b3dea20_0 .var "z_m", 23 0;
v0x12b3deac0_0 .var "z_s", 0 0;
E_0x12b3ddff0/0 .event anyedge, v0x12b3de040_0, v0x12b3de310_0, v0x12b3de100_0, v0x12b3de1b0_0;
E_0x12b3ddff0/1 .event anyedge, v0x12b3de400_0, v0x12b3de4b0_0, v0x12b3de270_0, v0x12b3de560_0;
E_0x12b3ddff0/2 .event anyedge, v0x12b3de710_0, v0x12b3de990_0, v0x12b3dea20_0, v0x12b3de600_0;
E_0x12b3ddff0/3 .event anyedge, v0x12b3de900_0, v0x12b3de870_0, v0x12b3deac0_0;
E_0x12b3ddff0 .event/or E_0x12b3ddff0/0, E_0x12b3ddff0/1, E_0x12b3ddff0/2, E_0x12b3ddff0/3;
S_0x12b3dfdc0 .scope generate, "COL[3]" "COL[3]" 3 56, 3 56 0, S_0x12b3ce2c0;
 .timescale -9 -12;
P_0x12b3dff80 .param/l "c" 1 3 56, +C4<011>;
v0x12b3e5730_0 .net "pe_accept_w_in", 0 0, L_0x11a6104d0;  1 drivers
v0x12b3e57f0_0 .net "pe_input_in", 31 0, L_0x11a610280;  1 drivers
v0x12b3e5880_0 .net "pe_psum_in", 31 0, L_0x11a610330;  1 drivers
v0x12b3e5950_0 .net "pe_switch_in_local", 0 0, L_0x11a610600;  1 drivers
v0x12b3e59e0_0 .net "pe_valid_in", 0 0, L_0x12b3f97e0;  1 drivers
v0x12b3e5ab0_0 .net "pe_weight_in", 31 0, L_0x11a6103e0;  1 drivers
S_0x12b3e0000 .scope generate, "INNER" "INNER" 3 82, 3 82 0, S_0x12b3dfdc0;
 .timescale -9 -12;
L_0x12b3f97e0 .functor BUFZ 1, v0x12b3df430_0, C4<0>, C4<0>, C4<0>;
L_0x11a610280 .functor BUFZ 32, v0x12b3defd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a610330 .functor BUFZ 32, v0x12b3cd630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a6103e0 .functor BUFZ 32, v0x12b3cda80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11a6104d0 .functor BUFZ 1, o0x12001bf30, C4<0>, C4<0>, C4<0>;
L_0x11a610600 .functor BUFZ 1, v0x12b3c7a70_0, C4<0>, C4<0>, C4<0>;
S_0x12b3e01c0 .scope module, "pe_inst" "pe" 3 102, 4 4 0, S_0x12b3dfdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pe_psum_in";
    .port_info 3 /INPUT 32 "pe_weight_in";
    .port_info 4 /INPUT 1 "pe_accept_w_in";
    .port_info 5 /INPUT 32 "pe_input_in";
    .port_info 6 /INPUT 1 "pe_valid_in";
    .port_info 7 /INPUT 1 "pe_switch_in";
    .port_info 8 /INPUT 1 "pe_enabled";
    .port_info 9 /OUTPUT 32 "pe_psum_out";
    .port_info 10 /OUTPUT 32 "pe_weight_out";
    .port_info 11 /OUTPUT 32 "pe_input_out";
    .port_info 12 /OUTPUT 1 "pe_valid_out";
    .port_info 13 /OUTPUT 1 "pe_switch_out";
P_0x12b3e0390 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x12b3e4930_0 .net "clk", 0 0, o0x120008f40;  alias, 0 drivers
v0x12b3e49d0_0 .net "mac_out", 31 0, v0x12b3e35f0_0;  1 drivers
v0x12b3e4a70_0 .net "mult_out", 31 0, v0x12b3e4530_0;  1 drivers
v0x12b3e4b60_0 .net "pe_accept_w_in", 0 0, L_0x11a6104d0;  alias, 1 drivers
v0x12b3e4bf0_0 .net "pe_enabled", 0 0, L_0x11a60ffe0;  1 drivers
v0x12b3e4cc0_0 .net "pe_input_in", 31 0, L_0x11a610280;  alias, 1 drivers
v0x12b3e4d50_0 .var "pe_input_out", 31 0;
v0x12b3e4df0_0 .net "pe_psum_in", 31 0, L_0x11a610330;  alias, 1 drivers
v0x12b3e4eb0_0 .var "pe_psum_out", 31 0;
v0x12b3e4fd0_0 .net "pe_switch_in", 0 0, L_0x11a610600;  alias, 1 drivers
v0x12b3e5070_0 .var "pe_switch_out", 0 0;
v0x12b3e5110_0 .net "pe_valid_in", 0 0, L_0x12b3f97e0;  alias, 1 drivers
v0x12b3e51b0_0 .var "pe_valid_out", 0 0;
v0x12b3e5250_0 .net "pe_weight_in", 31 0, L_0x11a6103e0;  alias, 1 drivers
v0x12b3e5300_0 .var "pe_weight_out", 31 0;
v0x12b3e53b0_0 .net "rst", 0 0, o0x120009150;  alias, 0 drivers
v0x12b3e5440_0 .var "weight_reg_active", 31 0;
v0x12b3e55d0_0 .var "weight_reg_inactive", 31 0;
S_0x12b3e0670 .scope module, "adder" "fp32_add" 4 59, 5 1 0, S_0x12b3e01c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3e0830 .param/str "FORMAT" 0 5 2, "FP32";
P_0x12b3e0870 .param/l "FRAC_BITS" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x12b3e08b0 .param/l "INT_BITS" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x12b3e08f0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x12b3e27c0_0 .net "a", 31 0, v0x12b3e4530_0;  alias, 1 drivers
v0x12b3e2880_0 .net "a_exp", 7 0, L_0x11a60e130;  1 drivers
v0x12b3e2920_0 .net "a_inf", 0 0, L_0x11a60f150;  1 drivers
v0x12b3e29b0_0 .net "a_mant", 22 0, L_0x11a60e250;  1 drivers
v0x12b3e2a40_0 .var "a_mant_ext", 23 0;
v0x12b3e2b10_0 .net "a_nan", 0 0, L_0x11a60e870;  1 drivers
v0x12b3e2ba0_0 .net "a_sign", 0 0, L_0x11a60e090;  1 drivers
v0x12b3e2c40_0 .net "a_zero", 0 0, L_0x11a60f770;  1 drivers
v0x12b3e2ce0_0 .net "b", 31 0, L_0x11a610330;  alias, 1 drivers
v0x12b3e2df0_0 .net "b_exp", 7 0, L_0x11a60e390;  1 drivers
v0x12b3e2ea0_0 .net "b_inf", 0 0, L_0x11a60f560;  1 drivers
v0x12b3e2f40_0 .net "b_mant", 22 0, L_0x11a60e4b0;  1 drivers
v0x12b3e2ff0_0 .var "b_mant_ext", 23 0;
v0x12b3e30a0_0 .net "b_nan", 0 0, L_0x11a60ecf0;  1 drivers
v0x12b3e3140_0 .net "b_sign", 0 0, L_0x11a60e2f0;  1 drivers
v0x12b3e31e0_0 .net "b_zero", 0 0, L_0x11a60fef0;  1 drivers
v0x12b3e3280_0 .var "exp_diff", 7 0;
v0x12b3e3410_0 .var/i "i", 31 0;
v0x12b3e34a0_0 .var "larger_exp", 7 0;
v0x12b3e3550_0 .var "normalize_done", 0 0;
v0x12b3e35f0_0 .var "result", 31 0;
v0x12b3e36a0_0 .var "result_exp", 7 0;
v0x12b3e3750_0 .var "result_sign", 0 0;
v0x12b3e37f0_0 .var "sum_mant", 24 0;
L_0x11a60e090 .part v0x12b3e4530_0, 31, 1;
L_0x11a60e130 .part v0x12b3e4530_0, 23, 8;
L_0x11a60e250 .part v0x12b3e4530_0, 0, 23;
L_0x11a60e2f0 .part L_0x11a610330, 31, 1;
L_0x11a60e390 .part L_0x11a610330, 23, 8;
L_0x11a60e4b0 .part L_0x11a610330, 0, 23;
S_0x12b3e0b10 .scope generate, "fp32_mode" "fp32_mode" 5 22, 5 22 0, S_0x12b3e0670;
 .timescale -9 -12;
L_0x11a60e870 .functor AND 1, L_0x11a60e550, L_0x11a60e750, C4<1>, C4<1>;
L_0x11a60ecf0 .functor AND 1, L_0x11a60e960, L_0x11a60ebd0, C4<1>, C4<1>;
L_0x11a60f150 .functor AND 1, L_0x11a60ede0, L_0x11a60efe0, C4<1>, C4<1>;
L_0x11a60f560 .functor AND 1, L_0x11a60f200, L_0x11a60f440, C4<1>, C4<1>;
L_0x11a60f770 .functor AND 1, L_0x11a60f650, L_0x11a60f900, C4<1>, C4<1>;
L_0x11a60fef0 .functor AND 1, L_0x11a60fb20, L_0x11a60fe10, C4<1>, C4<1>;
v0x12b3e0dc0_0 .net *"_ivl_10", 31 0, L_0x11a60e630;  1 drivers
L_0x120044d68 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e0e80_0 .net *"_ivl_13", 8 0, L_0x120044d68;  1 drivers
L_0x120044db0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e0f20_0 .net/2u *"_ivl_14", 31 0, L_0x120044db0;  1 drivers
v0x12b3e0fb0_0 .net *"_ivl_16", 0 0, L_0x11a60e750;  1 drivers
L_0x120044df8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3e1040_0 .net/2u *"_ivl_20", 7 0, L_0x120044df8;  1 drivers
v0x12b3e1110_0 .net *"_ivl_22", 0 0, L_0x11a60e960;  1 drivers
v0x12b3e11a0_0 .net *"_ivl_24", 31 0, L_0x11a60ea80;  1 drivers
L_0x120044e40 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1250_0 .net *"_ivl_27", 8 0, L_0x120044e40;  1 drivers
L_0x120044e88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1300_0 .net/2u *"_ivl_28", 31 0, L_0x120044e88;  1 drivers
v0x12b3e1410_0 .net *"_ivl_30", 0 0, L_0x11a60ebd0;  1 drivers
L_0x120044ed0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3e14b0_0 .net/2u *"_ivl_34", 7 0, L_0x120044ed0;  1 drivers
v0x12b3e1560_0 .net *"_ivl_36", 0 0, L_0x11a60ede0;  1 drivers
v0x12b3e1600_0 .net *"_ivl_38", 31 0, L_0x11a60ef00;  1 drivers
L_0x120044f18 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e16b0_0 .net *"_ivl_41", 8 0, L_0x120044f18;  1 drivers
L_0x120044f60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1760_0 .net/2u *"_ivl_42", 31 0, L_0x120044f60;  1 drivers
v0x12b3e1810_0 .net *"_ivl_44", 0 0, L_0x11a60efe0;  1 drivers
L_0x120044fa8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3e18b0_0 .net/2u *"_ivl_48", 7 0, L_0x120044fa8;  1 drivers
v0x12b3e1a40_0 .net *"_ivl_50", 0 0, L_0x11a60f200;  1 drivers
v0x12b3e1ad0_0 .net *"_ivl_52", 31 0, L_0x11a60f2e0;  1 drivers
L_0x120044ff0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1b70_0 .net *"_ivl_55", 8 0, L_0x120044ff0;  1 drivers
L_0x120045038 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1c20_0 .net/2u *"_ivl_56", 31 0, L_0x120045038;  1 drivers
v0x12b3e1cd0_0 .net *"_ivl_58", 0 0, L_0x11a60f440;  1 drivers
L_0x120044d20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x12b3e1d70_0 .net/2u *"_ivl_6", 7 0, L_0x120044d20;  1 drivers
L_0x120045080 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1e20_0 .net/2u *"_ivl_62", 7 0, L_0x120045080;  1 drivers
v0x12b3e1ed0_0 .net *"_ivl_64", 0 0, L_0x11a60f650;  1 drivers
v0x12b3e1f70_0 .net *"_ivl_66", 31 0, L_0x11a60f7e0;  1 drivers
L_0x1200450c8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e2020_0 .net *"_ivl_69", 8 0, L_0x1200450c8;  1 drivers
L_0x120045110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e20d0_0 .net/2u *"_ivl_70", 31 0, L_0x120045110;  1 drivers
v0x12b3e2180_0 .net *"_ivl_72", 0 0, L_0x11a60f900;  1 drivers
L_0x120045158 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e2220_0 .net/2u *"_ivl_76", 7 0, L_0x120045158;  1 drivers
v0x12b3e22d0_0 .net *"_ivl_78", 0 0, L_0x11a60fb20;  1 drivers
v0x12b3e2370_0 .net *"_ivl_8", 0 0, L_0x11a60e550;  1 drivers
v0x12b3e2410_0 .net *"_ivl_80", 31 0, L_0x11a60fc40;  1 drivers
L_0x1200451a0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e1960_0 .net *"_ivl_83", 8 0, L_0x1200451a0;  1 drivers
L_0x1200451e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12b3e26a0_0 .net/2u *"_ivl_84", 31 0, L_0x1200451e8;  1 drivers
v0x12b3e2730_0 .net *"_ivl_86", 0 0, L_0x11a60fe10;  1 drivers
E_0x12b3e0ce0/0 .event anyedge, v0x12b3e2b10_0, v0x12b3e30a0_0, v0x12b3e2920_0, v0x12b3e2ea0_0;
E_0x12b3e0ce0/1 .event anyedge, v0x12b3e2ba0_0, v0x12b3e3140_0, v0x12b3e2c40_0, v0x12b3e31e0_0;
E_0x12b3e0ce0/2 .event anyedge, v0x12b3e2ce0_0, v0x12b3e27c0_0, v0x12b3e2880_0, v0x12b3e29b0_0;
E_0x12b3e0ce0/3 .event anyedge, v0x12b3e2df0_0, v0x12b3e2f40_0, v0x12b3e37f0_0, v0x12b3e37f0_0;
E_0x12b3e0ce0/4 .event anyedge, v0x12b3e37f0_0;
E_0x12b3e0ce0 .event/or E_0x12b3e0ce0/0, E_0x12b3e0ce0/1, E_0x12b3e0ce0/2, E_0x12b3e0ce0/3, E_0x12b3e0ce0/4;
L_0x11a60e550 .cmp/eq 8, L_0x11a60e130, L_0x120044d20;
L_0x11a60e630 .concat [ 23 9 0 0], L_0x11a60e250, L_0x120044d68;
L_0x11a60e750 .cmp/ne 32, L_0x11a60e630, L_0x120044db0;
L_0x11a60e960 .cmp/eq 8, L_0x11a60e390, L_0x120044df8;
L_0x11a60ea80 .concat [ 23 9 0 0], L_0x11a60e4b0, L_0x120044e40;
L_0x11a60ebd0 .cmp/ne 32, L_0x11a60ea80, L_0x120044e88;
L_0x11a60ede0 .cmp/eq 8, L_0x11a60e130, L_0x120044ed0;
L_0x11a60ef00 .concat [ 23 9 0 0], L_0x11a60e250, L_0x120044f18;
L_0x11a60efe0 .cmp/eq 32, L_0x11a60ef00, L_0x120044f60;
L_0x11a60f200 .cmp/eq 8, L_0x11a60e390, L_0x120044fa8;
L_0x11a60f2e0 .concat [ 23 9 0 0], L_0x11a60e4b0, L_0x120044ff0;
L_0x11a60f440 .cmp/eq 32, L_0x11a60f2e0, L_0x120045038;
L_0x11a60f650 .cmp/eq 8, L_0x11a60e130, L_0x120045080;
L_0x11a60f7e0 .concat [ 23 9 0 0], L_0x11a60e250, L_0x1200450c8;
L_0x11a60f900 .cmp/eq 32, L_0x11a60f7e0, L_0x120045110;
L_0x11a60fb20 .cmp/eq 8, L_0x11a60e390, L_0x120045158;
L_0x11a60fc40 .concat [ 23 9 0 0], L_0x11a60e4b0, L_0x1200451a0;
L_0x11a60fe10 .cmp/eq 32, L_0x11a60fc40, L_0x1200451e8;
S_0x12b3e38f0 .scope module, "mult" "fp32_mul" 4 45, 6 1 0, S_0x12b3e01c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
P_0x12b3e3a60 .param/str "FORMAT" 0 6 2, "FP32";
P_0x12b3e3aa0 .param/l "FRAC_BITS" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x12b3e3ae0 .param/l "INT_BITS" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x12b3e3b20 .param/l "WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
v0x12b3e3dc0_0 .net "a", 31 0, L_0x11a610280;  alias, 1 drivers
v0x12b3e3e80_0 .var "a_e", 9 0;
v0x12b3e3f30_0 .var "a_m", 23 0;
v0x12b3e3ff0_0 .var "a_s", 0 0;
v0x12b3e4090_0 .net "b", 31 0, v0x12b3e5440_0;  1 drivers
v0x12b3e4180_0 .var "b_e", 9 0;
v0x12b3e4230_0 .var "b_m", 23 0;
v0x12b3e42e0_0 .var "b_s", 0 0;
v0x12b3e4380_0 .var "guard_bit", 0 0;
v0x12b3e4490_0 .var "product", 49 0;
v0x12b3e4530_0 .var "result", 31 0;
v0x12b3e45f0_0 .var "round_bit", 0 0;
v0x12b3e4680_0 .var "sticky", 0 0;
v0x12b3e4710_0 .var "z_e", 9 0;
v0x12b3e47a0_0 .var "z_m", 23 0;
v0x12b3e4840_0 .var "z_s", 0 0;
E_0x12b3e3d70/0 .event anyedge, v0x12b3e3dc0_0, v0x12b3e4090_0, v0x12b3e3e80_0, v0x12b3e3f30_0;
E_0x12b3e3d70/1 .event anyedge, v0x12b3e4180_0, v0x12b3e4230_0, v0x12b3e3ff0_0, v0x12b3e42e0_0;
E_0x12b3e3d70/2 .event anyedge, v0x12b3e4490_0, v0x12b3e4710_0, v0x12b3e47a0_0, v0x12b3e4380_0;
E_0x12b3e3d70/3 .event anyedge, v0x12b3e4680_0, v0x12b3e45f0_0, v0x12b3e4840_0;
E_0x12b3e3d70 .event/or E_0x12b3e3d70/0, E_0x12b3e3d70/1, E_0x12b3e3d70/2, E_0x12b3e3d70/3;
S_0x12b37e970 .scope module, "dump" "dump" 7 1;
 .timescale -9 -12;
    .scope S_0x12b38b4e0;
T_0 ;
    %wait E_0x12b38b960;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b38b9b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b38bb20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b38bc80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b38be20_0, 0, 24;
    %load/vec4 v0x12b38b9b0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b38ba70_0, 0, 10;
    %load/vec4 v0x12b38bc80_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b38bd70_0, 0, 10;
    %load/vec4 v0x12b38b9b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b38bbe0_0, 0, 1;
    %load/vec4 v0x12b38bc80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b38bed0_0, 0, 1;
    %load/vec4 v0x12b38ba70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0x12b38bb20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x12b38bd70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x12b38be20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b38c120_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b38ba70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %load/vec4 v0x12b38bd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0x12b38be20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b38c120_0, 0, 32;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x12b38bbe0_0;
    %load/vec4 v0x12b38bed0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38c120_0, 0, 32;
T_0.8 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x12b38bd70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x12b38ba70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v0x12b38bb20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b38c120_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x12b38bbe0_0;
    %load/vec4 v0x12b38bed0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38c120_0, 0, 32;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x12b38ba70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v0x12b38bb20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x12b38bbe0_0;
    %load/vec4 v0x12b38bed0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38c120_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %load/vec4 v0x12b38bd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v0x12b38be20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0x12b38bbe0_0;
    %load/vec4 v0x12b38bed0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38c120_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x12b38ba70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b38ba70_0, 0, 10;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38bb20_0, 4, 1;
T_0.22 ;
    %load/vec4 v0x12b38bd70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_0.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b38bd70_0, 0, 10;
    %jmp T_0.24;
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38be20_0, 4, 1;
T_0.24 ;
    %load/vec4 v0x12b38bb20_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %load/vec4 v0x12b38bb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b38bb20_0, 0, 24;
    %load/vec4 v0x12b38ba70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b38ba70_0, 0, 10;
T_0.25 ;
    %load/vec4 v0x12b38be20_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.27, 8;
    %load/vec4 v0x12b38be20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b38be20_0, 0, 24;
    %load/vec4 v0x12b38bd70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b38bd70_0, 0, 10;
T_0.27 ;
    %load/vec4 v0x12b38bbe0_0;
    %load/vec4 v0x12b38bed0_0;
    %xor;
    %store/vec4 v0x12b38c430_0, 0, 1;
    %load/vec4 v0x12b38ba70_0;
    %load/vec4 v0x12b38bd70_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b38c300_0, 0, 10;
    %load/vec4 v0x12b38bb20_0;
    %pad/u 50;
    %load/vec4 v0x12b38be20_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b38c080_0, 0, 50;
    %load/vec4 v0x12b38c080_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b38c390_0, 0, 24;
    %load/vec4 v0x12b38c080_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b38bf70_0, 0, 1;
    %load/vec4 v0x12b38c080_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b38c1e0_0, 0, 1;
    %load/vec4 v0x12b38c080_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b38c270_0, 0, 1;
    %load/vec4 v0x12b38c300_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_0.29, 5;
    %load/vec4 v0x12b38c300_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b38c300_0;
    %sub;
    %add;
    %store/vec4 v0x12b38c300_0, 0, 10;
    %load/vec4 v0x12b38c390_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b38c300_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b38c390_0, 0, 24;
    %load/vec4 v0x12b38c390_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b38bf70_0, 0, 1;
    %load/vec4 v0x12b38bf70_0;
    %store/vec4 v0x12b38c1e0_0, 0, 1;
    %load/vec4 v0x12b38c270_0;
    %load/vec4 v0x12b38c1e0_0;
    %or;
    %store/vec4 v0x12b38c270_0, 0, 1;
    %jmp T_0.30;
T_0.29 ;
    %load/vec4 v0x12b38c390_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.31, 4;
    %load/vec4 v0x12b38c300_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b38c300_0, 0, 10;
    %load/vec4 v0x12b38c390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b38c390_0, 0, 24;
    %load/vec4 v0x12b38bf70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c390_0, 4, 1;
    %load/vec4 v0x12b38c1e0_0;
    %store/vec4 v0x12b38bf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b38c1e0_0, 0, 1;
    %jmp T_0.32;
T_0.31 ;
    %load/vec4 v0x12b38bf70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.35, 9;
    %load/vec4 v0x12b38c1e0_0;
    %load/vec4 v0x12b38c270_0;
    %or;
    %load/vec4 v0x12b38c390_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_0.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.33, 8;
    %load/vec4 v0x12b38c390_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b38c390_0, 0, 24;
    %load/vec4 v0x12b38c390_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0x12b38c300_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b38c300_0, 0, 10;
T_0.36 ;
T_0.33 ;
T_0.32 ;
T_0.30 ;
    %load/vec4 v0x12b38c390_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 23;
    %load/vec4 v0x12b38c300_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 8;
    %load/vec4 v0x12b38c430_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 1;
    %load/vec4 v0x12b38c300_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.40, 4;
    %load/vec4 v0x12b38c390_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 8;
T_0.38 ;
    %load/vec4 v0x12b38c300_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 8;
    %load/vec4 v0x12b38c430_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b38c120_0, 4, 1;
T_0.41 ;
T_0.19 ;
T_0.16 ;
T_0.11 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12b35fcc0;
T_1 ;
Ewait_0 .event/or E_0x12b37e7f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12b38a700_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x12b38ac90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12b38a510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.5, 9;
    %load/vec4 v0x12b38aa90_0;
    %and;
T_1.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0x12b38a790_0;
    %load/vec4 v0x12b38ad30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x12b38a790_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x12b38a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x12b38a790_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x12b38aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x12b38ad30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x12b38a830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x12b38add0_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x12b38a790_0;
    %load/vec4 v0x12b38ad30_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x12b38a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x12b38a8d0_0;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x12b38add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x12b38a3b0_0;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x12b38a470_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b38a5a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b38a5a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0x12b38a630_0, 0, 24;
    %load/vec4 v0x12b38a9e0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b38ab30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b38ab30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %store/vec4 v0x12b38abe0_0, 0, 24;
    %load/vec4 v0x12b38a9e0_0;
    %load/vec4 v0x12b38a470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.23, 5;
    %load/vec4 v0x12b38a470_0;
    %store/vec4 v0x12b38b090_0, 0, 8;
    %load/vec4 v0x12b38a470_0;
    %load/vec4 v0x12b38a9e0_0;
    %sub;
    %store/vec4 v0x12b38ae70_0, 0, 8;
    %load/vec4 v0x12b38abe0_0;
    %ix/getv 4, v0x12b38ae70_0;
    %shiftr 4;
    %store/vec4 v0x12b38abe0_0, 0, 24;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x12b38a9e0_0;
    %store/vec4 v0x12b38b090_0, 0, 8;
    %load/vec4 v0x12b38a9e0_0;
    %load/vec4 v0x12b38a470_0;
    %sub;
    %store/vec4 v0x12b38ae70_0, 0, 8;
    %load/vec4 v0x12b38a630_0;
    %ix/getv 4, v0x12b38ae70_0;
    %shiftr 4;
    %store/vec4 v0x12b38a630_0, 0, 24;
T_1.24 ;
    %load/vec4 v0x12b38a790_0;
    %load/vec4 v0x12b38ad30_0;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v0x12b38a630_0;
    %pad/u 25;
    %load/vec4 v0x12b38abe0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b38b3e0_0, 0, 25;
    %load/vec4 v0x12b38a790_0;
    %store/vec4 v0x12b38b340_0, 0, 1;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x12b38abe0_0;
    %load/vec4 v0x12b38a630_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0x12b38a630_0;
    %pad/u 25;
    %load/vec4 v0x12b38abe0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b38b3e0_0, 0, 25;
    %load/vec4 v0x12b38a790_0;
    %store/vec4 v0x12b38b340_0, 0, 1;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x12b38abe0_0;
    %pad/u 25;
    %load/vec4 v0x12b38a630_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b38b3e0_0, 0, 25;
    %load/vec4 v0x12b38ad30_0;
    %store/vec4 v0x12b38b340_0, 0, 1;
T_1.28 ;
T_1.26 ;
    %load/vec4 v0x12b38b090_0;
    %store/vec4 v0x12b38b290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b38b140_0, 0, 1;
    %load/vec4 v0x12b38b3e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %load/vec4 v0x12b38b3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b38b3e0_0, 0, 25;
    %load/vec4 v0x12b38b290_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b38b290_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b38b140_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x12b38b3e0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b38b140_0, 0, 1;
T_1.31 ;
T_1.30 ;
    %load/vec4 v0x12b38b140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b38b000_0, 0, 32;
T_1.35 ;
    %load/vec4 v0x12b38b000_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.36, 5;
    %load/vec4 v0x12b38b3e0_0;
    %load/vec4 v0x12b38b000_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.39, 9;
    %load/vec4 v0x12b38b140_0;
    %nor/r;
    %and;
T_1.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.37, 8;
    %load/vec4 v0x12b38b3e0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b38b000_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b38b3e0_0, 0, 25;
    %load/vec4 v0x12b38b290_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b38b000_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b38b290_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b38b140_0, 0, 1;
T_1.37 ;
    %load/vec4 v0x12b38b000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b38b000_0, 0, 32;
    %jmp T_1.35;
T_1.36 ;
T_1.33 ;
    %load/vec4 v0x12b38b3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v0x12b38b290_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.42, 5;
    %load/vec4 v0x12b38b340_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.43;
T_1.42 ;
    %load/vec4 v0x12b38b290_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_1.44, 4;
    %load/vec4 v0x12b38b340_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b38b1e0_0, 0, 32;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v0x12b38b340_0;
    %load/vec4 v0x12b38b290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b38b3e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b38b1e0_0, 0, 32;
T_1.45 ;
T_1.43 ;
T_1.41 ;
T_1.18 ;
T_1.16 ;
T_1.13 ;
T_1.11 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12b35ebe0;
T_2 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b38cfb0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x12b38c7f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38c950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38cab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38cf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b38cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b38cc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38d1e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12b38cd10_0;
    %assign/vec4 v0x12b38cdb0_0, 0;
    %load/vec4 v0x12b38cbd0_0;
    %assign/vec4 v0x12b38cc70_0, 0;
    %load/vec4 v0x12b38c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x12b38ce50_0;
    %assign/vec4 v0x12b38d1e0_0, 0;
    %load/vec4 v0x12b38ce50_0;
    %assign/vec4 v0x12b38cf00_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38cf00_0, 0;
T_2.4 ;
    %load/vec4 v0x12b38cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x12b38c760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x12b38ce50_0;
    %assign/vec4 v0x12b38d050_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x12b38d1e0_0;
    %assign/vec4 v0x12b38d050_0, 0;
T_2.8 ;
T_2.5 ;
    %load/vec4 v0x12b38cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x12b38c8c0_0;
    %assign/vec4 v0x12b38c950_0, 0;
    %load/vec4 v0x12b38c5d0_0;
    %assign/vec4 v0x12b38cab0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b38cdb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b38cab0_0, 0;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12b391280;
T_3 ;
    %wait E_0x12b391700;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b391750_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3918c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b391a20_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b391bc0_0, 0, 24;
    %load/vec4 v0x12b391750_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b391810_0, 0, 10;
    %load/vec4 v0x12b391a20_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b391b10_0, 0, 10;
    %load/vec4 v0x12b391750_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b391980_0, 0, 1;
    %load/vec4 v0x12b391a20_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b391c70_0, 0, 1;
    %load/vec4 v0x12b391810_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.3, 4;
    %load/vec4 v0x12b3918c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x12b391b10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x12b391bc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b391ec0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12b391810_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v0x12b391b10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.9, 4;
    %load/vec4 v0x12b391bc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b391ec0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12b391980_0;
    %load/vec4 v0x12b391c70_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b391ec0_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x12b391b10_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x12b391810_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v0x12b3918c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b391ec0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12b391980_0;
    %load/vec4 v0x12b391c70_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b391ec0_0, 0, 32;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x12b391810_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.17, 4;
    %load/vec4 v0x12b3918c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x12b391980_0;
    %load/vec4 v0x12b391c70_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b391ec0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x12b391b10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.20, 4;
    %load/vec4 v0x12b391bc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x12b391980_0;
    %load/vec4 v0x12b391c70_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b391ec0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x12b391810_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b391810_0, 0, 10;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3918c0_0, 4, 1;
T_3.22 ;
    %load/vec4 v0x12b391b10_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b391b10_0, 0, 10;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391bc0_0, 4, 1;
T_3.24 ;
    %load/vec4 v0x12b3918c0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x12b3918c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3918c0_0, 0, 24;
    %load/vec4 v0x12b391810_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b391810_0, 0, 10;
T_3.25 ;
    %load/vec4 v0x12b391bc0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x12b391bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b391bc0_0, 0, 24;
    %load/vec4 v0x12b391b10_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b391b10_0, 0, 10;
T_3.27 ;
    %load/vec4 v0x12b391980_0;
    %load/vec4 v0x12b391c70_0;
    %xor;
    %store/vec4 v0x12b3921d0_0, 0, 1;
    %load/vec4 v0x12b391810_0;
    %load/vec4 v0x12b391b10_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3920a0_0, 0, 10;
    %load/vec4 v0x12b3918c0_0;
    %pad/u 50;
    %load/vec4 v0x12b391bc0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b391e20_0, 0, 50;
    %load/vec4 v0x12b391e20_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b392130_0, 0, 24;
    %load/vec4 v0x12b391e20_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b391d10_0, 0, 1;
    %load/vec4 v0x12b391e20_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b391f80_0, 0, 1;
    %load/vec4 v0x12b391e20_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b392010_0, 0, 1;
    %load/vec4 v0x12b3920a0_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_3.29, 5;
    %load/vec4 v0x12b3920a0_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3920a0_0;
    %sub;
    %add;
    %store/vec4 v0x12b3920a0_0, 0, 10;
    %load/vec4 v0x12b392130_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3920a0_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b392130_0, 0, 24;
    %load/vec4 v0x12b392130_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b391d10_0, 0, 1;
    %load/vec4 v0x12b391d10_0;
    %store/vec4 v0x12b391f80_0, 0, 1;
    %load/vec4 v0x12b392010_0;
    %load/vec4 v0x12b391f80_0;
    %or;
    %store/vec4 v0x12b392010_0, 0, 1;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x12b392130_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x12b3920a0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3920a0_0, 0, 10;
    %load/vec4 v0x12b392130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b392130_0, 0, 24;
    %load/vec4 v0x12b391d10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b392130_0, 4, 1;
    %load/vec4 v0x12b391f80_0;
    %store/vec4 v0x12b391d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b391f80_0, 0, 1;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x12b391d10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.35, 9;
    %load/vec4 v0x12b391f80_0;
    %load/vec4 v0x12b392010_0;
    %or;
    %load/vec4 v0x12b392130_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_3.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %load/vec4 v0x12b392130_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b392130_0, 0, 24;
    %load/vec4 v0x12b392130_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_3.36, 4;
    %load/vec4 v0x12b3920a0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3920a0_0, 0, 10;
T_3.36 ;
T_3.33 ;
T_3.32 ;
T_3.30 ;
    %load/vec4 v0x12b392130_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 23;
    %load/vec4 v0x12b3920a0_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 8;
    %load/vec4 v0x12b3921d0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 1;
    %load/vec4 v0x12b3920a0_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.40, 4;
    %load/vec4 v0x12b392130_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 8;
T_3.38 ;
    %load/vec4 v0x12b3920a0_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 8;
    %load/vec4 v0x12b3921d0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b391ec0_0, 4, 1;
T_3.41 ;
T_3.19 ;
T_3.16 ;
T_3.11 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12b38e4a0;
T_4 ;
Ewait_1 .event/or E_0x12b38e670, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12b3904a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v0x12b390a30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12b3902b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x12b390830_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0x12b390530_0;
    %load/vec4 v0x12b390ad0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x12b390530_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x12b3902b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x12b390530_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x12b390830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0x12b390ad0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x12b3905d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v0x12b390b70_0;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x12b390530_0;
    %load/vec4 v0x12b390ad0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x12b3905d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x12b390670_0;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x12b390b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x12b390150_0;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x12b390210_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b390340_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b390340_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x12b3903d0_0, 0, 24;
    %load/vec4 v0x12b390780_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3908d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3908d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x12b390980_0, 0, 24;
    %load/vec4 v0x12b390780_0;
    %load/vec4 v0x12b390210_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.23, 5;
    %load/vec4 v0x12b390210_0;
    %store/vec4 v0x12b390e30_0, 0, 8;
    %load/vec4 v0x12b390210_0;
    %load/vec4 v0x12b390780_0;
    %sub;
    %store/vec4 v0x12b390c10_0, 0, 8;
    %load/vec4 v0x12b390980_0;
    %ix/getv 4, v0x12b390c10_0;
    %shiftr 4;
    %store/vec4 v0x12b390980_0, 0, 24;
    %jmp T_4.24;
T_4.23 ;
    %load/vec4 v0x12b390780_0;
    %store/vec4 v0x12b390e30_0, 0, 8;
    %load/vec4 v0x12b390780_0;
    %load/vec4 v0x12b390210_0;
    %sub;
    %store/vec4 v0x12b390c10_0, 0, 8;
    %load/vec4 v0x12b3903d0_0;
    %ix/getv 4, v0x12b390c10_0;
    %shiftr 4;
    %store/vec4 v0x12b3903d0_0, 0, 24;
T_4.24 ;
    %load/vec4 v0x12b390530_0;
    %load/vec4 v0x12b390ad0_0;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x12b3903d0_0;
    %pad/u 25;
    %load/vec4 v0x12b390980_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b391180_0, 0, 25;
    %load/vec4 v0x12b390530_0;
    %store/vec4 v0x12b3910e0_0, 0, 1;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x12b390980_0;
    %load/vec4 v0x12b3903d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.27, 5;
    %load/vec4 v0x12b3903d0_0;
    %pad/u 25;
    %load/vec4 v0x12b390980_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b391180_0, 0, 25;
    %load/vec4 v0x12b390530_0;
    %store/vec4 v0x12b3910e0_0, 0, 1;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x12b390980_0;
    %pad/u 25;
    %load/vec4 v0x12b3903d0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b391180_0, 0, 25;
    %load/vec4 v0x12b390ad0_0;
    %store/vec4 v0x12b3910e0_0, 0, 1;
T_4.28 ;
T_4.26 ;
    %load/vec4 v0x12b390e30_0;
    %store/vec4 v0x12b391030_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b390ee0_0, 0, 1;
    %load/vec4 v0x12b391180_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x12b391180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b391180_0, 0, 25;
    %load/vec4 v0x12b391030_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b391030_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b390ee0_0, 0, 1;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x12b391180_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b390ee0_0, 0, 1;
T_4.31 ;
T_4.30 ;
    %load/vec4 v0x12b390ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b390da0_0, 0, 32;
T_4.35 ;
    %load/vec4 v0x12b390da0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.36, 5;
    %load/vec4 v0x12b391180_0;
    %load/vec4 v0x12b390da0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.39, 9;
    %load/vec4 v0x12b390ee0_0;
    %nor/r;
    %and;
T_4.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %load/vec4 v0x12b391180_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b390da0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b391180_0, 0, 25;
    %load/vec4 v0x12b391030_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b390da0_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b391030_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b390ee0_0, 0, 1;
T_4.37 ;
    %load/vec4 v0x12b390da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b390da0_0, 0, 32;
    %jmp T_4.35;
T_4.36 ;
T_4.33 ;
    %load/vec4 v0x12b391180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x12b391030_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.42, 5;
    %load/vec4 v0x12b3910e0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0x12b391030_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v0x12b3910e0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b390f80_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x12b3910e0_0;
    %load/vec4 v0x12b391030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b391180_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b390f80_0, 0, 32;
T_4.45 ;
T_4.43 ;
T_4.41 ;
T_4.18 ;
T_4.16 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12b38db50;
T_5 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b392d50_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x12b392590_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3926f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b392b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b392a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392f90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12b392ab0_0;
    %assign/vec4 v0x12b392b50_0, 0;
    %load/vec4 v0x12b392970_0;
    %assign/vec4 v0x12b392a10_0, 0;
    %load/vec4 v0x12b392500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0x12b392bf0_0;
    %assign/vec4 v0x12b392f90_0, 0;
    %load/vec4 v0x12b392bf0_0;
    %assign/vec4 v0x12b392ca0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392ca0_0, 0;
T_5.4 ;
    %load/vec4 v0x12b392970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x12b392500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x12b392bf0_0;
    %assign/vec4 v0x12b392e00_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x12b392f90_0;
    %assign/vec4 v0x12b392e00_0, 0;
T_5.8 ;
T_5.5 ;
    %load/vec4 v0x12b392ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x12b392660_0;
    %assign/vec4 v0x12b3926f0_0, 0;
    %load/vec4 v0x12b392360_0;
    %assign/vec4 v0x12b392850_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b392b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b392850_0, 0;
T_5.10 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12b397030;
T_6 ;
    %wait E_0x12b3974b0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b397500_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b397670_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3977d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b397970_0, 0, 24;
    %load/vec4 v0x12b397500_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3975c0_0, 0, 10;
    %load/vec4 v0x12b3977d0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3978c0_0, 0, 10;
    %load/vec4 v0x12b397500_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b397730_0, 0, 1;
    %load/vec4 v0x12b3977d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b397a20_0, 0, 1;
    %load/vec4 v0x12b3975c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v0x12b397670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v0x12b3978c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x12b397970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b397c70_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12b3975c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %load/vec4 v0x12b3978c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.9, 4;
    %load/vec4 v0x12b397970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b397c70_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12b397730_0;
    %load/vec4 v0x12b397a20_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b397c70_0, 0, 32;
T_6.8 ;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x12b3978c0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x12b3975c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.14, 4;
    %load/vec4 v0x12b397670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b397c70_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12b397730_0;
    %load/vec4 v0x12b397a20_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b397c70_0, 0, 32;
T_6.13 ;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x12b3975c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.17, 4;
    %load/vec4 v0x12b397670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x12b397730_0;
    %load/vec4 v0x12b397a20_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b397c70_0, 0, 32;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x12b3978c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.20, 4;
    %load/vec4 v0x12b397970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x12b397730_0;
    %load/vec4 v0x12b397a20_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b397c70_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x12b3975c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3975c0_0, 0, 10;
    %jmp T_6.22;
T_6.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397670_0, 4, 1;
T_6.22 ;
    %load/vec4 v0x12b3978c0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3978c0_0, 0, 10;
    %jmp T_6.24;
T_6.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397970_0, 4, 1;
T_6.24 ;
    %load/vec4 v0x12b397670_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.25, 8;
    %load/vec4 v0x12b397670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b397670_0, 0, 24;
    %load/vec4 v0x12b3975c0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3975c0_0, 0, 10;
T_6.25 ;
    %load/vec4 v0x12b397970_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x12b397970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b397970_0, 0, 24;
    %load/vec4 v0x12b3978c0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3978c0_0, 0, 10;
T_6.27 ;
    %load/vec4 v0x12b397730_0;
    %load/vec4 v0x12b397a20_0;
    %xor;
    %store/vec4 v0x12b397f80_0, 0, 1;
    %load/vec4 v0x12b3975c0_0;
    %load/vec4 v0x12b3978c0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b397e50_0, 0, 10;
    %load/vec4 v0x12b397670_0;
    %pad/u 50;
    %load/vec4 v0x12b397970_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b397bd0_0, 0, 50;
    %load/vec4 v0x12b397bd0_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b397ee0_0, 0, 24;
    %load/vec4 v0x12b397bd0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b397ac0_0, 0, 1;
    %load/vec4 v0x12b397bd0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b397d30_0, 0, 1;
    %load/vec4 v0x12b397bd0_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b397dc0_0, 0, 1;
    %load/vec4 v0x12b397e50_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_6.29, 5;
    %load/vec4 v0x12b397e50_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b397e50_0;
    %sub;
    %add;
    %store/vec4 v0x12b397e50_0, 0, 10;
    %load/vec4 v0x12b397ee0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b397e50_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b397ee0_0, 0, 24;
    %load/vec4 v0x12b397ee0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b397ac0_0, 0, 1;
    %load/vec4 v0x12b397ac0_0;
    %store/vec4 v0x12b397d30_0, 0, 1;
    %load/vec4 v0x12b397dc0_0;
    %load/vec4 v0x12b397d30_0;
    %or;
    %store/vec4 v0x12b397dc0_0, 0, 1;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v0x12b397ee0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.31, 4;
    %load/vec4 v0x12b397e50_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b397e50_0, 0, 10;
    %load/vec4 v0x12b397ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b397ee0_0, 0, 24;
    %load/vec4 v0x12b397ac0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397ee0_0, 4, 1;
    %load/vec4 v0x12b397d30_0;
    %store/vec4 v0x12b397ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b397d30_0, 0, 1;
    %jmp T_6.32;
T_6.31 ;
    %load/vec4 v0x12b397ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.35, 9;
    %load/vec4 v0x12b397d30_0;
    %load/vec4 v0x12b397dc0_0;
    %or;
    %load/vec4 v0x12b397ee0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_6.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.33, 8;
    %load/vec4 v0x12b397ee0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b397ee0_0, 0, 24;
    %load/vec4 v0x12b397ee0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_6.36, 4;
    %load/vec4 v0x12b397e50_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b397e50_0, 0, 10;
T_6.36 ;
T_6.33 ;
T_6.32 ;
T_6.30 ;
    %load/vec4 v0x12b397ee0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 23;
    %load/vec4 v0x12b397e50_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 8;
    %load/vec4 v0x12b397f80_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 1;
    %load/vec4 v0x12b397e50_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.40, 4;
    %load/vec4 v0x12b397ee0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 8;
T_6.38 ;
    %load/vec4 v0x12b397e50_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 8;
    %load/vec4 v0x12b397f80_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b397c70_0, 4, 1;
T_6.41 ;
T_6.19 ;
T_6.16 ;
T_6.11 ;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12b394250;
T_7 ;
Ewait_2 .event/or E_0x12b394420, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x12b396250_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x12b3967e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12b396060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.5, 9;
    %load/vec4 v0x12b3965e0_0;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0x12b3962e0_0;
    %load/vec4 v0x12b396880_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x12b3962e0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x12b396060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x12b3962e0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x12b3965e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x12b396880_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x12b396380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x12b396920_0;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x12b3962e0_0;
    %load/vec4 v0x12b396880_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x12b396380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x12b396420_0;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x12b396920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x12b395f00_0;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x12b395fc0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3960f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3960f0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v0x12b396180_0, 0, 24;
    %load/vec4 v0x12b396530_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b396680_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b396680_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x12b396730_0, 0, 24;
    %load/vec4 v0x12b396530_0;
    %load/vec4 v0x12b395fc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.23, 5;
    %load/vec4 v0x12b395fc0_0;
    %store/vec4 v0x12b396be0_0, 0, 8;
    %load/vec4 v0x12b395fc0_0;
    %load/vec4 v0x12b396530_0;
    %sub;
    %store/vec4 v0x12b3969c0_0, 0, 8;
    %load/vec4 v0x12b396730_0;
    %ix/getv 4, v0x12b3969c0_0;
    %shiftr 4;
    %store/vec4 v0x12b396730_0, 0, 24;
    %jmp T_7.24;
T_7.23 ;
    %load/vec4 v0x12b396530_0;
    %store/vec4 v0x12b396be0_0, 0, 8;
    %load/vec4 v0x12b396530_0;
    %load/vec4 v0x12b395fc0_0;
    %sub;
    %store/vec4 v0x12b3969c0_0, 0, 8;
    %load/vec4 v0x12b396180_0;
    %ix/getv 4, v0x12b3969c0_0;
    %shiftr 4;
    %store/vec4 v0x12b396180_0, 0, 24;
T_7.24 ;
    %load/vec4 v0x12b3962e0_0;
    %load/vec4 v0x12b396880_0;
    %cmp/e;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x12b396180_0;
    %pad/u 25;
    %load/vec4 v0x12b396730_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b396f30_0, 0, 25;
    %load/vec4 v0x12b3962e0_0;
    %store/vec4 v0x12b396e90_0, 0, 1;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v0x12b396730_0;
    %load/vec4 v0x12b396180_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.27, 5;
    %load/vec4 v0x12b396180_0;
    %pad/u 25;
    %load/vec4 v0x12b396730_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b396f30_0, 0, 25;
    %load/vec4 v0x12b3962e0_0;
    %store/vec4 v0x12b396e90_0, 0, 1;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x12b396730_0;
    %pad/u 25;
    %load/vec4 v0x12b396180_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b396f30_0, 0, 25;
    %load/vec4 v0x12b396880_0;
    %store/vec4 v0x12b396e90_0, 0, 1;
T_7.28 ;
T_7.26 ;
    %load/vec4 v0x12b396be0_0;
    %store/vec4 v0x12b396de0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b396c90_0, 0, 1;
    %load/vec4 v0x12b396f30_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %load/vec4 v0x12b396f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b396f30_0, 0, 25;
    %load/vec4 v0x12b396de0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b396de0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b396c90_0, 0, 1;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x12b396f30_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b396c90_0, 0, 1;
T_7.31 ;
T_7.30 ;
    %load/vec4 v0x12b396c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b396b50_0, 0, 32;
T_7.35 ;
    %load/vec4 v0x12b396b50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.36, 5;
    %load/vec4 v0x12b396f30_0;
    %load/vec4 v0x12b396b50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.39, 9;
    %load/vec4 v0x12b396c90_0;
    %nor/r;
    %and;
T_7.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.37, 8;
    %load/vec4 v0x12b396f30_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b396b50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b396f30_0, 0, 25;
    %load/vec4 v0x12b396de0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b396b50_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b396de0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b396c90_0, 0, 1;
T_7.37 ;
    %load/vec4 v0x12b396b50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b396b50_0, 0, 32;
    %jmp T_7.35;
T_7.36 ;
T_7.33 ;
    %load/vec4 v0x12b396f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x12b396de0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x12b396e90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x12b396de0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0x12b396e90_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b396d30_0, 0, 32;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x12b396e90_0;
    %load/vec4 v0x12b396de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b396f30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b396d30_0, 0, 32;
T_7.45 ;
T_7.43 ;
T_7.41 ;
T_7.18 ;
T_7.16 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12b393910;
T_8 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b398b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x12b398360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3984c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b398910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3987d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398d50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12b398870_0;
    %assign/vec4 v0x12b398910_0, 0;
    %load/vec4 v0x12b398730_0;
    %assign/vec4 v0x12b3987d0_0, 0;
    %load/vec4 v0x12b3982d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x12b3989b0_0;
    %assign/vec4 v0x12b398d50_0, 0;
    %load/vec4 v0x12b3989b0_0;
    %assign/vec4 v0x12b398a60_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398a60_0, 0;
T_8.4 ;
    %load/vec4 v0x12b398730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x12b3982d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x12b3989b0_0;
    %assign/vec4 v0x12b398ba0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x12b398d50_0;
    %assign/vec4 v0x12b398ba0_0, 0;
T_8.8 ;
T_8.5 ;
    %load/vec4 v0x12b398870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x12b398430_0;
    %assign/vec4 v0x12b3984c0_0, 0;
    %load/vec4 v0x12b398150_0;
    %assign/vec4 v0x12b398610_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b398910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b398610_0, 0;
T_8.10 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12b39cdf0;
T_9 ;
    %wait E_0x12b39d270;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b39d2c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b39d430_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b39d590_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b39d730_0, 0, 24;
    %load/vec4 v0x12b39d2c0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b39d380_0, 0, 10;
    %load/vec4 v0x12b39d590_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b39d680_0, 0, 10;
    %load/vec4 v0x12b39d2c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b39d4f0_0, 0, 1;
    %load/vec4 v0x12b39d590_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b39d7e0_0, 0, 1;
    %load/vec4 v0x12b39d380_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.3, 4;
    %load/vec4 v0x12b39d430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x12b39d680_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x12b39d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b39da30_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12b39d380_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v0x12b39d680_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.9, 4;
    %load/vec4 v0x12b39d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b39da30_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x12b39d4f0_0;
    %load/vec4 v0x12b39d7e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39da30_0, 0, 32;
T_9.8 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x12b39d680_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %load/vec4 v0x12b39d380_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.14, 4;
    %load/vec4 v0x12b39d430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b39da30_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x12b39d4f0_0;
    %load/vec4 v0x12b39d7e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39da30_0, 0, 32;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x12b39d380_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.17, 4;
    %load/vec4 v0x12b39d430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v0x12b39d4f0_0;
    %load/vec4 v0x12b39d7e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39da30_0, 0, 32;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x12b39d680_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.20, 4;
    %load/vec4 v0x12b39d730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x12b39d4f0_0;
    %load/vec4 v0x12b39d7e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39da30_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x12b39d380_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b39d380_0, 0, 10;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39d430_0, 4, 1;
T_9.22 ;
    %load/vec4 v0x12b39d680_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b39d680_0, 0, 10;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39d730_0, 4, 1;
T_9.24 ;
    %load/vec4 v0x12b39d430_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %load/vec4 v0x12b39d430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b39d430_0, 0, 24;
    %load/vec4 v0x12b39d380_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b39d380_0, 0, 10;
T_9.25 ;
    %load/vec4 v0x12b39d730_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %load/vec4 v0x12b39d730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b39d730_0, 0, 24;
    %load/vec4 v0x12b39d680_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b39d680_0, 0, 10;
T_9.27 ;
    %load/vec4 v0x12b39d4f0_0;
    %load/vec4 v0x12b39d7e0_0;
    %xor;
    %store/vec4 v0x12b39dd40_0, 0, 1;
    %load/vec4 v0x12b39d380_0;
    %load/vec4 v0x12b39d680_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b39dc10_0, 0, 10;
    %load/vec4 v0x12b39d430_0;
    %pad/u 50;
    %load/vec4 v0x12b39d730_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b39d990_0, 0, 50;
    %load/vec4 v0x12b39d990_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b39dca0_0, 0, 24;
    %load/vec4 v0x12b39d990_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b39d880_0, 0, 1;
    %load/vec4 v0x12b39d990_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b39daf0_0, 0, 1;
    %load/vec4 v0x12b39d990_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b39db80_0, 0, 1;
    %load/vec4 v0x12b39dc10_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_9.29, 5;
    %load/vec4 v0x12b39dc10_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b39dc10_0;
    %sub;
    %add;
    %store/vec4 v0x12b39dc10_0, 0, 10;
    %load/vec4 v0x12b39dca0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b39dc10_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b39dca0_0, 0, 24;
    %load/vec4 v0x12b39dca0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b39d880_0, 0, 1;
    %load/vec4 v0x12b39d880_0;
    %store/vec4 v0x12b39daf0_0, 0, 1;
    %load/vec4 v0x12b39db80_0;
    %load/vec4 v0x12b39daf0_0;
    %or;
    %store/vec4 v0x12b39db80_0, 0, 1;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x12b39dca0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.31, 4;
    %load/vec4 v0x12b39dc10_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b39dc10_0, 0, 10;
    %load/vec4 v0x12b39dca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b39dca0_0, 0, 24;
    %load/vec4 v0x12b39d880_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39dca0_0, 4, 1;
    %load/vec4 v0x12b39daf0_0;
    %store/vec4 v0x12b39d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b39daf0_0, 0, 1;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x12b39d880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.35, 9;
    %load/vec4 v0x12b39daf0_0;
    %load/vec4 v0x12b39db80_0;
    %or;
    %load/vec4 v0x12b39dca0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_9.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %load/vec4 v0x12b39dca0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b39dca0_0, 0, 24;
    %load/vec4 v0x12b39dca0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x12b39dc10_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b39dc10_0, 0, 10;
T_9.36 ;
T_9.33 ;
T_9.32 ;
T_9.30 ;
    %load/vec4 v0x12b39dca0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 23;
    %load/vec4 v0x12b39dc10_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 8;
    %load/vec4 v0x12b39dd40_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 1;
    %load/vec4 v0x12b39dc10_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.40, 4;
    %load/vec4 v0x12b39dca0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 8;
T_9.38 ;
    %load/vec4 v0x12b39dc10_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 8;
    %load/vec4 v0x12b39dd40_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b39da30_0, 4, 1;
T_9.41 ;
T_9.19 ;
T_9.16 ;
T_9.11 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12b39a010;
T_10 ;
Ewait_3 .event/or E_0x12b39a1e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x12b39c010_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.2, 8;
    %load/vec4 v0x12b39c5a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.2;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12b39be20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0x12b39c3a0_0;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %load/vec4 v0x12b39c0a0_0;
    %load/vec4 v0x12b39c640_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x12b39c0a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x12b39be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x12b39c0a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x12b39c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0x12b39c640_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x12b39c140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x12b39c6e0_0;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0x12b39c0a0_0;
    %load/vec4 v0x12b39c640_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x12b39c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %load/vec4 v0x12b39c1e0_0;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x12b39c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %load/vec4 v0x12b39bcc0_0;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v0x12b39bd80_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b39beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b39beb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x12b39bf40_0, 0, 24;
    %load/vec4 v0x12b39c2f0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b39c440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b39c440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x12b39c4f0_0, 0, 24;
    %load/vec4 v0x12b39c2f0_0;
    %load/vec4 v0x12b39bd80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.23, 5;
    %load/vec4 v0x12b39bd80_0;
    %store/vec4 v0x12b39c9a0_0, 0, 8;
    %load/vec4 v0x12b39bd80_0;
    %load/vec4 v0x12b39c2f0_0;
    %sub;
    %store/vec4 v0x12b39c780_0, 0, 8;
    %load/vec4 v0x12b39c4f0_0;
    %ix/getv 4, v0x12b39c780_0;
    %shiftr 4;
    %store/vec4 v0x12b39c4f0_0, 0, 24;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x12b39c2f0_0;
    %store/vec4 v0x12b39c9a0_0, 0, 8;
    %load/vec4 v0x12b39c2f0_0;
    %load/vec4 v0x12b39bd80_0;
    %sub;
    %store/vec4 v0x12b39c780_0, 0, 8;
    %load/vec4 v0x12b39bf40_0;
    %ix/getv 4, v0x12b39c780_0;
    %shiftr 4;
    %store/vec4 v0x12b39bf40_0, 0, 24;
T_10.24 ;
    %load/vec4 v0x12b39c0a0_0;
    %load/vec4 v0x12b39c640_0;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0x12b39bf40_0;
    %pad/u 25;
    %load/vec4 v0x12b39c4f0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b39ccf0_0, 0, 25;
    %load/vec4 v0x12b39c0a0_0;
    %store/vec4 v0x12b39cc50_0, 0, 1;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v0x12b39c4f0_0;
    %load/vec4 v0x12b39bf40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.27, 5;
    %load/vec4 v0x12b39bf40_0;
    %pad/u 25;
    %load/vec4 v0x12b39c4f0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b39ccf0_0, 0, 25;
    %load/vec4 v0x12b39c0a0_0;
    %store/vec4 v0x12b39cc50_0, 0, 1;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0x12b39c4f0_0;
    %pad/u 25;
    %load/vec4 v0x12b39bf40_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b39ccf0_0, 0, 25;
    %load/vec4 v0x12b39c640_0;
    %store/vec4 v0x12b39cc50_0, 0, 1;
T_10.28 ;
T_10.26 ;
    %load/vec4 v0x12b39c9a0_0;
    %store/vec4 v0x12b39cba0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b39ca50_0, 0, 1;
    %load/vec4 v0x12b39ccf0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.29, 8;
    %load/vec4 v0x12b39ccf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b39ccf0_0, 0, 25;
    %load/vec4 v0x12b39cba0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b39cba0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b39ca50_0, 0, 1;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x12b39ccf0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b39ca50_0, 0, 1;
T_10.31 ;
T_10.30 ;
    %load/vec4 v0x12b39ca50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b39c910_0, 0, 32;
T_10.35 ;
    %load/vec4 v0x12b39c910_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.36, 5;
    %load/vec4 v0x12b39ccf0_0;
    %load/vec4 v0x12b39c910_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.39, 9;
    %load/vec4 v0x12b39ca50_0;
    %nor/r;
    %and;
T_10.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.37, 8;
    %load/vec4 v0x12b39ccf0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b39c910_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b39ccf0_0, 0, 25;
    %load/vec4 v0x12b39cba0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b39c910_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b39cba0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b39ca50_0, 0, 1;
T_10.37 ;
    %load/vec4 v0x12b39c910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b39c910_0, 0, 32;
    %jmp T_10.35;
T_10.36 ;
T_10.33 ;
    %load/vec4 v0x12b39ccf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v0x12b39cba0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.42, 5;
    %load/vec4 v0x12b39cc50_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0x12b39cba0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x12b39cc50_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b39caf0_0, 0, 32;
    %jmp T_10.45;
T_10.44 ;
    %load/vec4 v0x12b39cc50_0;
    %load/vec4 v0x12b39cba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b39ccf0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b39caf0_0, 0, 32;
T_10.45 ;
T_10.43 ;
T_10.41 ;
T_10.18 ;
T_10.16 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12b3996c0;
T_11 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b39e8b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0x12b39e0f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b39e6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b39e570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39ead0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12b39e610_0;
    %assign/vec4 v0x12b39e6b0_0, 0;
    %load/vec4 v0x12b39e4d0_0;
    %assign/vec4 v0x12b39e570_0, 0;
    %load/vec4 v0x12b39e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %load/vec4 v0x12b39e750_0;
    %assign/vec4 v0x12b39ead0_0, 0;
    %load/vec4 v0x12b39e750_0;
    %assign/vec4 v0x12b39e800_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e800_0, 0;
T_11.4 ;
    %load/vec4 v0x12b39e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x12b39e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x12b39e750_0;
    %assign/vec4 v0x12b39e940_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x12b39ead0_0;
    %assign/vec4 v0x12b39e940_0, 0;
T_11.8 ;
T_11.5 ;
    %load/vec4 v0x12b39e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x12b39e1c0_0;
    %assign/vec4 v0x12b39e250_0, 0;
    %load/vec4 v0x12b39ded0_0;
    %assign/vec4 v0x12b39e3b0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b39e6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b39e3b0_0, 0;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12b3a2de0;
T_12 ;
    %wait E_0x12b3a3260;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a32b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a3420_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a3580_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a3720_0, 0, 24;
    %load/vec4 v0x12b3a32b0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3a3370_0, 0, 10;
    %load/vec4 v0x12b3a3580_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3a3670_0, 0, 10;
    %load/vec4 v0x12b3a32b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3a34e0_0, 0, 1;
    %load/vec4 v0x12b3a3580_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3a37d0_0, 0, 1;
    %load/vec4 v0x12b3a3370_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.3, 4;
    %load/vec4 v0x12b3a3420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.3;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0x12b3a3670_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.4, 4;
    %load/vec4 v0x12b3a3720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12b3a3370_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x12b3a3670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.9, 4;
    %load/vec4 v0x12b3a3720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x12b3a34e0_0;
    %load/vec4 v0x12b3a37d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x12b3a3670_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x12b3a3370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.14, 4;
    %load/vec4 v0x12b3a3420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x12b3a34e0_0;
    %load/vec4 v0x12b3a37d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
T_12.13 ;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x12b3a3370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.17, 4;
    %load/vec4 v0x12b3a3420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x12b3a34e0_0;
    %load/vec4 v0x12b3a37d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x12b3a3670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.20, 4;
    %load/vec4 v0x12b3a3720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x12b3a34e0_0;
    %load/vec4 v0x12b3a37d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a3a20_0, 0, 32;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x12b3a3370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3a3370_0, 0, 10;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3420_0, 4, 1;
T_12.22 ;
    %load/vec4 v0x12b3a3670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3a3670_0, 0, 10;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3720_0, 4, 1;
T_12.24 ;
    %load/vec4 v0x12b3a3420_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.25, 8;
    %load/vec4 v0x12b3a3420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a3420_0, 0, 24;
    %load/vec4 v0x12b3a3370_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a3370_0, 0, 10;
T_12.25 ;
    %load/vec4 v0x12b3a3720_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v0x12b3a3720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a3720_0, 0, 24;
    %load/vec4 v0x12b3a3670_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a3670_0, 0, 10;
T_12.27 ;
    %load/vec4 v0x12b3a34e0_0;
    %load/vec4 v0x12b3a37d0_0;
    %xor;
    %store/vec4 v0x12b3a3d30_0, 0, 1;
    %load/vec4 v0x12b3a3370_0;
    %load/vec4 v0x12b3a3670_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3a3c00_0, 0, 10;
    %load/vec4 v0x12b3a3420_0;
    %pad/u 50;
    %load/vec4 v0x12b3a3720_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3a3980_0, 0, 50;
    %load/vec4 v0x12b3a3980_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3a3c90_0, 0, 24;
    %load/vec4 v0x12b3a3980_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3a3870_0, 0, 1;
    %load/vec4 v0x12b3a3980_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3a3ae0_0, 0, 1;
    %load/vec4 v0x12b3a3980_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3a3b70_0, 0, 1;
    %load/vec4 v0x12b3a3c00_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_12.29, 5;
    %load/vec4 v0x12b3a3c00_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3a3c00_0;
    %sub;
    %add;
    %store/vec4 v0x12b3a3c00_0, 0, 10;
    %load/vec4 v0x12b3a3c90_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3a3c00_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3a3c90_0, 0, 24;
    %load/vec4 v0x12b3a3c90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3a3870_0, 0, 1;
    %load/vec4 v0x12b3a3870_0;
    %store/vec4 v0x12b3a3ae0_0, 0, 1;
    %load/vec4 v0x12b3a3b70_0;
    %load/vec4 v0x12b3a3ae0_0;
    %or;
    %store/vec4 v0x12b3a3b70_0, 0, 1;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v0x12b3a3c90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x12b3a3c00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a3c00_0, 0, 10;
    %load/vec4 v0x12b3a3c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a3c90_0, 0, 24;
    %load/vec4 v0x12b3a3870_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3c90_0, 4, 1;
    %load/vec4 v0x12b3a3ae0_0;
    %store/vec4 v0x12b3a3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3a3ae0_0, 0, 1;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x12b3a3870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.35, 9;
    %load/vec4 v0x12b3a3ae0_0;
    %load/vec4 v0x12b3a3b70_0;
    %or;
    %load/vec4 v0x12b3a3c90_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_12.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.33, 8;
    %load/vec4 v0x12b3a3c90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3a3c90_0, 0, 24;
    %load/vec4 v0x12b3a3c90_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_12.36, 4;
    %load/vec4 v0x12b3a3c00_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3a3c00_0, 0, 10;
T_12.36 ;
T_12.33 ;
T_12.32 ;
T_12.30 ;
    %load/vec4 v0x12b3a3c90_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 23;
    %load/vec4 v0x12b3a3c00_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 8;
    %load/vec4 v0x12b3a3d30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 1;
    %load/vec4 v0x12b3a3c00_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %load/vec4 v0x12b3a3c90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 8;
T_12.38 ;
    %load/vec4 v0x12b3a3c00_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 8;
    %load/vec4 v0x12b3a3d30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a3a20_0, 4, 1;
T_12.41 ;
T_12.19 ;
T_12.16 ;
T_12.11 ;
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12b3a0000;
T_13 ;
Ewait_4 .event/or E_0x12b3a01d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x12b3a2000_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x12b3a2590_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12b3a1e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.5, 9;
    %load/vec4 v0x12b3a2390_0;
    %and;
T_13.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x12b3a2090_0;
    %load/vec4 v0x12b3a2630_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.6, 8;
    %load/vec4 v0x12b3a2090_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x12b3a1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x12b3a2090_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x12b3a2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0x12b3a2630_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x12b3a2130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.14, 9;
    %load/vec4 v0x12b3a26d0_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x12b3a2090_0;
    %load/vec4 v0x12b3a2630_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x12b3a2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0x12b3a21d0_0;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x12b3a26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0x12b3a1cb0_0;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x12b3a1d70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a1ea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3a1ea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %store/vec4 v0x12b3a1f30_0, 0, 24;
    %load/vec4 v0x12b3a22e0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a2430_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3a2430_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %store/vec4 v0x12b3a24e0_0, 0, 24;
    %load/vec4 v0x12b3a22e0_0;
    %load/vec4 v0x12b3a1d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.23, 5;
    %load/vec4 v0x12b3a1d70_0;
    %store/vec4 v0x12b3a2990_0, 0, 8;
    %load/vec4 v0x12b3a1d70_0;
    %load/vec4 v0x12b3a22e0_0;
    %sub;
    %store/vec4 v0x12b3a2770_0, 0, 8;
    %load/vec4 v0x12b3a24e0_0;
    %ix/getv 4, v0x12b3a2770_0;
    %shiftr 4;
    %store/vec4 v0x12b3a24e0_0, 0, 24;
    %jmp T_13.24;
T_13.23 ;
    %load/vec4 v0x12b3a22e0_0;
    %store/vec4 v0x12b3a2990_0, 0, 8;
    %load/vec4 v0x12b3a22e0_0;
    %load/vec4 v0x12b3a1d70_0;
    %sub;
    %store/vec4 v0x12b3a2770_0, 0, 8;
    %load/vec4 v0x12b3a1f30_0;
    %ix/getv 4, v0x12b3a2770_0;
    %shiftr 4;
    %store/vec4 v0x12b3a1f30_0, 0, 24;
T_13.24 ;
    %load/vec4 v0x12b3a2090_0;
    %load/vec4 v0x12b3a2630_0;
    %cmp/e;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x12b3a1f30_0;
    %pad/u 25;
    %load/vec4 v0x12b3a24e0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3a2ce0_0, 0, 25;
    %load/vec4 v0x12b3a2090_0;
    %store/vec4 v0x12b3a2c40_0, 0, 1;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x12b3a24e0_0;
    %load/vec4 v0x12b3a1f30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_13.27, 5;
    %load/vec4 v0x12b3a1f30_0;
    %pad/u 25;
    %load/vec4 v0x12b3a24e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3a2ce0_0, 0, 25;
    %load/vec4 v0x12b3a2090_0;
    %store/vec4 v0x12b3a2c40_0, 0, 1;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x12b3a24e0_0;
    %pad/u 25;
    %load/vec4 v0x12b3a1f30_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3a2ce0_0, 0, 25;
    %load/vec4 v0x12b3a2630_0;
    %store/vec4 v0x12b3a2c40_0, 0, 1;
T_13.28 ;
T_13.26 ;
    %load/vec4 v0x12b3a2990_0;
    %store/vec4 v0x12b3a2b90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3a2a40_0, 0, 1;
    %load/vec4 v0x12b3a2ce0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x12b3a2ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3a2ce0_0, 0, 25;
    %load/vec4 v0x12b3a2b90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3a2b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a2a40_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x12b3a2ce0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a2a40_0, 0, 1;
T_13.31 ;
T_13.30 ;
    %load/vec4 v0x12b3a2a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3a2900_0, 0, 32;
T_13.35 ;
    %load/vec4 v0x12b3a2900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_13.36, 5;
    %load/vec4 v0x12b3a2ce0_0;
    %load/vec4 v0x12b3a2900_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.39, 9;
    %load/vec4 v0x12b3a2a40_0;
    %nor/r;
    %and;
T_13.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %load/vec4 v0x12b3a2ce0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3a2900_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3a2ce0_0, 0, 25;
    %load/vec4 v0x12b3a2b90_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3a2900_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3a2b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a2a40_0, 0, 1;
T_13.37 ;
    %load/vec4 v0x12b3a2900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3a2900_0, 0, 32;
    %jmp T_13.35;
T_13.36 ;
T_13.33 ;
    %load/vec4 v0x12b3a2ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.41;
T_13.40 ;
    %load/vec4 v0x12b3a2b90_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.42, 5;
    %load/vec4 v0x12b3a2c40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.43;
T_13.42 ;
    %load/vec4 v0x12b3a2b90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.44, 4;
    %load/vec4 v0x12b3a2c40_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x12b3a2c40_0;
    %load/vec4 v0x12b3a2b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3a2ce0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a2ae0_0, 0, 32;
T_13.45 ;
T_13.43 ;
T_13.41 ;
T_13.18 ;
T_13.16 ;
T_13.13 ;
T_13.11 ;
T_13.9 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12b39f6b0;
T_14 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3a48e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0x12b3a4130_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a4290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a43e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a4830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3a46e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3a45a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a49f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a4b80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12b3a4640_0;
    %assign/vec4 v0x12b3a46e0_0, 0;
    %load/vec4 v0x12b3a4500_0;
    %assign/vec4 v0x12b3a45a0_0, 0;
    %load/vec4 v0x12b3a40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.3, 8;
    %load/vec4 v0x12b3a4780_0;
    %assign/vec4 v0x12b3a4b80_0, 0;
    %load/vec4 v0x12b3a4780_0;
    %assign/vec4 v0x12b3a4830_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a4830_0, 0;
T_14.4 ;
    %load/vec4 v0x12b3a4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v0x12b3a40a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %load/vec4 v0x12b3a4780_0;
    %assign/vec4 v0x12b3a49f0_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0x12b3a4b80_0;
    %assign/vec4 v0x12b3a49f0_0, 0;
T_14.8 ;
T_14.5 ;
    %load/vec4 v0x12b3a4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %load/vec4 v0x12b3a4200_0;
    %assign/vec4 v0x12b3a4290_0, 0;
    %load/vec4 v0x12b3a3f40_0;
    %assign/vec4 v0x12b3a43e0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3a46e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3a43e0_0, 0;
T_14.10 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12b3a8be0;
T_15 ;
    %wait E_0x12b3a9060;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a90b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a9220_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a9380_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a9520_0, 0, 24;
    %load/vec4 v0x12b3a90b0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3a9170_0, 0, 10;
    %load/vec4 v0x12b3a9380_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3a9470_0, 0, 10;
    %load/vec4 v0x12b3a90b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3a92e0_0, 0, 1;
    %load/vec4 v0x12b3a9380_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3a95d0_0, 0, 1;
    %load/vec4 v0x12b3a9170_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.3, 4;
    %load/vec4 v0x12b3a9220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x12b3a9470_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.4, 4;
    %load/vec4 v0x12b3a9520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a9820_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12b3a9170_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.5, 4;
    %load/vec4 v0x12b3a9470_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.9, 4;
    %load/vec4 v0x12b3a9520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a9820_0, 0, 32;
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x12b3a92e0_0;
    %load/vec4 v0x12b3a95d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a9820_0, 0, 32;
T_15.8 ;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v0x12b3a9470_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x12b3a9170_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x12b3a9220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3a9820_0, 0, 32;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x12b3a92e0_0;
    %load/vec4 v0x12b3a95d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a9820_0, 0, 32;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x12b3a9170_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.17, 4;
    %load/vec4 v0x12b3a9220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %load/vec4 v0x12b3a92e0_0;
    %load/vec4 v0x12b3a95d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a9820_0, 0, 32;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x12b3a9470_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.20, 4;
    %load/vec4 v0x12b3a9520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %load/vec4 v0x12b3a92e0_0;
    %load/vec4 v0x12b3a95d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a9820_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x12b3a9170_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3a9170_0, 0, 10;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9220_0, 4, 1;
T_15.22 ;
    %load/vec4 v0x12b3a9470_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_15.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3a9470_0, 0, 10;
    %jmp T_15.24;
T_15.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9520_0, 4, 1;
T_15.24 ;
    %load/vec4 v0x12b3a9220_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.25, 8;
    %load/vec4 v0x12b3a9220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a9220_0, 0, 24;
    %load/vec4 v0x12b3a9170_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a9170_0, 0, 10;
T_15.25 ;
    %load/vec4 v0x12b3a9520_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.27, 8;
    %load/vec4 v0x12b3a9520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a9520_0, 0, 24;
    %load/vec4 v0x12b3a9470_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a9470_0, 0, 10;
T_15.27 ;
    %load/vec4 v0x12b3a92e0_0;
    %load/vec4 v0x12b3a95d0_0;
    %xor;
    %store/vec4 v0x12b3a9b30_0, 0, 1;
    %load/vec4 v0x12b3a9170_0;
    %load/vec4 v0x12b3a9470_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3a9a00_0, 0, 10;
    %load/vec4 v0x12b3a9220_0;
    %pad/u 50;
    %load/vec4 v0x12b3a9520_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3a9780_0, 0, 50;
    %load/vec4 v0x12b3a9780_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3a9a90_0, 0, 24;
    %load/vec4 v0x12b3a9780_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3a9670_0, 0, 1;
    %load/vec4 v0x12b3a9780_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3a98e0_0, 0, 1;
    %load/vec4 v0x12b3a9780_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3a9970_0, 0, 1;
    %load/vec4 v0x12b3a9a00_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_15.29, 5;
    %load/vec4 v0x12b3a9a00_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3a9a00_0;
    %sub;
    %add;
    %store/vec4 v0x12b3a9a00_0, 0, 10;
    %load/vec4 v0x12b3a9a90_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3a9a00_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3a9a90_0, 0, 24;
    %load/vec4 v0x12b3a9a90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3a9670_0, 0, 1;
    %load/vec4 v0x12b3a9670_0;
    %store/vec4 v0x12b3a98e0_0, 0, 1;
    %load/vec4 v0x12b3a9970_0;
    %load/vec4 v0x12b3a98e0_0;
    %or;
    %store/vec4 v0x12b3a9970_0, 0, 1;
    %jmp T_15.30;
T_15.29 ;
    %load/vec4 v0x12b3a9a90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.31, 4;
    %load/vec4 v0x12b3a9a00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3a9a00_0, 0, 10;
    %load/vec4 v0x12b3a9a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3a9a90_0, 0, 24;
    %load/vec4 v0x12b3a9670_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9a90_0, 4, 1;
    %load/vec4 v0x12b3a98e0_0;
    %store/vec4 v0x12b3a9670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3a98e0_0, 0, 1;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v0x12b3a9670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.35, 9;
    %load/vec4 v0x12b3a98e0_0;
    %load/vec4 v0x12b3a9970_0;
    %or;
    %load/vec4 v0x12b3a9a90_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_15.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %load/vec4 v0x12b3a9a90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3a9a90_0, 0, 24;
    %load/vec4 v0x12b3a9a90_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_15.36, 4;
    %load/vec4 v0x12b3a9a00_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3a9a00_0, 0, 10;
T_15.36 ;
T_15.33 ;
T_15.32 ;
T_15.30 ;
    %load/vec4 v0x12b3a9a90_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 23;
    %load/vec4 v0x12b3a9a00_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 8;
    %load/vec4 v0x12b3a9b30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 1;
    %load/vec4 v0x12b3a9a00_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.40, 4;
    %load/vec4 v0x12b3a9a90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 8;
T_15.38 ;
    %load/vec4 v0x12b3a9a00_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 8;
    %load/vec4 v0x12b3a9b30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3a9820_0, 4, 1;
T_15.41 ;
T_15.19 ;
T_15.16 ;
T_15.11 ;
T_15.6 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12b3a5e00;
T_16 ;
Ewait_5 .event/or E_0x12b3a5fd0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x12b3a7e00_0;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x12b3a8390_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12b3a7c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0x12b3a8190_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.3, 8;
    %load/vec4 v0x12b3a7e90_0;
    %load/vec4 v0x12b3a8430_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_16.6, 8;
    %load/vec4 v0x12b3a7e90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_16.7, 8;
T_16.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_16.7, 8;
 ; End of false expr.
    %blend;
T_16.7;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x12b3a7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x12b3a7e90_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x12b3a8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x12b3a8430_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x12b3a7f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.14, 9;
    %load/vec4 v0x12b3a84d0_0;
    %and;
T_16.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %load/vec4 v0x12b3a7e90_0;
    %load/vec4 v0x12b3a8430_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x12b3a7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v0x12b3a7fd0_0;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x12b3a84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v0x12b3a7ab0_0;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x12b3a7b70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a7ca0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.20, 8;
T_16.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3a7ca0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.20, 8;
 ; End of false expr.
    %blend;
T_16.20;
    %store/vec4 v0x12b3a7d30_0, 0, 24;
    %load/vec4 v0x12b3a80e0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3a8230_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.22, 8;
T_16.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3a8230_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.22, 8;
 ; End of false expr.
    %blend;
T_16.22;
    %store/vec4 v0x12b3a82e0_0, 0, 24;
    %load/vec4 v0x12b3a80e0_0;
    %load/vec4 v0x12b3a7b70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.23, 5;
    %load/vec4 v0x12b3a7b70_0;
    %store/vec4 v0x12b3a8790_0, 0, 8;
    %load/vec4 v0x12b3a7b70_0;
    %load/vec4 v0x12b3a80e0_0;
    %sub;
    %store/vec4 v0x12b3a8570_0, 0, 8;
    %load/vec4 v0x12b3a82e0_0;
    %ix/getv 4, v0x12b3a8570_0;
    %shiftr 4;
    %store/vec4 v0x12b3a82e0_0, 0, 24;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x12b3a80e0_0;
    %store/vec4 v0x12b3a8790_0, 0, 8;
    %load/vec4 v0x12b3a80e0_0;
    %load/vec4 v0x12b3a7b70_0;
    %sub;
    %store/vec4 v0x12b3a8570_0, 0, 8;
    %load/vec4 v0x12b3a7d30_0;
    %ix/getv 4, v0x12b3a8570_0;
    %shiftr 4;
    %store/vec4 v0x12b3a7d30_0, 0, 24;
T_16.24 ;
    %load/vec4 v0x12b3a7e90_0;
    %load/vec4 v0x12b3a8430_0;
    %cmp/e;
    %jmp/0xz  T_16.25, 4;
    %load/vec4 v0x12b3a7d30_0;
    %pad/u 25;
    %load/vec4 v0x12b3a82e0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3a8ae0_0, 0, 25;
    %load/vec4 v0x12b3a7e90_0;
    %store/vec4 v0x12b3a8a40_0, 0, 1;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x12b3a82e0_0;
    %load/vec4 v0x12b3a7d30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.27, 5;
    %load/vec4 v0x12b3a7d30_0;
    %pad/u 25;
    %load/vec4 v0x12b3a82e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3a8ae0_0, 0, 25;
    %load/vec4 v0x12b3a7e90_0;
    %store/vec4 v0x12b3a8a40_0, 0, 1;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x12b3a82e0_0;
    %pad/u 25;
    %load/vec4 v0x12b3a7d30_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3a8ae0_0, 0, 25;
    %load/vec4 v0x12b3a8430_0;
    %store/vec4 v0x12b3a8a40_0, 0, 1;
T_16.28 ;
T_16.26 ;
    %load/vec4 v0x12b3a8790_0;
    %store/vec4 v0x12b3a8990_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3a8840_0, 0, 1;
    %load/vec4 v0x12b3a8ae0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.29, 8;
    %load/vec4 v0x12b3a8ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3a8ae0_0, 0, 25;
    %load/vec4 v0x12b3a8990_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3a8990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a8840_0, 0, 1;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x12b3a8ae0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a8840_0, 0, 1;
T_16.31 ;
T_16.30 ;
    %load/vec4 v0x12b3a8840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3a8700_0, 0, 32;
T_16.35 ;
    %load/vec4 v0x12b3a8700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_16.36, 5;
    %load/vec4 v0x12b3a8ae0_0;
    %load/vec4 v0x12b3a8700_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.39, 9;
    %load/vec4 v0x12b3a8840_0;
    %nor/r;
    %and;
T_16.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.37, 8;
    %load/vec4 v0x12b3a8ae0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3a8700_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3a8ae0_0, 0, 25;
    %load/vec4 v0x12b3a8990_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3a8700_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3a8990_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3a8840_0, 0, 1;
T_16.37 ;
    %load/vec4 v0x12b3a8700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3a8700_0, 0, 32;
    %jmp T_16.35;
T_16.36 ;
T_16.33 ;
    %load/vec4 v0x12b3a8ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.41;
T_16.40 ;
    %load/vec4 v0x12b3a8990_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.42, 5;
    %load/vec4 v0x12b3a8a40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.43;
T_16.42 ;
    %load/vec4 v0x12b3a8990_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_16.44, 4;
    %load/vec4 v0x12b3a8a40_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3a88e0_0, 0, 32;
    %jmp T_16.45;
T_16.44 ;
    %load/vec4 v0x12b3a8a40_0;
    %load/vec4 v0x12b3a8990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3a8ae0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3a88e0_0, 0, 32;
T_16.45 ;
T_16.43 ;
T_16.41 ;
T_16.18 ;
T_16.16 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12b3a54b0;
T_17 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3aa6a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x12b3a9ee0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3aa4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3aa360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa8c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12b3aa400_0;
    %assign/vec4 v0x12b3aa4a0_0, 0;
    %load/vec4 v0x12b3aa2c0_0;
    %assign/vec4 v0x12b3aa360_0, 0;
    %load/vec4 v0x12b3a9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x12b3aa540_0;
    %assign/vec4 v0x12b3aa8c0_0, 0;
    %load/vec4 v0x12b3aa540_0;
    %assign/vec4 v0x12b3aa5f0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa5f0_0, 0;
T_17.4 ;
    %load/vec4 v0x12b3aa2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x12b3a9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x12b3aa540_0;
    %assign/vec4 v0x12b3aa730_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x12b3aa8c0_0;
    %assign/vec4 v0x12b3aa730_0, 0;
T_17.8 ;
T_17.5 ;
    %load/vec4 v0x12b3aa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %load/vec4 v0x12b3a9fb0_0;
    %assign/vec4 v0x12b3aa040_0, 0;
    %load/vec4 v0x12b3a9cc0_0;
    %assign/vec4 v0x12b3aa1a0_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3aa4a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aa1a0_0, 0;
T_17.10 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12b3ae970;
T_18 ;
    %wait E_0x12b3aedf0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3aee40_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3aefb0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3af110_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3af2b0_0, 0, 24;
    %load/vec4 v0x12b3aee40_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3aef00_0, 0, 10;
    %load/vec4 v0x12b3af110_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3af200_0, 0, 10;
    %load/vec4 v0x12b3aee40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3af070_0, 0, 1;
    %load/vec4 v0x12b3af110_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3af360_0, 0, 1;
    %load/vec4 v0x12b3aef00_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.3, 4;
    %load/vec4 v0x12b3aefb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0x12b3af200_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.4, 4;
    %load/vec4 v0x12b3af2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12b3aef00_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x12b3af200_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.9, 4;
    %load/vec4 v0x12b3af2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x12b3af070_0;
    %load/vec4 v0x12b3af360_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
T_18.8 ;
    %jmp T_18.6;
T_18.5 ;
    %load/vec4 v0x12b3af200_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_18.10, 4;
    %load/vec4 v0x12b3aef00_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.14, 4;
    %load/vec4 v0x12b3aefb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x12b3af070_0;
    %load/vec4 v0x12b3af360_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
T_18.13 ;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x12b3aef00_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.17, 4;
    %load/vec4 v0x12b3aefb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.15, 8;
    %load/vec4 v0x12b3af070_0;
    %load/vec4 v0x12b3af360_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
    %jmp T_18.16;
T_18.15 ;
    %load/vec4 v0x12b3af200_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.20, 4;
    %load/vec4 v0x12b3af2b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x12b3af070_0;
    %load/vec4 v0x12b3af360_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3af5b0_0, 0, 32;
    %jmp T_18.19;
T_18.18 ;
    %load/vec4 v0x12b3aef00_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3aef00_0, 0, 10;
    %jmp T_18.22;
T_18.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3aefb0_0, 4, 1;
T_18.22 ;
    %load/vec4 v0x12b3af200_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_18.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3af200_0, 0, 10;
    %jmp T_18.24;
T_18.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af2b0_0, 4, 1;
T_18.24 ;
    %load/vec4 v0x12b3aefb0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.25, 8;
    %load/vec4 v0x12b3aefb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3aefb0_0, 0, 24;
    %load/vec4 v0x12b3aef00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3aef00_0, 0, 10;
T_18.25 ;
    %load/vec4 v0x12b3af2b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.27, 8;
    %load/vec4 v0x12b3af2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3af2b0_0, 0, 24;
    %load/vec4 v0x12b3af200_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3af200_0, 0, 10;
T_18.27 ;
    %load/vec4 v0x12b3af070_0;
    %load/vec4 v0x12b3af360_0;
    %xor;
    %store/vec4 v0x12b3af8c0_0, 0, 1;
    %load/vec4 v0x12b3aef00_0;
    %load/vec4 v0x12b3af200_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3af790_0, 0, 10;
    %load/vec4 v0x12b3aefb0_0;
    %pad/u 50;
    %load/vec4 v0x12b3af2b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3af510_0, 0, 50;
    %load/vec4 v0x12b3af510_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3af820_0, 0, 24;
    %load/vec4 v0x12b3af510_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3af400_0, 0, 1;
    %load/vec4 v0x12b3af510_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3af670_0, 0, 1;
    %load/vec4 v0x12b3af510_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3af700_0, 0, 1;
    %load/vec4 v0x12b3af790_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_18.29, 5;
    %load/vec4 v0x12b3af790_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3af790_0;
    %sub;
    %add;
    %store/vec4 v0x12b3af790_0, 0, 10;
    %load/vec4 v0x12b3af820_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3af790_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3af820_0, 0, 24;
    %load/vec4 v0x12b3af820_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3af400_0, 0, 1;
    %load/vec4 v0x12b3af400_0;
    %store/vec4 v0x12b3af670_0, 0, 1;
    %load/vec4 v0x12b3af700_0;
    %load/vec4 v0x12b3af670_0;
    %or;
    %store/vec4 v0x12b3af700_0, 0, 1;
    %jmp T_18.30;
T_18.29 ;
    %load/vec4 v0x12b3af820_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.31, 4;
    %load/vec4 v0x12b3af790_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3af790_0, 0, 10;
    %load/vec4 v0x12b3af820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3af820_0, 0, 24;
    %load/vec4 v0x12b3af400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af820_0, 4, 1;
    %load/vec4 v0x12b3af670_0;
    %store/vec4 v0x12b3af400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3af670_0, 0, 1;
    %jmp T_18.32;
T_18.31 ;
    %load/vec4 v0x12b3af400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.35, 9;
    %load/vec4 v0x12b3af670_0;
    %load/vec4 v0x12b3af700_0;
    %or;
    %load/vec4 v0x12b3af820_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_18.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.33, 8;
    %load/vec4 v0x12b3af820_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3af820_0, 0, 24;
    %load/vec4 v0x12b3af820_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_18.36, 4;
    %load/vec4 v0x12b3af790_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3af790_0, 0, 10;
T_18.36 ;
T_18.33 ;
T_18.32 ;
T_18.30 ;
    %load/vec4 v0x12b3af820_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 23;
    %load/vec4 v0x12b3af790_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 8;
    %load/vec4 v0x12b3af8c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 1;
    %load/vec4 v0x12b3af790_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_18.40, 4;
    %load/vec4 v0x12b3af820_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 8;
T_18.38 ;
    %load/vec4 v0x12b3af790_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 8;
    %load/vec4 v0x12b3af8c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3af5b0_0, 4, 1;
T_18.41 ;
T_18.19 ;
T_18.16 ;
T_18.11 ;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x12b3abb90;
T_19 ;
Ewait_6 .event/or E_0x12b3abd60, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x12b3adb90_0;
    %flag_set/vec4 8;
    %jmp/1 T_19.2, 8;
    %load/vec4 v0x12b3ae120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.2;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x12b3ad9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.5, 9;
    %load/vec4 v0x12b3adf20_0;
    %and;
T_19.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %load/vec4 v0x12b3adc20_0;
    %load/vec4 v0x12b3ae1c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x12b3adc20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x12b3ad9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x12b3adc20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x12b3adf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x12b3ae1c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x12b3adcc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.14, 9;
    %load/vec4 v0x12b3ae260_0;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x12b3adc20_0;
    %load/vec4 v0x12b3ae1c0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0x12b3adcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %load/vec4 v0x12b3add60_0;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.16;
T_19.15 ;
    %load/vec4 v0x12b3ae260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %load/vec4 v0x12b3ad840_0;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.18;
T_19.17 ;
    %load/vec4 v0x12b3ad900_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3ada30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.20, 8;
T_19.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3ada30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.20, 8;
 ; End of false expr.
    %blend;
T_19.20;
    %store/vec4 v0x12b3adac0_0, 0, 24;
    %load/vec4 v0x12b3ade70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_19.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3adfc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_19.22, 8;
T_19.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3adfc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_19.22, 8;
 ; End of false expr.
    %blend;
T_19.22;
    %store/vec4 v0x12b3ae070_0, 0, 24;
    %load/vec4 v0x12b3ade70_0;
    %load/vec4 v0x12b3ad900_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.23, 5;
    %load/vec4 v0x12b3ad900_0;
    %store/vec4 v0x12b3ae520_0, 0, 8;
    %load/vec4 v0x12b3ad900_0;
    %load/vec4 v0x12b3ade70_0;
    %sub;
    %store/vec4 v0x12b3ae300_0, 0, 8;
    %load/vec4 v0x12b3ae070_0;
    %ix/getv 4, v0x12b3ae300_0;
    %shiftr 4;
    %store/vec4 v0x12b3ae070_0, 0, 24;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x12b3ade70_0;
    %store/vec4 v0x12b3ae520_0, 0, 8;
    %load/vec4 v0x12b3ade70_0;
    %load/vec4 v0x12b3ad900_0;
    %sub;
    %store/vec4 v0x12b3ae300_0, 0, 8;
    %load/vec4 v0x12b3adac0_0;
    %ix/getv 4, v0x12b3ae300_0;
    %shiftr 4;
    %store/vec4 v0x12b3adac0_0, 0, 24;
T_19.24 ;
    %load/vec4 v0x12b3adc20_0;
    %load/vec4 v0x12b3ae1c0_0;
    %cmp/e;
    %jmp/0xz  T_19.25, 4;
    %load/vec4 v0x12b3adac0_0;
    %pad/u 25;
    %load/vec4 v0x12b3ae070_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3ae870_0, 0, 25;
    %load/vec4 v0x12b3adc20_0;
    %store/vec4 v0x12b3ae7d0_0, 0, 1;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x12b3ae070_0;
    %load/vec4 v0x12b3adac0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.27, 5;
    %load/vec4 v0x12b3adac0_0;
    %pad/u 25;
    %load/vec4 v0x12b3ae070_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3ae870_0, 0, 25;
    %load/vec4 v0x12b3adc20_0;
    %store/vec4 v0x12b3ae7d0_0, 0, 1;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x12b3ae070_0;
    %pad/u 25;
    %load/vec4 v0x12b3adac0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3ae870_0, 0, 25;
    %load/vec4 v0x12b3ae1c0_0;
    %store/vec4 v0x12b3ae7d0_0, 0, 1;
T_19.28 ;
T_19.26 ;
    %load/vec4 v0x12b3ae520_0;
    %store/vec4 v0x12b3ae720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3ae5d0_0, 0, 1;
    %load/vec4 v0x12b3ae870_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.29, 8;
    %load/vec4 v0x12b3ae870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3ae870_0, 0, 25;
    %load/vec4 v0x12b3ae720_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3ae720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ae5d0_0, 0, 1;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x12b3ae870_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ae5d0_0, 0, 1;
T_19.31 ;
T_19.30 ;
    %load/vec4 v0x12b3ae5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3ae490_0, 0, 32;
T_19.35 ;
    %load/vec4 v0x12b3ae490_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.36, 5;
    %load/vec4 v0x12b3ae870_0;
    %load/vec4 v0x12b3ae490_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.39, 9;
    %load/vec4 v0x12b3ae5d0_0;
    %nor/r;
    %and;
T_19.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.37, 8;
    %load/vec4 v0x12b3ae870_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3ae490_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3ae870_0, 0, 25;
    %load/vec4 v0x12b3ae720_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3ae490_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3ae720_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ae5d0_0, 0, 1;
T_19.37 ;
    %load/vec4 v0x12b3ae490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3ae490_0, 0, 32;
    %jmp T_19.35;
T_19.36 ;
T_19.33 ;
    %load/vec4 v0x12b3ae870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.41;
T_19.40 ;
    %load/vec4 v0x12b3ae720_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.42, 5;
    %load/vec4 v0x12b3ae7d0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.43;
T_19.42 ;
    %load/vec4 v0x12b3ae720_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_19.44, 4;
    %load/vec4 v0x12b3ae7d0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ae670_0, 0, 32;
    %jmp T_19.45;
T_19.44 ;
    %load/vec4 v0x12b3ae7d0_0;
    %load/vec4 v0x12b3ae720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3ae870_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3ae670_0, 0, 32;
T_19.45 ;
T_19.43 ;
T_19.41 ;
T_19.18 ;
T_19.16 ;
T_19.13 ;
T_19.11 ;
T_19.9 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12b3ab250;
T_20 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3b0430_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.2, 8;
    %load/vec4 v0x12b3afc70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.2;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3afdd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aff30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b0380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b0230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b00f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b04c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b0650_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x12b3b0190_0;
    %assign/vec4 v0x12b3b0230_0, 0;
    %load/vec4 v0x12b3b0050_0;
    %assign/vec4 v0x12b3b00f0_0, 0;
    %load/vec4 v0x12b3afbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.3, 8;
    %load/vec4 v0x12b3b02d0_0;
    %assign/vec4 v0x12b3b0650_0, 0;
    %load/vec4 v0x12b3b02d0_0;
    %assign/vec4 v0x12b3b0380_0, 0;
    %jmp T_20.4;
T_20.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b0380_0, 0;
T_20.4 ;
    %load/vec4 v0x12b3b0050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x12b3afbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x12b3b02d0_0;
    %assign/vec4 v0x12b3b04c0_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %load/vec4 v0x12b3b0650_0;
    %assign/vec4 v0x12b3b04c0_0, 0;
T_20.8 ;
T_20.5 ;
    %load/vec4 v0x12b3b0190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %load/vec4 v0x12b3afd40_0;
    %assign/vec4 v0x12b3afdd0_0, 0;
    %load/vec4 v0x12b3afa50_0;
    %assign/vec4 v0x12b3aff30_0, 0;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b0230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3aff30_0, 0;
T_20.10 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12b3b46f0;
T_21 ;
    %wait E_0x12b3b4b70;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b4bc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3b4d30_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b4e90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3b5030_0, 0, 24;
    %load/vec4 v0x12b3b4bc0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3b4c80_0, 0, 10;
    %load/vec4 v0x12b3b4e90_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3b4f80_0, 0, 10;
    %load/vec4 v0x12b3b4bc0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3b4df0_0, 0, 1;
    %load/vec4 v0x12b3b4e90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3b50e0_0, 0, 1;
    %load/vec4 v0x12b3b4c80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.3, 4;
    %load/vec4 v0x12b3b4d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.3;
    %flag_set/vec4 8;
    %jmp/1 T_21.2, 8;
    %load/vec4 v0x12b3b4f80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0x12b3b5030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_21.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.2;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3b5330_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12b3b4c80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x12b3b4f80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.9, 4;
    %load/vec4 v0x12b3b5030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3b5330_0, 0, 32;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x12b3b4df0_0;
    %load/vec4 v0x12b3b50e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b5330_0, 0, 32;
T_21.8 ;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x12b3b4f80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %load/vec4 v0x12b3b4c80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v0x12b3b4d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3b5330_0, 0, 32;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v0x12b3b4df0_0;
    %load/vec4 v0x12b3b50e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b5330_0, 0, 32;
T_21.13 ;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x12b3b4c80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.17, 4;
    %load/vec4 v0x12b3b4d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v0x12b3b4df0_0;
    %load/vec4 v0x12b3b50e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b5330_0, 0, 32;
    %jmp T_21.16;
T_21.15 ;
    %load/vec4 v0x12b3b4f80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.20, 4;
    %load/vec4 v0x12b3b5030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %load/vec4 v0x12b3b4df0_0;
    %load/vec4 v0x12b3b50e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b5330_0, 0, 32;
    %jmp T_21.19;
T_21.18 ;
    %load/vec4 v0x12b3b4c80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3b4c80_0, 0, 10;
    %jmp T_21.22;
T_21.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b4d30_0, 4, 1;
T_21.22 ;
    %load/vec4 v0x12b3b4f80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_21.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3b4f80_0, 0, 10;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5030_0, 4, 1;
T_21.24 ;
    %load/vec4 v0x12b3b4d30_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %load/vec4 v0x12b3b4d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3b4d30_0, 0, 24;
    %load/vec4 v0x12b3b4c80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3b4c80_0, 0, 10;
T_21.25 ;
    %load/vec4 v0x12b3b5030_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %load/vec4 v0x12b3b5030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3b5030_0, 0, 24;
    %load/vec4 v0x12b3b4f80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3b4f80_0, 0, 10;
T_21.27 ;
    %load/vec4 v0x12b3b4df0_0;
    %load/vec4 v0x12b3b50e0_0;
    %xor;
    %store/vec4 v0x12b3b5640_0, 0, 1;
    %load/vec4 v0x12b3b4c80_0;
    %load/vec4 v0x12b3b4f80_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3b5510_0, 0, 10;
    %load/vec4 v0x12b3b4d30_0;
    %pad/u 50;
    %load/vec4 v0x12b3b5030_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3b5290_0, 0, 50;
    %load/vec4 v0x12b3b5290_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3b55a0_0, 0, 24;
    %load/vec4 v0x12b3b5290_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3b5180_0, 0, 1;
    %load/vec4 v0x12b3b5290_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3b53f0_0, 0, 1;
    %load/vec4 v0x12b3b5290_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3b5480_0, 0, 1;
    %load/vec4 v0x12b3b5510_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_21.29, 5;
    %load/vec4 v0x12b3b5510_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3b5510_0;
    %sub;
    %add;
    %store/vec4 v0x12b3b5510_0, 0, 10;
    %load/vec4 v0x12b3b55a0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3b5510_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3b55a0_0, 0, 24;
    %load/vec4 v0x12b3b55a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3b5180_0, 0, 1;
    %load/vec4 v0x12b3b5180_0;
    %store/vec4 v0x12b3b53f0_0, 0, 1;
    %load/vec4 v0x12b3b5480_0;
    %load/vec4 v0x12b3b53f0_0;
    %or;
    %store/vec4 v0x12b3b5480_0, 0, 1;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x12b3b55a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.31, 4;
    %load/vec4 v0x12b3b5510_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3b5510_0, 0, 10;
    %load/vec4 v0x12b3b55a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3b55a0_0, 0, 24;
    %load/vec4 v0x12b3b5180_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b55a0_0, 4, 1;
    %load/vec4 v0x12b3b53f0_0;
    %store/vec4 v0x12b3b5180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3b53f0_0, 0, 1;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x12b3b5180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.35, 9;
    %load/vec4 v0x12b3b53f0_0;
    %load/vec4 v0x12b3b5480_0;
    %or;
    %load/vec4 v0x12b3b55a0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_21.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %load/vec4 v0x12b3b55a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3b55a0_0, 0, 24;
    %load/vec4 v0x12b3b55a0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_21.36, 4;
    %load/vec4 v0x12b3b5510_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3b5510_0, 0, 10;
T_21.36 ;
T_21.33 ;
T_21.32 ;
T_21.30 ;
    %load/vec4 v0x12b3b55a0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 23;
    %load/vec4 v0x12b3b5510_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 8;
    %load/vec4 v0x12b3b5640_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 1;
    %load/vec4 v0x12b3b5510_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_21.40, 4;
    %load/vec4 v0x12b3b55a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 8;
T_21.38 ;
    %load/vec4 v0x12b3b5510_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 8;
    %load/vec4 v0x12b3b5640_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3b5330_0, 4, 1;
T_21.41 ;
T_21.19 ;
T_21.16 ;
T_21.11 ;
T_21.6 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x12b3b1910;
T_22 ;
Ewait_7 .event/or E_0x12b3b1ae0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x12b3b3910_0;
    %flag_set/vec4 8;
    %jmp/1 T_22.2, 8;
    %load/vec4 v0x12b3b3ea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.2;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12b3b3720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.5, 9;
    %load/vec4 v0x12b3b3ca0_0;
    %and;
T_22.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.3, 8;
    %load/vec4 v0x12b3b39a0_0;
    %load/vec4 v0x12b3b3f40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.6, 8;
    %load/vec4 v0x12b3b39a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_22.7, 8;
T_22.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_22.7, 8;
 ; End of false expr.
    %blend;
T_22.7;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x12b3b3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x12b3b39a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x12b3b3ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0x12b3b3f40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x12b3b3a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.14, 9;
    %load/vec4 v0x12b3b3fe0_0;
    %and;
T_22.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x12b3b39a0_0;
    %load/vec4 v0x12b3b3f40_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x12b3b3a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %load/vec4 v0x12b3b3ae0_0;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.16;
T_22.15 ;
    %load/vec4 v0x12b3b3fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.17, 8;
    %load/vec4 v0x12b3b35c0_0;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x12b3b3680_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b37b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.20, 8;
T_22.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3b37b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.20, 8;
 ; End of false expr.
    %blend;
T_22.20;
    %store/vec4 v0x12b3b3840_0, 0, 24;
    %load/vec4 v0x12b3b3bf0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_22.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b3d40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_22.22, 8;
T_22.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3b3d40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_22.22, 8;
 ; End of false expr.
    %blend;
T_22.22;
    %store/vec4 v0x12b3b3df0_0, 0, 24;
    %load/vec4 v0x12b3b3bf0_0;
    %load/vec4 v0x12b3b3680_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.23, 5;
    %load/vec4 v0x12b3b3680_0;
    %store/vec4 v0x12b3b42a0_0, 0, 8;
    %load/vec4 v0x12b3b3680_0;
    %load/vec4 v0x12b3b3bf0_0;
    %sub;
    %store/vec4 v0x12b3b4080_0, 0, 8;
    %load/vec4 v0x12b3b3df0_0;
    %ix/getv 4, v0x12b3b4080_0;
    %shiftr 4;
    %store/vec4 v0x12b3b3df0_0, 0, 24;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x12b3b3bf0_0;
    %store/vec4 v0x12b3b42a0_0, 0, 8;
    %load/vec4 v0x12b3b3bf0_0;
    %load/vec4 v0x12b3b3680_0;
    %sub;
    %store/vec4 v0x12b3b4080_0, 0, 8;
    %load/vec4 v0x12b3b3840_0;
    %ix/getv 4, v0x12b3b4080_0;
    %shiftr 4;
    %store/vec4 v0x12b3b3840_0, 0, 24;
T_22.24 ;
    %load/vec4 v0x12b3b39a0_0;
    %load/vec4 v0x12b3b3f40_0;
    %cmp/e;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x12b3b3840_0;
    %pad/u 25;
    %load/vec4 v0x12b3b3df0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3b45f0_0, 0, 25;
    %load/vec4 v0x12b3b39a0_0;
    %store/vec4 v0x12b3b4550_0, 0, 1;
    %jmp T_22.26;
T_22.25 ;
    %load/vec4 v0x12b3b3df0_0;
    %load/vec4 v0x12b3b3840_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.27, 5;
    %load/vec4 v0x12b3b3840_0;
    %pad/u 25;
    %load/vec4 v0x12b3b3df0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3b45f0_0, 0, 25;
    %load/vec4 v0x12b3b39a0_0;
    %store/vec4 v0x12b3b4550_0, 0, 1;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x12b3b3df0_0;
    %pad/u 25;
    %load/vec4 v0x12b3b3840_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3b45f0_0, 0, 25;
    %load/vec4 v0x12b3b3f40_0;
    %store/vec4 v0x12b3b4550_0, 0, 1;
T_22.28 ;
T_22.26 ;
    %load/vec4 v0x12b3b42a0_0;
    %store/vec4 v0x12b3b44a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3b4350_0, 0, 1;
    %load/vec4 v0x12b3b45f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.29, 8;
    %load/vec4 v0x12b3b45f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3b45f0_0, 0, 25;
    %load/vec4 v0x12b3b44a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3b44a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3b4350_0, 0, 1;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x12b3b45f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3b4350_0, 0, 1;
T_22.31 ;
T_22.30 ;
    %load/vec4 v0x12b3b4350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3b4210_0, 0, 32;
T_22.35 ;
    %load/vec4 v0x12b3b4210_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_22.36, 5;
    %load/vec4 v0x12b3b45f0_0;
    %load/vec4 v0x12b3b4210_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.39, 9;
    %load/vec4 v0x12b3b4350_0;
    %nor/r;
    %and;
T_22.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.37, 8;
    %load/vec4 v0x12b3b45f0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3b4210_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3b45f0_0, 0, 25;
    %load/vec4 v0x12b3b44a0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3b4210_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3b44a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3b4350_0, 0, 1;
T_22.37 ;
    %load/vec4 v0x12b3b4210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3b4210_0, 0, 32;
    %jmp T_22.35;
T_22.36 ;
T_22.33 ;
    %load/vec4 v0x12b3b45f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.41;
T_22.40 ;
    %load/vec4 v0x12b3b44a0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_22.42, 5;
    %load/vec4 v0x12b3b4550_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.43;
T_22.42 ;
    %load/vec4 v0x12b3b44a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_22.44, 4;
    %load/vec4 v0x12b3b4550_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3b43f0_0, 0, 32;
    %jmp T_22.45;
T_22.44 ;
    %load/vec4 v0x12b3b4550_0;
    %load/vec4 v0x12b3b44a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3b45f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3b43f0_0, 0, 32;
T_22.45 ;
T_22.43 ;
T_22.41 ;
T_22.18 ;
T_22.16 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x12b3b0fc0;
T_23 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3b61b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_23.2, 8;
    %load/vec4 v0x12b3b59f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.2;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b5b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b5cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b5fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b5e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b6240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b63d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x12b3b5f10_0;
    %assign/vec4 v0x12b3b5fb0_0, 0;
    %load/vec4 v0x12b3b5dd0_0;
    %assign/vec4 v0x12b3b5e70_0, 0;
    %load/vec4 v0x12b3b5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.3, 8;
    %load/vec4 v0x12b3b6050_0;
    %assign/vec4 v0x12b3b63d0_0, 0;
    %load/vec4 v0x12b3b6050_0;
    %assign/vec4 v0x12b3b6100_0, 0;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b6100_0, 0;
T_23.4 ;
    %load/vec4 v0x12b3b5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x12b3b5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x12b3b6050_0;
    %assign/vec4 v0x12b3b6240_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x12b3b63d0_0;
    %assign/vec4 v0x12b3b6240_0, 0;
T_23.8 ;
T_23.5 ;
    %load/vec4 v0x12b3b5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %load/vec4 v0x12b3b5ac0_0;
    %assign/vec4 v0x12b3b5b50_0, 0;
    %load/vec4 v0x12b3b57d0_0;
    %assign/vec4 v0x12b3b5cb0_0, 0;
    %jmp T_23.10;
T_23.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3b5fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3b5cb0_0, 0;
T_23.10 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12b3ba6e0;
T_24 ;
    %wait E_0x12b3bab60;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3babb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3bad20_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3bae80_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3bb020_0, 0, 24;
    %load/vec4 v0x12b3babb0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3bac70_0, 0, 10;
    %load/vec4 v0x12b3bae80_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3baf70_0, 0, 10;
    %load/vec4 v0x12b3babb0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3bade0_0, 0, 1;
    %load/vec4 v0x12b3bae80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3bb0d0_0, 0, 1;
    %load/vec4 v0x12b3bac70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.3, 4;
    %load/vec4 v0x12b3bad20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v0x12b3baf70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.4, 4;
    %load/vec4 v0x12b3bb020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3bb320_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12b3bac70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %load/vec4 v0x12b3baf70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.9, 4;
    %load/vec4 v0x12b3bb020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3bb320_0, 0, 32;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x12b3bade0_0;
    %load/vec4 v0x12b3bb0d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3bb320_0, 0, 32;
T_24.8 ;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v0x12b3baf70_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x12b3bac70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.14, 4;
    %load/vec4 v0x12b3bad20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3bb320_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v0x12b3bade0_0;
    %load/vec4 v0x12b3bb0d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3bb320_0, 0, 32;
T_24.13 ;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x12b3bac70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.17, 4;
    %load/vec4 v0x12b3bad20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v0x12b3bade0_0;
    %load/vec4 v0x12b3bb0d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3bb320_0, 0, 32;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0x12b3baf70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.20, 4;
    %load/vec4 v0x12b3bb020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v0x12b3bade0_0;
    %load/vec4 v0x12b3bb0d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3bb320_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x12b3bac70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3bac70_0, 0, 10;
    %jmp T_24.22;
T_24.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bad20_0, 4, 1;
T_24.22 ;
    %load/vec4 v0x12b3baf70_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_24.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3baf70_0, 0, 10;
    %jmp T_24.24;
T_24.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb020_0, 4, 1;
T_24.24 ;
    %load/vec4 v0x12b3bad20_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x12b3bad20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3bad20_0, 0, 24;
    %load/vec4 v0x12b3bac70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3bac70_0, 0, 10;
T_24.25 ;
    %load/vec4 v0x12b3bb020_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x12b3bb020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3bb020_0, 0, 24;
    %load/vec4 v0x12b3baf70_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3baf70_0, 0, 10;
T_24.27 ;
    %load/vec4 v0x12b3bade0_0;
    %load/vec4 v0x12b3bb0d0_0;
    %xor;
    %store/vec4 v0x12b3bb630_0, 0, 1;
    %load/vec4 v0x12b3bac70_0;
    %load/vec4 v0x12b3baf70_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3bb500_0, 0, 10;
    %load/vec4 v0x12b3bad20_0;
    %pad/u 50;
    %load/vec4 v0x12b3bb020_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3bb280_0, 0, 50;
    %load/vec4 v0x12b3bb280_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3bb590_0, 0, 24;
    %load/vec4 v0x12b3bb280_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3bb170_0, 0, 1;
    %load/vec4 v0x12b3bb280_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3bb3e0_0, 0, 1;
    %load/vec4 v0x12b3bb280_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3bb470_0, 0, 1;
    %load/vec4 v0x12b3bb500_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_24.29, 5;
    %load/vec4 v0x12b3bb500_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3bb500_0;
    %sub;
    %add;
    %store/vec4 v0x12b3bb500_0, 0, 10;
    %load/vec4 v0x12b3bb590_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3bb500_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3bb590_0, 0, 24;
    %load/vec4 v0x12b3bb590_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3bb170_0, 0, 1;
    %load/vec4 v0x12b3bb170_0;
    %store/vec4 v0x12b3bb3e0_0, 0, 1;
    %load/vec4 v0x12b3bb470_0;
    %load/vec4 v0x12b3bb3e0_0;
    %or;
    %store/vec4 v0x12b3bb470_0, 0, 1;
    %jmp T_24.30;
T_24.29 ;
    %load/vec4 v0x12b3bb590_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.31, 4;
    %load/vec4 v0x12b3bb500_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3bb500_0, 0, 10;
    %load/vec4 v0x12b3bb590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3bb590_0, 0, 24;
    %load/vec4 v0x12b3bb170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb590_0, 4, 1;
    %load/vec4 v0x12b3bb3e0_0;
    %store/vec4 v0x12b3bb170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3bb3e0_0, 0, 1;
    %jmp T_24.32;
T_24.31 ;
    %load/vec4 v0x12b3bb170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.35, 9;
    %load/vec4 v0x12b3bb3e0_0;
    %load/vec4 v0x12b3bb470_0;
    %or;
    %load/vec4 v0x12b3bb590_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_24.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %load/vec4 v0x12b3bb590_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3bb590_0, 0, 24;
    %load/vec4 v0x12b3bb590_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_24.36, 4;
    %load/vec4 v0x12b3bb500_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3bb500_0, 0, 10;
T_24.36 ;
T_24.33 ;
T_24.32 ;
T_24.30 ;
    %load/vec4 v0x12b3bb590_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 23;
    %load/vec4 v0x12b3bb500_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 8;
    %load/vec4 v0x12b3bb630_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 1;
    %load/vec4 v0x12b3bb500_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v0x12b3bb590_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 8;
T_24.38 ;
    %load/vec4 v0x12b3bb500_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 8;
    %load/vec4 v0x12b3bb630_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3bb320_0, 4, 1;
T_24.41 ;
T_24.19 ;
T_24.16 ;
T_24.11 ;
T_24.6 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12b3b7900;
T_25 ;
Ewait_8 .event/or E_0x12b3b7ad0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x12b3b9900_0;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v0x12b3b9e90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x12b3b9710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.5, 9;
    %load/vec4 v0x12b3b9c90_0;
    %and;
T_25.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.3, 8;
    %load/vec4 v0x12b3b9990_0;
    %load/vec4 v0x12b3b9f30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_25.6, 8;
    %load/vec4 v0x12b3b9990_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_25.7, 8;
T_25.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_25.7, 8;
 ; End of false expr.
    %blend;
T_25.7;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x12b3b9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x12b3b9990_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x12b3b9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.10, 8;
    %load/vec4 v0x12b3b9f30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x12b3b9a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.14, 9;
    %load/vec4 v0x12b3b9fd0_0;
    %and;
T_25.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %load/vec4 v0x12b3b9990_0;
    %load/vec4 v0x12b3b9f30_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x12b3b9a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.15, 8;
    %load/vec4 v0x12b3b9ad0_0;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.16;
T_25.15 ;
    %load/vec4 v0x12b3b9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %load/vec4 v0x12b3b95b0_0;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.18;
T_25.17 ;
    %load/vec4 v0x12b3b9670_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b97a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.20, 8;
T_25.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3b97a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.20, 8;
 ; End of false expr.
    %blend;
T_25.20;
    %store/vec4 v0x12b3b9830_0, 0, 24;
    %load/vec4 v0x12b3b9be0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_25.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3b9d30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_25.22, 8;
T_25.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3b9d30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_25.22, 8;
 ; End of false expr.
    %blend;
T_25.22;
    %store/vec4 v0x12b3b9de0_0, 0, 24;
    %load/vec4 v0x12b3b9be0_0;
    %load/vec4 v0x12b3b9670_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.23, 5;
    %load/vec4 v0x12b3b9670_0;
    %store/vec4 v0x12b3ba290_0, 0, 8;
    %load/vec4 v0x12b3b9670_0;
    %load/vec4 v0x12b3b9be0_0;
    %sub;
    %store/vec4 v0x12b3ba070_0, 0, 8;
    %load/vec4 v0x12b3b9de0_0;
    %ix/getv 4, v0x12b3ba070_0;
    %shiftr 4;
    %store/vec4 v0x12b3b9de0_0, 0, 24;
    %jmp T_25.24;
T_25.23 ;
    %load/vec4 v0x12b3b9be0_0;
    %store/vec4 v0x12b3ba290_0, 0, 8;
    %load/vec4 v0x12b3b9be0_0;
    %load/vec4 v0x12b3b9670_0;
    %sub;
    %store/vec4 v0x12b3ba070_0, 0, 8;
    %load/vec4 v0x12b3b9830_0;
    %ix/getv 4, v0x12b3ba070_0;
    %shiftr 4;
    %store/vec4 v0x12b3b9830_0, 0, 24;
T_25.24 ;
    %load/vec4 v0x12b3b9990_0;
    %load/vec4 v0x12b3b9f30_0;
    %cmp/e;
    %jmp/0xz  T_25.25, 4;
    %load/vec4 v0x12b3b9830_0;
    %pad/u 25;
    %load/vec4 v0x12b3b9de0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3ba5e0_0, 0, 25;
    %load/vec4 v0x12b3b9990_0;
    %store/vec4 v0x12b3ba540_0, 0, 1;
    %jmp T_25.26;
T_25.25 ;
    %load/vec4 v0x12b3b9de0_0;
    %load/vec4 v0x12b3b9830_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.27, 5;
    %load/vec4 v0x12b3b9830_0;
    %pad/u 25;
    %load/vec4 v0x12b3b9de0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3ba5e0_0, 0, 25;
    %load/vec4 v0x12b3b9990_0;
    %store/vec4 v0x12b3ba540_0, 0, 1;
    %jmp T_25.28;
T_25.27 ;
    %load/vec4 v0x12b3b9de0_0;
    %pad/u 25;
    %load/vec4 v0x12b3b9830_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3ba5e0_0, 0, 25;
    %load/vec4 v0x12b3b9f30_0;
    %store/vec4 v0x12b3ba540_0, 0, 1;
T_25.28 ;
T_25.26 ;
    %load/vec4 v0x12b3ba290_0;
    %store/vec4 v0x12b3ba490_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3ba340_0, 0, 1;
    %load/vec4 v0x12b3ba5e0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %load/vec4 v0x12b3ba5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3ba5e0_0, 0, 25;
    %load/vec4 v0x12b3ba490_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3ba490_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ba340_0, 0, 1;
    %jmp T_25.30;
T_25.29 ;
    %load/vec4 v0x12b3ba5e0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ba340_0, 0, 1;
T_25.31 ;
T_25.30 ;
    %load/vec4 v0x12b3ba340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3ba200_0, 0, 32;
T_25.35 ;
    %load/vec4 v0x12b3ba200_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_25.36, 5;
    %load/vec4 v0x12b3ba5e0_0;
    %load/vec4 v0x12b3ba200_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.39, 9;
    %load/vec4 v0x12b3ba340_0;
    %nor/r;
    %and;
T_25.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.37, 8;
    %load/vec4 v0x12b3ba5e0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3ba200_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3ba5e0_0, 0, 25;
    %load/vec4 v0x12b3ba490_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3ba200_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3ba490_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3ba340_0, 0, 1;
T_25.37 ;
    %load/vec4 v0x12b3ba200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3ba200_0, 0, 32;
    %jmp T_25.35;
T_25.36 ;
T_25.33 ;
    %load/vec4 v0x12b3ba5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.41;
T_25.40 ;
    %load/vec4 v0x12b3ba490_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.42, 5;
    %load/vec4 v0x12b3ba540_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.43;
T_25.42 ;
    %load/vec4 v0x12b3ba490_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_25.44, 4;
    %load/vec4 v0x12b3ba540_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
    %jmp T_25.45;
T_25.44 ;
    %load/vec4 v0x12b3ba540_0;
    %load/vec4 v0x12b3ba490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3ba5e0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3ba3e0_0, 0, 32;
T_25.45 ;
T_25.43 ;
T_25.41 ;
T_25.18 ;
T_25.16 ;
T_25.13 ;
T_25.11 ;
T_25.9 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12b3b6fb0;
T_26 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3bc220_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.2, 8;
    %load/vec4 v0x12b3bba70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.2;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bbbd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bbd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bc170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3bc020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3bbee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bc3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bc540_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x12b3bbf80_0;
    %assign/vec4 v0x12b3bc020_0, 0;
    %load/vec4 v0x12b3bbe40_0;
    %assign/vec4 v0x12b3bbee0_0, 0;
    %load/vec4 v0x12b3bb9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.3, 8;
    %load/vec4 v0x12b3bc0c0_0;
    %assign/vec4 v0x12b3bc540_0, 0;
    %load/vec4 v0x12b3bc0c0_0;
    %assign/vec4 v0x12b3bc170_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bc170_0, 0;
T_26.4 ;
    %load/vec4 v0x12b3bbe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %load/vec4 v0x12b3bb9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0x12b3bc0c0_0;
    %assign/vec4 v0x12b3bc3b0_0, 0;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0x12b3bc540_0;
    %assign/vec4 v0x12b3bc3b0_0, 0;
T_26.8 ;
T_26.5 ;
    %load/vec4 v0x12b3bbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.9, 8;
    %load/vec4 v0x12b3bbb40_0;
    %assign/vec4 v0x12b3bbbd0_0, 0;
    %load/vec4 v0x12b3bb8c0_0;
    %assign/vec4 v0x12b3bbd20_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3bc020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3bbd20_0, 0;
T_26.10 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12b3c0560;
T_27 ;
    %wait E_0x12b3c09e0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c0a30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c0ba0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c0d00_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c0ea0_0, 0, 24;
    %load/vec4 v0x12b3c0a30_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3c0af0_0, 0, 10;
    %load/vec4 v0x12b3c0d00_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3c0df0_0, 0, 10;
    %load/vec4 v0x12b3c0a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3c0c60_0, 0, 1;
    %load/vec4 v0x12b3c0d00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3c0f50_0, 0, 1;
    %load/vec4 v0x12b3c0af0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.3, 4;
    %load/vec4 v0x12b3c0ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 8;
    %jmp/1 T_27.2, 8;
    %load/vec4 v0x12b3c0df0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x12b3c0ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12b3c0af0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %load/vec4 v0x12b3c0df0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.9, 4;
    %load/vec4 v0x12b3c0ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x12b3c0c60_0;
    %load/vec4 v0x12b3c0f50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
T_27.8 ;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0x12b3c0df0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %load/vec4 v0x12b3c0af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.14, 4;
    %load/vec4 v0x12b3c0ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
    %jmp T_27.13;
T_27.12 ;
    %load/vec4 v0x12b3c0c60_0;
    %load/vec4 v0x12b3c0f50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
T_27.13 ;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x12b3c0af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.17, 4;
    %load/vec4 v0x12b3c0ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.15, 8;
    %load/vec4 v0x12b3c0c60_0;
    %load/vec4 v0x12b3c0f50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
    %jmp T_27.16;
T_27.15 ;
    %load/vec4 v0x12b3c0df0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.20, 4;
    %load/vec4 v0x12b3c0ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.18, 8;
    %load/vec4 v0x12b3c0c60_0;
    %load/vec4 v0x12b3c0f50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c11a0_0, 0, 32;
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x12b3c0af0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3c0af0_0, 0, 10;
    %jmp T_27.22;
T_27.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c0ba0_0, 4, 1;
T_27.22 ;
    %load/vec4 v0x12b3c0df0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_27.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3c0df0_0, 0, 10;
    %jmp T_27.24;
T_27.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c0ea0_0, 4, 1;
T_27.24 ;
    %load/vec4 v0x12b3c0ba0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.25, 8;
    %load/vec4 v0x12b3c0ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c0ba0_0, 0, 24;
    %load/vec4 v0x12b3c0af0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c0af0_0, 0, 10;
T_27.25 ;
    %load/vec4 v0x12b3c0ea0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.27, 8;
    %load/vec4 v0x12b3c0ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c0ea0_0, 0, 24;
    %load/vec4 v0x12b3c0df0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c0df0_0, 0, 10;
T_27.27 ;
    %load/vec4 v0x12b3c0c60_0;
    %load/vec4 v0x12b3c0f50_0;
    %xor;
    %store/vec4 v0x12b3c14b0_0, 0, 1;
    %load/vec4 v0x12b3c0af0_0;
    %load/vec4 v0x12b3c0df0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3c1380_0, 0, 10;
    %load/vec4 v0x12b3c0ba0_0;
    %pad/u 50;
    %load/vec4 v0x12b3c0ea0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3c1100_0, 0, 50;
    %load/vec4 v0x12b3c1100_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3c1410_0, 0, 24;
    %load/vec4 v0x12b3c1100_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3c0ff0_0, 0, 1;
    %load/vec4 v0x12b3c1100_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3c1260_0, 0, 1;
    %load/vec4 v0x12b3c1100_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3c12f0_0, 0, 1;
    %load/vec4 v0x12b3c1380_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_27.29, 5;
    %load/vec4 v0x12b3c1380_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3c1380_0;
    %sub;
    %add;
    %store/vec4 v0x12b3c1380_0, 0, 10;
    %load/vec4 v0x12b3c1410_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3c1380_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3c1410_0, 0, 24;
    %load/vec4 v0x12b3c1410_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3c0ff0_0, 0, 1;
    %load/vec4 v0x12b3c0ff0_0;
    %store/vec4 v0x12b3c1260_0, 0, 1;
    %load/vec4 v0x12b3c12f0_0;
    %load/vec4 v0x12b3c1260_0;
    %or;
    %store/vec4 v0x12b3c12f0_0, 0, 1;
    %jmp T_27.30;
T_27.29 ;
    %load/vec4 v0x12b3c1410_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.31, 4;
    %load/vec4 v0x12b3c1380_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c1380_0, 0, 10;
    %load/vec4 v0x12b3c1410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c1410_0, 0, 24;
    %load/vec4 v0x12b3c0ff0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c1410_0, 4, 1;
    %load/vec4 v0x12b3c1260_0;
    %store/vec4 v0x12b3c0ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3c1260_0, 0, 1;
    %jmp T_27.32;
T_27.31 ;
    %load/vec4 v0x12b3c0ff0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.35, 9;
    %load/vec4 v0x12b3c1260_0;
    %load/vec4 v0x12b3c12f0_0;
    %or;
    %load/vec4 v0x12b3c1410_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_27.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %load/vec4 v0x12b3c1410_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3c1410_0, 0, 24;
    %load/vec4 v0x12b3c1410_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_27.36, 4;
    %load/vec4 v0x12b3c1380_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3c1380_0, 0, 10;
T_27.36 ;
T_27.33 ;
T_27.32 ;
T_27.30 ;
    %load/vec4 v0x12b3c1410_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 23;
    %load/vec4 v0x12b3c1380_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 8;
    %load/vec4 v0x12b3c14b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 1;
    %load/vec4 v0x12b3c1380_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.40, 4;
    %load/vec4 v0x12b3c1410_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 8;
T_27.38 ;
    %load/vec4 v0x12b3c1380_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 8;
    %load/vec4 v0x12b3c14b0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c11a0_0, 4, 1;
T_27.41 ;
T_27.19 ;
T_27.16 ;
T_27.11 ;
T_27.6 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x12b3bd780;
T_28 ;
Ewait_9 .event/or E_0x12b3bd950, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x12b3bf780_0;
    %flag_set/vec4 8;
    %jmp/1 T_28.2, 8;
    %load/vec4 v0x12b3bfd10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_28.2;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x12b3bf590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.5, 9;
    %load/vec4 v0x12b3bfb10_0;
    %and;
T_28.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.3, 8;
    %load/vec4 v0x12b3bf810_0;
    %load/vec4 v0x12b3bfdb0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v0x12b3bf810_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x12b3bf590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x12b3bf810_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x12b3bfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x12b3bfdb0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x12b3bf8b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.14, 9;
    %load/vec4 v0x12b3bfe50_0;
    %and;
T_28.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.12, 8;
    %load/vec4 v0x12b3bf810_0;
    %load/vec4 v0x12b3bfdb0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x12b3bf8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v0x12b3bf950_0;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.16;
T_28.15 ;
    %load/vec4 v0x12b3bfe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %load/vec4 v0x12b3bf430_0;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.18;
T_28.17 ;
    %load/vec4 v0x12b3bf4f0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3bf620_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.20, 8;
T_28.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3bf620_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.20, 8;
 ; End of false expr.
    %blend;
T_28.20;
    %store/vec4 v0x12b3bf6b0_0, 0, 24;
    %load/vec4 v0x12b3bfa60_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_28.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3bfbb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.22, 8;
T_28.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3bfbb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.22, 8;
 ; End of false expr.
    %blend;
T_28.22;
    %store/vec4 v0x12b3bfc60_0, 0, 24;
    %load/vec4 v0x12b3bfa60_0;
    %load/vec4 v0x12b3bf4f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.23, 5;
    %load/vec4 v0x12b3bf4f0_0;
    %store/vec4 v0x12b3c0110_0, 0, 8;
    %load/vec4 v0x12b3bf4f0_0;
    %load/vec4 v0x12b3bfa60_0;
    %sub;
    %store/vec4 v0x12b3bfef0_0, 0, 8;
    %load/vec4 v0x12b3bfc60_0;
    %ix/getv 4, v0x12b3bfef0_0;
    %shiftr 4;
    %store/vec4 v0x12b3bfc60_0, 0, 24;
    %jmp T_28.24;
T_28.23 ;
    %load/vec4 v0x12b3bfa60_0;
    %store/vec4 v0x12b3c0110_0, 0, 8;
    %load/vec4 v0x12b3bfa60_0;
    %load/vec4 v0x12b3bf4f0_0;
    %sub;
    %store/vec4 v0x12b3bfef0_0, 0, 8;
    %load/vec4 v0x12b3bf6b0_0;
    %ix/getv 4, v0x12b3bfef0_0;
    %shiftr 4;
    %store/vec4 v0x12b3bf6b0_0, 0, 24;
T_28.24 ;
    %load/vec4 v0x12b3bf810_0;
    %load/vec4 v0x12b3bfdb0_0;
    %cmp/e;
    %jmp/0xz  T_28.25, 4;
    %load/vec4 v0x12b3bf6b0_0;
    %pad/u 25;
    %load/vec4 v0x12b3bfc60_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3c0460_0, 0, 25;
    %load/vec4 v0x12b3bf810_0;
    %store/vec4 v0x12b3c03c0_0, 0, 1;
    %jmp T_28.26;
T_28.25 ;
    %load/vec4 v0x12b3bfc60_0;
    %load/vec4 v0x12b3bf6b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.27, 5;
    %load/vec4 v0x12b3bf6b0_0;
    %pad/u 25;
    %load/vec4 v0x12b3bfc60_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3c0460_0, 0, 25;
    %load/vec4 v0x12b3bf810_0;
    %store/vec4 v0x12b3c03c0_0, 0, 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v0x12b3bfc60_0;
    %pad/u 25;
    %load/vec4 v0x12b3bf6b0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3c0460_0, 0, 25;
    %load/vec4 v0x12b3bfdb0_0;
    %store/vec4 v0x12b3c03c0_0, 0, 1;
T_28.28 ;
T_28.26 ;
    %load/vec4 v0x12b3c0110_0;
    %store/vec4 v0x12b3c0310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3c01c0_0, 0, 1;
    %load/vec4 v0x12b3c0460_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.29, 8;
    %load/vec4 v0x12b3c0460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3c0460_0, 0, 25;
    %load/vec4 v0x12b3c0310_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3c0310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c01c0_0, 0, 1;
    %jmp T_28.30;
T_28.29 ;
    %load/vec4 v0x12b3c0460_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c01c0_0, 0, 1;
T_28.31 ;
T_28.30 ;
    %load/vec4 v0x12b3c01c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3c0080_0, 0, 32;
T_28.35 ;
    %load/vec4 v0x12b3c0080_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_28.36, 5;
    %load/vec4 v0x12b3c0460_0;
    %load/vec4 v0x12b3c0080_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.39, 9;
    %load/vec4 v0x12b3c01c0_0;
    %nor/r;
    %and;
T_28.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.37, 8;
    %load/vec4 v0x12b3c0460_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3c0080_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3c0460_0, 0, 25;
    %load/vec4 v0x12b3c0310_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3c0080_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3c0310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c01c0_0, 0, 1;
T_28.37 ;
    %load/vec4 v0x12b3c0080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3c0080_0, 0, 32;
    %jmp T_28.35;
T_28.36 ;
T_28.33 ;
    %load/vec4 v0x12b3c0460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.41;
T_28.40 ;
    %load/vec4 v0x12b3c0310_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.42, 5;
    %load/vec4 v0x12b3c03c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.43;
T_28.42 ;
    %load/vec4 v0x12b3c0310_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_28.44, 4;
    %load/vec4 v0x12b3c03c0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c0260_0, 0, 32;
    %jmp T_28.45;
T_28.44 ;
    %load/vec4 v0x12b3c03c0_0;
    %load/vec4 v0x12b3c0310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3c0460_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c0260_0, 0, 32;
T_28.45 ;
T_28.43 ;
T_28.41 ;
T_28.18 ;
T_28.16 ;
T_28.13 ;
T_28.11 ;
T_28.9 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x12b3bce30;
T_29 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3c2020_0;
    %flag_set/vec4 8;
    %jmp/1 T_29.2, 8;
    %load/vec4 v0x12b3c1860_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_29.2;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c19c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c1b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c1f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c1ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c20b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c2240_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x12b3c1d80_0;
    %assign/vec4 v0x12b3c1e20_0, 0;
    %load/vec4 v0x12b3c1c40_0;
    %assign/vec4 v0x12b3c1ce0_0, 0;
    %load/vec4 v0x12b3c17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.3, 8;
    %load/vec4 v0x12b3c1ec0_0;
    %assign/vec4 v0x12b3c2240_0, 0;
    %load/vec4 v0x12b3c1ec0_0;
    %assign/vec4 v0x12b3c1f70_0, 0;
    %jmp T_29.4;
T_29.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c1f70_0, 0;
T_29.4 ;
    %load/vec4 v0x12b3c1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0x12b3c17d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %load/vec4 v0x12b3c1ec0_0;
    %assign/vec4 v0x12b3c20b0_0, 0;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0x12b3c2240_0;
    %assign/vec4 v0x12b3c20b0_0, 0;
T_29.8 ;
T_29.5 ;
    %load/vec4 v0x12b3c1d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %load/vec4 v0x12b3c1930_0;
    %assign/vec4 v0x12b3c19c0_0, 0;
    %load/vec4 v0x12b3c1640_0;
    %assign/vec4 v0x12b3c1b20_0, 0;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c1e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c1b20_0, 0;
T_29.10 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x12b3c62f0;
T_30 ;
    %wait E_0x12b3c6770;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c67c0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c6930_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c6a90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c6c30_0, 0, 24;
    %load/vec4 v0x12b3c67c0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3c6880_0, 0, 10;
    %load/vec4 v0x12b3c6a90_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3c6b80_0, 0, 10;
    %load/vec4 v0x12b3c67c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3c69f0_0, 0, 1;
    %load/vec4 v0x12b3c6a90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3c6ce0_0, 0, 1;
    %load/vec4 v0x12b3c6880_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.3, 4;
    %load/vec4 v0x12b3c6930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.3;
    %flag_set/vec4 8;
    %jmp/1 T_30.2, 8;
    %load/vec4 v0x12b3c6b80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0x12b3c6c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_30.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.2;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x12b3c6880_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.5, 4;
    %load/vec4 v0x12b3c6b80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.9, 4;
    %load/vec4 v0x12b3c6c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v0x12b3c69f0_0;
    %load/vec4 v0x12b3c6ce0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
T_30.8 ;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v0x12b3c6b80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_30.10, 4;
    %load/vec4 v0x12b3c6880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.14, 4;
    %load/vec4 v0x12b3c6930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x12b3c69f0_0;
    %load/vec4 v0x12b3c6ce0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
T_30.13 ;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x12b3c6880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.17, 4;
    %load/vec4 v0x12b3c6930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %load/vec4 v0x12b3c69f0_0;
    %load/vec4 v0x12b3c6ce0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
    %jmp T_30.16;
T_30.15 ;
    %load/vec4 v0x12b3c6b80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.20, 4;
    %load/vec4 v0x12b3c6c30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x12b3c69f0_0;
    %load/vec4 v0x12b3c6ce0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c6f30_0, 0, 32;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x12b3c6880_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3c6880_0, 0, 10;
    %jmp T_30.22;
T_30.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6930_0, 4, 1;
T_30.22 ;
    %load/vec4 v0x12b3c6b80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_30.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3c6b80_0, 0, 10;
    %jmp T_30.24;
T_30.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6c30_0, 4, 1;
T_30.24 ;
    %load/vec4 v0x12b3c6930_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.25, 8;
    %load/vec4 v0x12b3c6930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c6930_0, 0, 24;
    %load/vec4 v0x12b3c6880_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c6880_0, 0, 10;
T_30.25 ;
    %load/vec4 v0x12b3c6c30_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.27, 8;
    %load/vec4 v0x12b3c6c30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c6c30_0, 0, 24;
    %load/vec4 v0x12b3c6b80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c6b80_0, 0, 10;
T_30.27 ;
    %load/vec4 v0x12b3c69f0_0;
    %load/vec4 v0x12b3c6ce0_0;
    %xor;
    %store/vec4 v0x12b3c7240_0, 0, 1;
    %load/vec4 v0x12b3c6880_0;
    %load/vec4 v0x12b3c6b80_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3c7110_0, 0, 10;
    %load/vec4 v0x12b3c6930_0;
    %pad/u 50;
    %load/vec4 v0x12b3c6c30_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3c6e90_0, 0, 50;
    %load/vec4 v0x12b3c6e90_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3c71a0_0, 0, 24;
    %load/vec4 v0x12b3c6e90_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3c6d80_0, 0, 1;
    %load/vec4 v0x12b3c6e90_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3c6ff0_0, 0, 1;
    %load/vec4 v0x12b3c6e90_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3c7080_0, 0, 1;
    %load/vec4 v0x12b3c7110_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_30.29, 5;
    %load/vec4 v0x12b3c7110_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3c7110_0;
    %sub;
    %add;
    %store/vec4 v0x12b3c7110_0, 0, 10;
    %load/vec4 v0x12b3c71a0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3c7110_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3c71a0_0, 0, 24;
    %load/vec4 v0x12b3c71a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3c6d80_0, 0, 1;
    %load/vec4 v0x12b3c6d80_0;
    %store/vec4 v0x12b3c6ff0_0, 0, 1;
    %load/vec4 v0x12b3c7080_0;
    %load/vec4 v0x12b3c6ff0_0;
    %or;
    %store/vec4 v0x12b3c7080_0, 0, 1;
    %jmp T_30.30;
T_30.29 ;
    %load/vec4 v0x12b3c71a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.31, 4;
    %load/vec4 v0x12b3c7110_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3c7110_0, 0, 10;
    %load/vec4 v0x12b3c71a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3c71a0_0, 0, 24;
    %load/vec4 v0x12b3c6d80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c71a0_0, 4, 1;
    %load/vec4 v0x12b3c6ff0_0;
    %store/vec4 v0x12b3c6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3c6ff0_0, 0, 1;
    %jmp T_30.32;
T_30.31 ;
    %load/vec4 v0x12b3c6d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.35, 9;
    %load/vec4 v0x12b3c6ff0_0;
    %load/vec4 v0x12b3c7080_0;
    %or;
    %load/vec4 v0x12b3c71a0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_30.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %load/vec4 v0x12b3c71a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3c71a0_0, 0, 24;
    %load/vec4 v0x12b3c71a0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_30.36, 4;
    %load/vec4 v0x12b3c7110_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3c7110_0, 0, 10;
T_30.36 ;
T_30.33 ;
T_30.32 ;
T_30.30 ;
    %load/vec4 v0x12b3c71a0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 23;
    %load/vec4 v0x12b3c7110_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 8;
    %load/vec4 v0x12b3c7240_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 1;
    %load/vec4 v0x12b3c7110_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_30.40, 4;
    %load/vec4 v0x12b3c71a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 8;
T_30.38 ;
    %load/vec4 v0x12b3c7110_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 8;
    %load/vec4 v0x12b3c7240_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3c6f30_0, 4, 1;
T_30.41 ;
T_30.19 ;
T_30.16 ;
T_30.11 ;
T_30.6 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12b3c3510;
T_31 ;
Ewait_10 .event/or E_0x12b3c36e0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x12b3c5510_0;
    %flag_set/vec4 8;
    %jmp/1 T_31.2, 8;
    %load/vec4 v0x12b3c5aa0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.2;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x12b3c5320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.5, 9;
    %load/vec4 v0x12b3c58a0_0;
    %and;
T_31.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.3, 8;
    %load/vec4 v0x12b3c55a0_0;
    %load/vec4 v0x12b3c5b40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_31.6, 8;
    %load/vec4 v0x12b3c55a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_31.7, 8;
T_31.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_31.7, 8;
 ; End of false expr.
    %blend;
T_31.7;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x12b3c5320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x12b3c55a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x12b3c58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x12b3c5b40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x12b3c5640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.14, 9;
    %load/vec4 v0x12b3c5be0_0;
    %and;
T_31.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x12b3c55a0_0;
    %load/vec4 v0x12b3c5b40_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x12b3c5640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %load/vec4 v0x12b3c56e0_0;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.16;
T_31.15 ;
    %load/vec4 v0x12b3c5be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.17, 8;
    %load/vec4 v0x12b3c51c0_0;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x12b3c5280_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c53b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.20, 8;
T_31.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3c53b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.20, 8;
 ; End of false expr.
    %blend;
T_31.20;
    %store/vec4 v0x12b3c5440_0, 0, 24;
    %load/vec4 v0x12b3c57f0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3c5940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.22, 8;
T_31.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3c5940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.22, 8;
 ; End of false expr.
    %blend;
T_31.22;
    %store/vec4 v0x12b3c59f0_0, 0, 24;
    %load/vec4 v0x12b3c57f0_0;
    %load/vec4 v0x12b3c5280_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.23, 5;
    %load/vec4 v0x12b3c5280_0;
    %store/vec4 v0x12b3c5ea0_0, 0, 8;
    %load/vec4 v0x12b3c5280_0;
    %load/vec4 v0x12b3c57f0_0;
    %sub;
    %store/vec4 v0x12b3c5c80_0, 0, 8;
    %load/vec4 v0x12b3c59f0_0;
    %ix/getv 4, v0x12b3c5c80_0;
    %shiftr 4;
    %store/vec4 v0x12b3c59f0_0, 0, 24;
    %jmp T_31.24;
T_31.23 ;
    %load/vec4 v0x12b3c57f0_0;
    %store/vec4 v0x12b3c5ea0_0, 0, 8;
    %load/vec4 v0x12b3c57f0_0;
    %load/vec4 v0x12b3c5280_0;
    %sub;
    %store/vec4 v0x12b3c5c80_0, 0, 8;
    %load/vec4 v0x12b3c5440_0;
    %ix/getv 4, v0x12b3c5c80_0;
    %shiftr 4;
    %store/vec4 v0x12b3c5440_0, 0, 24;
T_31.24 ;
    %load/vec4 v0x12b3c55a0_0;
    %load/vec4 v0x12b3c5b40_0;
    %cmp/e;
    %jmp/0xz  T_31.25, 4;
    %load/vec4 v0x12b3c5440_0;
    %pad/u 25;
    %load/vec4 v0x12b3c59f0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3c61f0_0, 0, 25;
    %load/vec4 v0x12b3c55a0_0;
    %store/vec4 v0x12b3c6150_0, 0, 1;
    %jmp T_31.26;
T_31.25 ;
    %load/vec4 v0x12b3c59f0_0;
    %load/vec4 v0x12b3c5440_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.27, 5;
    %load/vec4 v0x12b3c5440_0;
    %pad/u 25;
    %load/vec4 v0x12b3c59f0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3c61f0_0, 0, 25;
    %load/vec4 v0x12b3c55a0_0;
    %store/vec4 v0x12b3c6150_0, 0, 1;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v0x12b3c59f0_0;
    %pad/u 25;
    %load/vec4 v0x12b3c5440_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3c61f0_0, 0, 25;
    %load/vec4 v0x12b3c5b40_0;
    %store/vec4 v0x12b3c6150_0, 0, 1;
T_31.28 ;
T_31.26 ;
    %load/vec4 v0x12b3c5ea0_0;
    %store/vec4 v0x12b3c60a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3c5f50_0, 0, 1;
    %load/vec4 v0x12b3c61f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.29, 8;
    %load/vec4 v0x12b3c61f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3c61f0_0, 0, 25;
    %load/vec4 v0x12b3c60a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3c60a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c5f50_0, 0, 1;
    %jmp T_31.30;
T_31.29 ;
    %load/vec4 v0x12b3c61f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c5f50_0, 0, 1;
T_31.31 ;
T_31.30 ;
    %load/vec4 v0x12b3c5f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3c5e10_0, 0, 32;
T_31.35 ;
    %load/vec4 v0x12b3c5e10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_31.36, 5;
    %load/vec4 v0x12b3c61f0_0;
    %load/vec4 v0x12b3c5e10_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.39, 9;
    %load/vec4 v0x12b3c5f50_0;
    %nor/r;
    %and;
T_31.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.37, 8;
    %load/vec4 v0x12b3c61f0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3c5e10_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3c61f0_0, 0, 25;
    %load/vec4 v0x12b3c60a0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3c5e10_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3c60a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3c5f50_0, 0, 1;
T_31.37 ;
    %load/vec4 v0x12b3c5e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3c5e10_0, 0, 32;
    %jmp T_31.35;
T_31.36 ;
T_31.33 ;
    %load/vec4 v0x12b3c61f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.41;
T_31.40 ;
    %load/vec4 v0x12b3c60a0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.42, 5;
    %load/vec4 v0x12b3c6150_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.43;
T_31.42 ;
    %load/vec4 v0x12b3c60a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_31.44, 4;
    %load/vec4 v0x12b3c6150_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
    %jmp T_31.45;
T_31.44 ;
    %load/vec4 v0x12b3c6150_0;
    %load/vec4 v0x12b3c60a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3c61f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3c5ff0_0, 0, 32;
T_31.45 ;
T_31.43 ;
T_31.41 ;
T_31.18 ;
T_31.16 ;
T_31.13 ;
T_31.11 ;
T_31.9 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12b3c2bd0;
T_32 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3c7db0_0;
    %flag_set/vec4 8;
    %jmp/1 T_32.2, 8;
    %load/vec4 v0x12b3c75f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.2;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c7750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c78b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c7d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c7bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c7a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c7e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c7fd0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x12b3c7b10_0;
    %assign/vec4 v0x12b3c7bb0_0, 0;
    %load/vec4 v0x12b3c79d0_0;
    %assign/vec4 v0x12b3c7a70_0, 0;
    %load/vec4 v0x12b3c7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.3, 8;
    %load/vec4 v0x12b3c7c50_0;
    %assign/vec4 v0x12b3c7fd0_0, 0;
    %load/vec4 v0x12b3c7c50_0;
    %assign/vec4 v0x12b3c7d00_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c7d00_0, 0;
T_32.4 ;
    %load/vec4 v0x12b3c79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x12b3c7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %load/vec4 v0x12b3c7c50_0;
    %assign/vec4 v0x12b3c7e40_0, 0;
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x12b3c7fd0_0;
    %assign/vec4 v0x12b3c7e40_0, 0;
T_32.8 ;
T_32.5 ;
    %load/vec4 v0x12b3c7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x12b3c76c0_0;
    %assign/vec4 v0x12b3c7750_0, 0;
    %load/vec4 v0x12b3c73d0_0;
    %assign/vec4 v0x12b3c78b0_0, 0;
    %jmp T_32.10;
T_32.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3c7bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3c78b0_0, 0;
T_32.10 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x12b3cc070;
T_33 ;
    %wait E_0x12b3cc4f0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3cc540_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3cc6b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3cc810_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3cc9b0_0, 0, 24;
    %load/vec4 v0x12b3cc540_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3cc600_0, 0, 10;
    %load/vec4 v0x12b3cc810_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3cc900_0, 0, 10;
    %load/vec4 v0x12b3cc540_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3cc770_0, 0, 1;
    %load/vec4 v0x12b3cc810_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3cca60_0, 0, 1;
    %load/vec4 v0x12b3cc600_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.3, 4;
    %load/vec4 v0x12b3cc6b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.3;
    %flag_set/vec4 8;
    %jmp/1 T_33.2, 8;
    %load/vec4 v0x12b3cc900_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.4, 4;
    %load/vec4 v0x12b3cc9b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_33.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.2;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12b3cc600_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.5, 4;
    %load/vec4 v0x12b3cc900_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.9, 4;
    %load/vec4 v0x12b3cc9b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
    %jmp T_33.8;
T_33.7 ;
    %load/vec4 v0x12b3cc770_0;
    %load/vec4 v0x12b3cca60_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
T_33.8 ;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x12b3cc900_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_33.10, 4;
    %load/vec4 v0x12b3cc600_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.14, 4;
    %load/vec4 v0x12b3cc6b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x12b3cc770_0;
    %load/vec4 v0x12b3cca60_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
T_33.13 ;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x12b3cc600_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.17, 4;
    %load/vec4 v0x12b3cc6b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.15, 8;
    %load/vec4 v0x12b3cc770_0;
    %load/vec4 v0x12b3cca60_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
    %jmp T_33.16;
T_33.15 ;
    %load/vec4 v0x12b3cc900_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.20, 4;
    %load/vec4 v0x12b3cc9b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.18, 8;
    %load/vec4 v0x12b3cc770_0;
    %load/vec4 v0x12b3cca60_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cccb0_0, 0, 32;
    %jmp T_33.19;
T_33.18 ;
    %load/vec4 v0x12b3cc600_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3cc600_0, 0, 10;
    %jmp T_33.22;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cc6b0_0, 4, 1;
T_33.22 ;
    %load/vec4 v0x12b3cc900_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_33.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3cc900_0, 0, 10;
    %jmp T_33.24;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cc9b0_0, 4, 1;
T_33.24 ;
    %load/vec4 v0x12b3cc6b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.25, 8;
    %load/vec4 v0x12b3cc6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3cc6b0_0, 0, 24;
    %load/vec4 v0x12b3cc600_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3cc600_0, 0, 10;
T_33.25 ;
    %load/vec4 v0x12b3cc9b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.27, 8;
    %load/vec4 v0x12b3cc9b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3cc9b0_0, 0, 24;
    %load/vec4 v0x12b3cc900_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3cc900_0, 0, 10;
T_33.27 ;
    %load/vec4 v0x12b3cc770_0;
    %load/vec4 v0x12b3cca60_0;
    %xor;
    %store/vec4 v0x12b3ccfc0_0, 0, 1;
    %load/vec4 v0x12b3cc600_0;
    %load/vec4 v0x12b3cc900_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3cce90_0, 0, 10;
    %load/vec4 v0x12b3cc6b0_0;
    %pad/u 50;
    %load/vec4 v0x12b3cc9b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3ccc10_0, 0, 50;
    %load/vec4 v0x12b3ccc10_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3ccf20_0, 0, 24;
    %load/vec4 v0x12b3ccc10_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3ccb00_0, 0, 1;
    %load/vec4 v0x12b3ccc10_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3ccd70_0, 0, 1;
    %load/vec4 v0x12b3ccc10_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3cce00_0, 0, 1;
    %load/vec4 v0x12b3cce90_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_33.29, 5;
    %load/vec4 v0x12b3cce90_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3cce90_0;
    %sub;
    %add;
    %store/vec4 v0x12b3cce90_0, 0, 10;
    %load/vec4 v0x12b3ccf20_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3cce90_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3ccf20_0, 0, 24;
    %load/vec4 v0x12b3ccf20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3ccb00_0, 0, 1;
    %load/vec4 v0x12b3ccb00_0;
    %store/vec4 v0x12b3ccd70_0, 0, 1;
    %load/vec4 v0x12b3cce00_0;
    %load/vec4 v0x12b3ccd70_0;
    %or;
    %store/vec4 v0x12b3cce00_0, 0, 1;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v0x12b3ccf20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.31, 4;
    %load/vec4 v0x12b3cce90_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3cce90_0, 0, 10;
    %load/vec4 v0x12b3ccf20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3ccf20_0, 0, 24;
    %load/vec4 v0x12b3ccb00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3ccf20_0, 4, 1;
    %load/vec4 v0x12b3ccd70_0;
    %store/vec4 v0x12b3ccb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3ccd70_0, 0, 1;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v0x12b3ccb00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.35, 9;
    %load/vec4 v0x12b3ccd70_0;
    %load/vec4 v0x12b3cce00_0;
    %or;
    %load/vec4 v0x12b3ccf20_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_33.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.33, 8;
    %load/vec4 v0x12b3ccf20_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3ccf20_0, 0, 24;
    %load/vec4 v0x12b3ccf20_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_33.36, 4;
    %load/vec4 v0x12b3cce90_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3cce90_0, 0, 10;
T_33.36 ;
T_33.33 ;
T_33.32 ;
T_33.30 ;
    %load/vec4 v0x12b3ccf20_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 23;
    %load/vec4 v0x12b3cce90_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 8;
    %load/vec4 v0x12b3ccfc0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 1;
    %load/vec4 v0x12b3cce90_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_33.40, 4;
    %load/vec4 v0x12b3ccf20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 8;
T_33.38 ;
    %load/vec4 v0x12b3cce90_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_33.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 8;
    %load/vec4 v0x12b3ccfc0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3cccb0_0, 4, 1;
T_33.41 ;
T_33.19 ;
T_33.16 ;
T_33.11 ;
T_33.6 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12b3c9290;
T_34 ;
Ewait_11 .event/or E_0x12b3c9460, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x12b3cb290_0;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x12b3cb820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12b3cb0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.5, 9;
    %load/vec4 v0x12b3cb620_0;
    %and;
T_34.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.3, 8;
    %load/vec4 v0x12b3cb320_0;
    %load/vec4 v0x12b3cb8c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_34.6, 8;
    %load/vec4 v0x12b3cb320_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_34.7, 8;
T_34.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_34.7, 8;
 ; End of false expr.
    %blend;
T_34.7;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x12b3cb0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %load/vec4 v0x12b3cb320_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x12b3cb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.10, 8;
    %load/vec4 v0x12b3cb8c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0x12b3cb3c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.14, 9;
    %load/vec4 v0x12b3cb960_0;
    %and;
T_34.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.12, 8;
    %load/vec4 v0x12b3cb320_0;
    %load/vec4 v0x12b3cb8c0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v0x12b3cb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %load/vec4 v0x12b3cb460_0;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.16;
T_34.15 ;
    %load/vec4 v0x12b3cb960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %load/vec4 v0x12b3caf40_0;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.18;
T_34.17 ;
    %load/vec4 v0x12b3cb000_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3cb130_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.20, 8;
T_34.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3cb130_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.20, 8;
 ; End of false expr.
    %blend;
T_34.20;
    %store/vec4 v0x12b3cb1c0_0, 0, 24;
    %load/vec4 v0x12b3cb570_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3cb6c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_34.22, 8;
T_34.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3cb6c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_34.22, 8;
 ; End of false expr.
    %blend;
T_34.22;
    %store/vec4 v0x12b3cb770_0, 0, 24;
    %load/vec4 v0x12b3cb570_0;
    %load/vec4 v0x12b3cb000_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.23, 5;
    %load/vec4 v0x12b3cb000_0;
    %store/vec4 v0x12b3cbc20_0, 0, 8;
    %load/vec4 v0x12b3cb000_0;
    %load/vec4 v0x12b3cb570_0;
    %sub;
    %store/vec4 v0x12b3cba00_0, 0, 8;
    %load/vec4 v0x12b3cb770_0;
    %ix/getv 4, v0x12b3cba00_0;
    %shiftr 4;
    %store/vec4 v0x12b3cb770_0, 0, 24;
    %jmp T_34.24;
T_34.23 ;
    %load/vec4 v0x12b3cb570_0;
    %store/vec4 v0x12b3cbc20_0, 0, 8;
    %load/vec4 v0x12b3cb570_0;
    %load/vec4 v0x12b3cb000_0;
    %sub;
    %store/vec4 v0x12b3cba00_0, 0, 8;
    %load/vec4 v0x12b3cb1c0_0;
    %ix/getv 4, v0x12b3cba00_0;
    %shiftr 4;
    %store/vec4 v0x12b3cb1c0_0, 0, 24;
T_34.24 ;
    %load/vec4 v0x12b3cb320_0;
    %load/vec4 v0x12b3cb8c0_0;
    %cmp/e;
    %jmp/0xz  T_34.25, 4;
    %load/vec4 v0x12b3cb1c0_0;
    %pad/u 25;
    %load/vec4 v0x12b3cb770_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3cbf70_0, 0, 25;
    %load/vec4 v0x12b3cb320_0;
    %store/vec4 v0x12b3cbed0_0, 0, 1;
    %jmp T_34.26;
T_34.25 ;
    %load/vec4 v0x12b3cb770_0;
    %load/vec4 v0x12b3cb1c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.27, 5;
    %load/vec4 v0x12b3cb1c0_0;
    %pad/u 25;
    %load/vec4 v0x12b3cb770_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3cbf70_0, 0, 25;
    %load/vec4 v0x12b3cb320_0;
    %store/vec4 v0x12b3cbed0_0, 0, 1;
    %jmp T_34.28;
T_34.27 ;
    %load/vec4 v0x12b3cb770_0;
    %pad/u 25;
    %load/vec4 v0x12b3cb1c0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3cbf70_0, 0, 25;
    %load/vec4 v0x12b3cb8c0_0;
    %store/vec4 v0x12b3cbed0_0, 0, 1;
T_34.28 ;
T_34.26 ;
    %load/vec4 v0x12b3cbc20_0;
    %store/vec4 v0x12b3cbe20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3cbcd0_0, 0, 1;
    %load/vec4 v0x12b3cbf70_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.29, 8;
    %load/vec4 v0x12b3cbf70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3cbf70_0, 0, 25;
    %load/vec4 v0x12b3cbe20_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3cbe20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3cbcd0_0, 0, 1;
    %jmp T_34.30;
T_34.29 ;
    %load/vec4 v0x12b3cbf70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3cbcd0_0, 0, 1;
T_34.31 ;
T_34.30 ;
    %load/vec4 v0x12b3cbcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3cbb90_0, 0, 32;
T_34.35 ;
    %load/vec4 v0x12b3cbb90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_34.36, 5;
    %load/vec4 v0x12b3cbf70_0;
    %load/vec4 v0x12b3cbb90_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.39, 9;
    %load/vec4 v0x12b3cbcd0_0;
    %nor/r;
    %and;
T_34.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.37, 8;
    %load/vec4 v0x12b3cbf70_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3cbb90_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3cbf70_0, 0, 25;
    %load/vec4 v0x12b3cbe20_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3cbb90_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3cbe20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3cbcd0_0, 0, 1;
T_34.37 ;
    %load/vec4 v0x12b3cbb90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3cbb90_0, 0, 32;
    %jmp T_34.35;
T_34.36 ;
T_34.33 ;
    %load/vec4 v0x12b3cbf70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.41;
T_34.40 ;
    %load/vec4 v0x12b3cbe20_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_34.42, 5;
    %load/vec4 v0x12b3cbed0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.43;
T_34.42 ;
    %load/vec4 v0x12b3cbe20_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_34.44, 4;
    %load/vec4 v0x12b3cbed0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3cbd70_0, 0, 32;
    %jmp T_34.45;
T_34.44 ;
    %load/vec4 v0x12b3cbed0_0;
    %load/vec4 v0x12b3cbe20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3cbf70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3cbd70_0, 0, 32;
T_34.45 ;
T_34.43 ;
T_34.41 ;
T_34.18 ;
T_34.16 ;
T_34.13 ;
T_34.11 ;
T_34.9 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12b3c8940;
T_35 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3cdb30_0;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x12b3cd370_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cd4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cd630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cda80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3cd930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3cd7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cdbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cdd50_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x12b3cd890_0;
    %assign/vec4 v0x12b3cd930_0, 0;
    %load/vec4 v0x12b3cd750_0;
    %assign/vec4 v0x12b3cd7f0_0, 0;
    %load/vec4 v0x12b3cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.3, 8;
    %load/vec4 v0x12b3cd9d0_0;
    %assign/vec4 v0x12b3cdd50_0, 0;
    %load/vec4 v0x12b3cd9d0_0;
    %assign/vec4 v0x12b3cda80_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cda80_0, 0;
T_35.4 ;
    %load/vec4 v0x12b3cd750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %load/vec4 v0x12b3cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0x12b3cd9d0_0;
    %assign/vec4 v0x12b3cdbc0_0, 0;
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x12b3cdd50_0;
    %assign/vec4 v0x12b3cdbc0_0, 0;
T_35.8 ;
T_35.5 ;
    %load/vec4 v0x12b3cd890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v0x12b3cd440_0;
    %assign/vec4 v0x12b3cd4d0_0, 0;
    %load/vec4 v0x12b3cd150_0;
    %assign/vec4 v0x12b3cd630_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3cd930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3cd630_0, 0;
T_35.10 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x12b3d2060;
T_36 ;
    %wait E_0x12b3d24e0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d2530_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d26a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d2800_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d29a0_0, 0, 24;
    %load/vec4 v0x12b3d2530_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3d25f0_0, 0, 10;
    %load/vec4 v0x12b3d2800_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3d28f0_0, 0, 10;
    %load/vec4 v0x12b3d2530_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3d2760_0, 0, 1;
    %load/vec4 v0x12b3d2800_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3d2a50_0, 0, 1;
    %load/vec4 v0x12b3d25f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0x12b3d26a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v0x12b3d28f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0x12b3d29a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x12b3d25f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.5, 4;
    %load/vec4 v0x12b3d28f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.9, 4;
    %load/vec4 v0x12b3d29a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
    %jmp T_36.8;
T_36.7 ;
    %load/vec4 v0x12b3d2760_0;
    %load/vec4 v0x12b3d2a50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
T_36.8 ;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v0x12b3d28f0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %load/vec4 v0x12b3d25f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.14, 4;
    %load/vec4 v0x12b3d26a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x12b3d2760_0;
    %load/vec4 v0x12b3d2a50_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
T_36.13 ;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x12b3d25f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.17, 4;
    %load/vec4 v0x12b3d26a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.15, 8;
    %load/vec4 v0x12b3d2760_0;
    %load/vec4 v0x12b3d2a50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
    %jmp T_36.16;
T_36.15 ;
    %load/vec4 v0x12b3d28f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.20, 4;
    %load/vec4 v0x12b3d29a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.18, 8;
    %load/vec4 v0x12b3d2760_0;
    %load/vec4 v0x12b3d2a50_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d2ca0_0, 0, 32;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0x12b3d25f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3d25f0_0, 0, 10;
    %jmp T_36.22;
T_36.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d26a0_0, 4, 1;
T_36.22 ;
    %load/vec4 v0x12b3d28f0_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_36.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3d28f0_0, 0, 10;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d29a0_0, 4, 1;
T_36.24 ;
    %load/vec4 v0x12b3d26a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.25, 8;
    %load/vec4 v0x12b3d26a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d26a0_0, 0, 24;
    %load/vec4 v0x12b3d25f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d25f0_0, 0, 10;
T_36.25 ;
    %load/vec4 v0x12b3d29a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.27, 8;
    %load/vec4 v0x12b3d29a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d29a0_0, 0, 24;
    %load/vec4 v0x12b3d28f0_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d28f0_0, 0, 10;
T_36.27 ;
    %load/vec4 v0x12b3d2760_0;
    %load/vec4 v0x12b3d2a50_0;
    %xor;
    %store/vec4 v0x12b3d2fb0_0, 0, 1;
    %load/vec4 v0x12b3d25f0_0;
    %load/vec4 v0x12b3d28f0_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3d2e80_0, 0, 10;
    %load/vec4 v0x12b3d26a0_0;
    %pad/u 50;
    %load/vec4 v0x12b3d29a0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3d2c00_0, 0, 50;
    %load/vec4 v0x12b3d2c00_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3d2f10_0, 0, 24;
    %load/vec4 v0x12b3d2c00_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3d2af0_0, 0, 1;
    %load/vec4 v0x12b3d2c00_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3d2d60_0, 0, 1;
    %load/vec4 v0x12b3d2c00_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3d2df0_0, 0, 1;
    %load/vec4 v0x12b3d2e80_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_36.29, 5;
    %load/vec4 v0x12b3d2e80_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3d2e80_0;
    %sub;
    %add;
    %store/vec4 v0x12b3d2e80_0, 0, 10;
    %load/vec4 v0x12b3d2f10_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3d2e80_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3d2f10_0, 0, 24;
    %load/vec4 v0x12b3d2f10_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3d2af0_0, 0, 1;
    %load/vec4 v0x12b3d2af0_0;
    %store/vec4 v0x12b3d2d60_0, 0, 1;
    %load/vec4 v0x12b3d2df0_0;
    %load/vec4 v0x12b3d2d60_0;
    %or;
    %store/vec4 v0x12b3d2df0_0, 0, 1;
    %jmp T_36.30;
T_36.29 ;
    %load/vec4 v0x12b3d2f10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.31, 4;
    %load/vec4 v0x12b3d2e80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d2e80_0, 0, 10;
    %load/vec4 v0x12b3d2f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d2f10_0, 0, 24;
    %load/vec4 v0x12b3d2af0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2f10_0, 4, 1;
    %load/vec4 v0x12b3d2d60_0;
    %store/vec4 v0x12b3d2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3d2d60_0, 0, 1;
    %jmp T_36.32;
T_36.31 ;
    %load/vec4 v0x12b3d2af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.35, 9;
    %load/vec4 v0x12b3d2d60_0;
    %load/vec4 v0x12b3d2df0_0;
    %or;
    %load/vec4 v0x12b3d2f10_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_36.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.33, 8;
    %load/vec4 v0x12b3d2f10_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3d2f10_0, 0, 24;
    %load/vec4 v0x12b3d2f10_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_36.36, 4;
    %load/vec4 v0x12b3d2e80_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3d2e80_0, 0, 10;
T_36.36 ;
T_36.33 ;
T_36.32 ;
T_36.30 ;
    %load/vec4 v0x12b3d2f10_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 23;
    %load/vec4 v0x12b3d2e80_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 8;
    %load/vec4 v0x12b3d2fb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 1;
    %load/vec4 v0x12b3d2e80_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_36.40, 4;
    %load/vec4 v0x12b3d2f10_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 8;
T_36.38 ;
    %load/vec4 v0x12b3d2e80_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 8;
    %load/vec4 v0x12b3d2fb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d2ca0_0, 4, 1;
T_36.41 ;
T_36.19 ;
T_36.16 ;
T_36.11 ;
T_36.6 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12b3cf280;
T_37 ;
Ewait_12 .event/or E_0x12b3cf450, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x12b3d1280_0;
    %flag_set/vec4 8;
    %jmp/1 T_37.2, 8;
    %load/vec4 v0x12b3d1810_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_37.2;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12b3d1090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.5, 9;
    %load/vec4 v0x12b3d1610_0;
    %and;
T_37.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.3, 8;
    %load/vec4 v0x12b3d1310_0;
    %load/vec4 v0x12b3d18b0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_37.6, 8;
    %load/vec4 v0x12b3d1310_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_37.7, 8;
T_37.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_37.7, 8;
 ; End of false expr.
    %blend;
T_37.7;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0x12b3d1090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x12b3d1310_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x12b3d1610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v0x12b3d18b0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x12b3d13b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.14, 9;
    %load/vec4 v0x12b3d1950_0;
    %and;
T_37.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %load/vec4 v0x12b3d1310_0;
    %load/vec4 v0x12b3d18b0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x12b3d13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.15, 8;
    %load/vec4 v0x12b3d1450_0;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.16;
T_37.15 ;
    %load/vec4 v0x12b3d1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.17, 8;
    %load/vec4 v0x12b3d0f30_0;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x12b3d0ff0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d1120_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.20, 8;
T_37.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3d1120_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.20, 8;
 ; End of false expr.
    %blend;
T_37.20;
    %store/vec4 v0x12b3d11b0_0, 0, 24;
    %load/vec4 v0x12b3d1560_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_37.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d16b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_37.22, 8;
T_37.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3d16b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_37.22, 8;
 ; End of false expr.
    %blend;
T_37.22;
    %store/vec4 v0x12b3d1760_0, 0, 24;
    %load/vec4 v0x12b3d1560_0;
    %load/vec4 v0x12b3d0ff0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.23, 5;
    %load/vec4 v0x12b3d0ff0_0;
    %store/vec4 v0x12b3d1c10_0, 0, 8;
    %load/vec4 v0x12b3d0ff0_0;
    %load/vec4 v0x12b3d1560_0;
    %sub;
    %store/vec4 v0x12b3d19f0_0, 0, 8;
    %load/vec4 v0x12b3d1760_0;
    %ix/getv 4, v0x12b3d19f0_0;
    %shiftr 4;
    %store/vec4 v0x12b3d1760_0, 0, 24;
    %jmp T_37.24;
T_37.23 ;
    %load/vec4 v0x12b3d1560_0;
    %store/vec4 v0x12b3d1c10_0, 0, 8;
    %load/vec4 v0x12b3d1560_0;
    %load/vec4 v0x12b3d0ff0_0;
    %sub;
    %store/vec4 v0x12b3d19f0_0, 0, 8;
    %load/vec4 v0x12b3d11b0_0;
    %ix/getv 4, v0x12b3d19f0_0;
    %shiftr 4;
    %store/vec4 v0x12b3d11b0_0, 0, 24;
T_37.24 ;
    %load/vec4 v0x12b3d1310_0;
    %load/vec4 v0x12b3d18b0_0;
    %cmp/e;
    %jmp/0xz  T_37.25, 4;
    %load/vec4 v0x12b3d11b0_0;
    %pad/u 25;
    %load/vec4 v0x12b3d1760_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3d1f60_0, 0, 25;
    %load/vec4 v0x12b3d1310_0;
    %store/vec4 v0x12b3d1ec0_0, 0, 1;
    %jmp T_37.26;
T_37.25 ;
    %load/vec4 v0x12b3d1760_0;
    %load/vec4 v0x12b3d11b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.27, 5;
    %load/vec4 v0x12b3d11b0_0;
    %pad/u 25;
    %load/vec4 v0x12b3d1760_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3d1f60_0, 0, 25;
    %load/vec4 v0x12b3d1310_0;
    %store/vec4 v0x12b3d1ec0_0, 0, 1;
    %jmp T_37.28;
T_37.27 ;
    %load/vec4 v0x12b3d1760_0;
    %pad/u 25;
    %load/vec4 v0x12b3d11b0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3d1f60_0, 0, 25;
    %load/vec4 v0x12b3d18b0_0;
    %store/vec4 v0x12b3d1ec0_0, 0, 1;
T_37.28 ;
T_37.26 ;
    %load/vec4 v0x12b3d1c10_0;
    %store/vec4 v0x12b3d1e10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3d1cc0_0, 0, 1;
    %load/vec4 v0x12b3d1f60_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.29, 8;
    %load/vec4 v0x12b3d1f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3d1f60_0, 0, 25;
    %load/vec4 v0x12b3d1e10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3d1e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d1cc0_0, 0, 1;
    %jmp T_37.30;
T_37.29 ;
    %load/vec4 v0x12b3d1f60_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d1cc0_0, 0, 1;
T_37.31 ;
T_37.30 ;
    %load/vec4 v0x12b3d1cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3d1b80_0, 0, 32;
T_37.35 ;
    %load/vec4 v0x12b3d1b80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_37.36, 5;
    %load/vec4 v0x12b3d1f60_0;
    %load/vec4 v0x12b3d1b80_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.39, 9;
    %load/vec4 v0x12b3d1cc0_0;
    %nor/r;
    %and;
T_37.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.37, 8;
    %load/vec4 v0x12b3d1f60_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3d1b80_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3d1f60_0, 0, 25;
    %load/vec4 v0x12b3d1e10_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3d1b80_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3d1e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d1cc0_0, 0, 1;
T_37.37 ;
    %load/vec4 v0x12b3d1b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3d1b80_0, 0, 32;
    %jmp T_37.35;
T_37.36 ;
T_37.33 ;
    %load/vec4 v0x12b3d1f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.41;
T_37.40 ;
    %load/vec4 v0x12b3d1e10_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.42, 5;
    %load/vec4 v0x12b3d1ec0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.43;
T_37.42 ;
    %load/vec4 v0x12b3d1e10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.44, 4;
    %load/vec4 v0x12b3d1ec0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d1d60_0, 0, 32;
    %jmp T_37.45;
T_37.44 ;
    %load/vec4 v0x12b3d1ec0_0;
    %load/vec4 v0x12b3d1e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3d1f60_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d1d60_0, 0, 32;
T_37.45 ;
T_37.43 ;
T_37.41 ;
T_37.18 ;
T_37.16 ;
T_37.13 ;
T_37.11 ;
T_37.9 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12b3ce930;
T_38 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3d3b20_0;
    %flag_set/vec4 8;
    %jmp/1 T_38.2, 8;
    %load/vec4 v0x12b3d3360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_38.2;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d34c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d3920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d37e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3d40_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x12b3d3880_0;
    %assign/vec4 v0x12b3d3920_0, 0;
    %load/vec4 v0x12b3d3740_0;
    %assign/vec4 v0x12b3d37e0_0, 0;
    %load/vec4 v0x12b3d32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.3, 8;
    %load/vec4 v0x12b3d39c0_0;
    %assign/vec4 v0x12b3d3d40_0, 0;
    %load/vec4 v0x12b3d39c0_0;
    %assign/vec4 v0x12b3d3a70_0, 0;
    %jmp T_38.4;
T_38.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3a70_0, 0;
T_38.4 ;
    %load/vec4 v0x12b3d3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v0x12b3d32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.7, 8;
    %load/vec4 v0x12b3d39c0_0;
    %assign/vec4 v0x12b3d3bb0_0, 0;
    %jmp T_38.8;
T_38.7 ;
    %load/vec4 v0x12b3d3d40_0;
    %assign/vec4 v0x12b3d3bb0_0, 0;
T_38.8 ;
T_38.5 ;
    %load/vec4 v0x12b3d3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.9, 8;
    %load/vec4 v0x12b3d3430_0;
    %assign/vec4 v0x12b3d34c0_0, 0;
    %load/vec4 v0x12b3d3140_0;
    %assign/vec4 v0x12b3d3620_0, 0;
    %jmp T_38.10;
T_38.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d3920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d3620_0, 0;
T_38.10 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12b3d7de0;
T_39 ;
    %wait E_0x12b3d8260;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d82b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d8420_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d8580_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d8720_0, 0, 24;
    %load/vec4 v0x12b3d82b0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3d8370_0, 0, 10;
    %load/vec4 v0x12b3d8580_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3d8670_0, 0, 10;
    %load/vec4 v0x12b3d82b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3d84e0_0, 0, 1;
    %load/vec4 v0x12b3d8580_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3d87d0_0, 0, 1;
    %load/vec4 v0x12b3d8370_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.3, 4;
    %load/vec4 v0x12b3d8420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.3;
    %flag_set/vec4 8;
    %jmp/1 T_39.2, 8;
    %load/vec4 v0x12b3d8670_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.4, 4;
    %load/vec4 v0x12b3d8720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_39.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_39.2;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x12b3d8370_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v0x12b3d8670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.9, 4;
    %load/vec4 v0x12b3d8720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x12b3d84e0_0;
    %load/vec4 v0x12b3d87d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
T_39.8 ;
    %jmp T_39.6;
T_39.5 ;
    %load/vec4 v0x12b3d8670_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_39.10, 4;
    %load/vec4 v0x12b3d8370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.14, 4;
    %load/vec4 v0x12b3d8420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v0x12b3d84e0_0;
    %load/vec4 v0x12b3d87d0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
T_39.13 ;
    %jmp T_39.11;
T_39.10 ;
    %load/vec4 v0x12b3d8370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.17, 4;
    %load/vec4 v0x12b3d8420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.15, 8;
    %load/vec4 v0x12b3d84e0_0;
    %load/vec4 v0x12b3d87d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0x12b3d8670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.20, 4;
    %load/vec4 v0x12b3d8720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.18, 8;
    %load/vec4 v0x12b3d84e0_0;
    %load/vec4 v0x12b3d87d0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d8a20_0, 0, 32;
    %jmp T_39.19;
T_39.18 ;
    %load/vec4 v0x12b3d8370_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3d8370_0, 0, 10;
    %jmp T_39.22;
T_39.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8420_0, 4, 1;
T_39.22 ;
    %load/vec4 v0x12b3d8670_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_39.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3d8670_0, 0, 10;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8720_0, 4, 1;
T_39.24 ;
    %load/vec4 v0x12b3d8420_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.25, 8;
    %load/vec4 v0x12b3d8420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d8420_0, 0, 24;
    %load/vec4 v0x12b3d8370_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d8370_0, 0, 10;
T_39.25 ;
    %load/vec4 v0x12b3d8720_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.27, 8;
    %load/vec4 v0x12b3d8720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d8720_0, 0, 24;
    %load/vec4 v0x12b3d8670_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d8670_0, 0, 10;
T_39.27 ;
    %load/vec4 v0x12b3d84e0_0;
    %load/vec4 v0x12b3d87d0_0;
    %xor;
    %store/vec4 v0x12b3d8d30_0, 0, 1;
    %load/vec4 v0x12b3d8370_0;
    %load/vec4 v0x12b3d8670_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3d8c00_0, 0, 10;
    %load/vec4 v0x12b3d8420_0;
    %pad/u 50;
    %load/vec4 v0x12b3d8720_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3d8980_0, 0, 50;
    %load/vec4 v0x12b3d8980_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3d8c90_0, 0, 24;
    %load/vec4 v0x12b3d8980_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3d8870_0, 0, 1;
    %load/vec4 v0x12b3d8980_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3d8ae0_0, 0, 1;
    %load/vec4 v0x12b3d8980_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3d8b70_0, 0, 1;
    %load/vec4 v0x12b3d8c00_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_39.29, 5;
    %load/vec4 v0x12b3d8c00_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3d8c00_0;
    %sub;
    %add;
    %store/vec4 v0x12b3d8c00_0, 0, 10;
    %load/vec4 v0x12b3d8c90_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3d8c00_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3d8c90_0, 0, 24;
    %load/vec4 v0x12b3d8c90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3d8870_0, 0, 1;
    %load/vec4 v0x12b3d8870_0;
    %store/vec4 v0x12b3d8ae0_0, 0, 1;
    %load/vec4 v0x12b3d8b70_0;
    %load/vec4 v0x12b3d8ae0_0;
    %or;
    %store/vec4 v0x12b3d8b70_0, 0, 1;
    %jmp T_39.30;
T_39.29 ;
    %load/vec4 v0x12b3d8c90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.31, 4;
    %load/vec4 v0x12b3d8c00_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3d8c00_0, 0, 10;
    %load/vec4 v0x12b3d8c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3d8c90_0, 0, 24;
    %load/vec4 v0x12b3d8870_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8c90_0, 4, 1;
    %load/vec4 v0x12b3d8ae0_0;
    %store/vec4 v0x12b3d8870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3d8ae0_0, 0, 1;
    %jmp T_39.32;
T_39.31 ;
    %load/vec4 v0x12b3d8870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.35, 9;
    %load/vec4 v0x12b3d8ae0_0;
    %load/vec4 v0x12b3d8b70_0;
    %or;
    %load/vec4 v0x12b3d8c90_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_39.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.33, 8;
    %load/vec4 v0x12b3d8c90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3d8c90_0, 0, 24;
    %load/vec4 v0x12b3d8c90_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_39.36, 4;
    %load/vec4 v0x12b3d8c00_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3d8c00_0, 0, 10;
T_39.36 ;
T_39.33 ;
T_39.32 ;
T_39.30 ;
    %load/vec4 v0x12b3d8c90_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 23;
    %load/vec4 v0x12b3d8c00_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 8;
    %load/vec4 v0x12b3d8d30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 1;
    %load/vec4 v0x12b3d8c00_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.40, 4;
    %load/vec4 v0x12b3d8c90_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 8;
T_39.38 ;
    %load/vec4 v0x12b3d8c00_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 8;
    %load/vec4 v0x12b3d8d30_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3d8a20_0, 4, 1;
T_39.41 ;
T_39.19 ;
T_39.16 ;
T_39.11 ;
T_39.6 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12b3d5000;
T_40 ;
Ewait_13 .event/or E_0x12b3d51d0, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x12b3d7000_0;
    %flag_set/vec4 8;
    %jmp/1 T_40.2, 8;
    %load/vec4 v0x12b3d7590_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_40.2;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12b3d6e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.5, 9;
    %load/vec4 v0x12b3d7390_0;
    %and;
T_40.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.3, 8;
    %load/vec4 v0x12b3d7090_0;
    %load/vec4 v0x12b3d7630_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_40.6, 8;
    %load/vec4 v0x12b3d7090_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_40.7, 8;
T_40.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_40.7, 8;
 ; End of false expr.
    %blend;
T_40.7;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x12b3d6e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %load/vec4 v0x12b3d7090_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x12b3d7390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %load/vec4 v0x12b3d7630_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.11;
T_40.10 ;
    %load/vec4 v0x12b3d7130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.14, 9;
    %load/vec4 v0x12b3d76d0_0;
    %and;
T_40.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0x12b3d7090_0;
    %load/vec4 v0x12b3d7630_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x12b3d7130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.15, 8;
    %load/vec4 v0x12b3d71d0_0;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.16;
T_40.15 ;
    %load/vec4 v0x12b3d76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.17, 8;
    %load/vec4 v0x12b3d6cb0_0;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.18;
T_40.17 ;
    %load/vec4 v0x12b3d6d70_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d6ea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.20, 8;
T_40.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3d6ea0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.20, 8;
 ; End of false expr.
    %blend;
T_40.20;
    %store/vec4 v0x12b3d6f30_0, 0, 24;
    %load/vec4 v0x12b3d72e0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_40.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3d7430_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_40.22, 8;
T_40.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3d7430_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_40.22, 8;
 ; End of false expr.
    %blend;
T_40.22;
    %store/vec4 v0x12b3d74e0_0, 0, 24;
    %load/vec4 v0x12b3d72e0_0;
    %load/vec4 v0x12b3d6d70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.23, 5;
    %load/vec4 v0x12b3d6d70_0;
    %store/vec4 v0x12b3d7990_0, 0, 8;
    %load/vec4 v0x12b3d6d70_0;
    %load/vec4 v0x12b3d72e0_0;
    %sub;
    %store/vec4 v0x12b3d7770_0, 0, 8;
    %load/vec4 v0x12b3d74e0_0;
    %ix/getv 4, v0x12b3d7770_0;
    %shiftr 4;
    %store/vec4 v0x12b3d74e0_0, 0, 24;
    %jmp T_40.24;
T_40.23 ;
    %load/vec4 v0x12b3d72e0_0;
    %store/vec4 v0x12b3d7990_0, 0, 8;
    %load/vec4 v0x12b3d72e0_0;
    %load/vec4 v0x12b3d6d70_0;
    %sub;
    %store/vec4 v0x12b3d7770_0, 0, 8;
    %load/vec4 v0x12b3d6f30_0;
    %ix/getv 4, v0x12b3d7770_0;
    %shiftr 4;
    %store/vec4 v0x12b3d6f30_0, 0, 24;
T_40.24 ;
    %load/vec4 v0x12b3d7090_0;
    %load/vec4 v0x12b3d7630_0;
    %cmp/e;
    %jmp/0xz  T_40.25, 4;
    %load/vec4 v0x12b3d6f30_0;
    %pad/u 25;
    %load/vec4 v0x12b3d74e0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3d7ce0_0, 0, 25;
    %load/vec4 v0x12b3d7090_0;
    %store/vec4 v0x12b3d7c40_0, 0, 1;
    %jmp T_40.26;
T_40.25 ;
    %load/vec4 v0x12b3d74e0_0;
    %load/vec4 v0x12b3d6f30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_40.27, 5;
    %load/vec4 v0x12b3d6f30_0;
    %pad/u 25;
    %load/vec4 v0x12b3d74e0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3d7ce0_0, 0, 25;
    %load/vec4 v0x12b3d7090_0;
    %store/vec4 v0x12b3d7c40_0, 0, 1;
    %jmp T_40.28;
T_40.27 ;
    %load/vec4 v0x12b3d74e0_0;
    %pad/u 25;
    %load/vec4 v0x12b3d6f30_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3d7ce0_0, 0, 25;
    %load/vec4 v0x12b3d7630_0;
    %store/vec4 v0x12b3d7c40_0, 0, 1;
T_40.28 ;
T_40.26 ;
    %load/vec4 v0x12b3d7990_0;
    %store/vec4 v0x12b3d7b90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3d7a40_0, 0, 1;
    %load/vec4 v0x12b3d7ce0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.29, 8;
    %load/vec4 v0x12b3d7ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3d7ce0_0, 0, 25;
    %load/vec4 v0x12b3d7b90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3d7b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d7a40_0, 0, 1;
    %jmp T_40.30;
T_40.29 ;
    %load/vec4 v0x12b3d7ce0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d7a40_0, 0, 1;
T_40.31 ;
T_40.30 ;
    %load/vec4 v0x12b3d7a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3d7900_0, 0, 32;
T_40.35 ;
    %load/vec4 v0x12b3d7900_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_40.36, 5;
    %load/vec4 v0x12b3d7ce0_0;
    %load/vec4 v0x12b3d7900_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.39, 9;
    %load/vec4 v0x12b3d7a40_0;
    %nor/r;
    %and;
T_40.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.37, 8;
    %load/vec4 v0x12b3d7ce0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3d7900_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3d7ce0_0, 0, 25;
    %load/vec4 v0x12b3d7b90_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3d7900_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3d7b90_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3d7a40_0, 0, 1;
T_40.37 ;
    %load/vec4 v0x12b3d7900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3d7900_0, 0, 32;
    %jmp T_40.35;
T_40.36 ;
T_40.33 ;
    %load/vec4 v0x12b3d7ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.41;
T_40.40 ;
    %load/vec4 v0x12b3d7b90_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.42, 5;
    %load/vec4 v0x12b3d7c40_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.43;
T_40.42 ;
    %load/vec4 v0x12b3d7b90_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.44, 4;
    %load/vec4 v0x12b3d7c40_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
    %jmp T_40.45;
T_40.44 ;
    %load/vec4 v0x12b3d7c40_0;
    %load/vec4 v0x12b3d7b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3d7ce0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3d7ae0_0, 0, 32;
T_40.45 ;
T_40.43 ;
T_40.41 ;
T_40.18 ;
T_40.16 ;
T_40.13 ;
T_40.11 ;
T_40.9 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12b3d46b0;
T_41 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3d98a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_41.2, 8;
    %load/vec4 v0x12b3d90e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.2;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d9240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d93a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d97f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d96a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d9560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d9930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d9ac0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x12b3d9600_0;
    %assign/vec4 v0x12b3d96a0_0, 0;
    %load/vec4 v0x12b3d94c0_0;
    %assign/vec4 v0x12b3d9560_0, 0;
    %load/vec4 v0x12b3d9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.3, 8;
    %load/vec4 v0x12b3d9740_0;
    %assign/vec4 v0x12b3d9ac0_0, 0;
    %load/vec4 v0x12b3d9740_0;
    %assign/vec4 v0x12b3d97f0_0, 0;
    %jmp T_41.4;
T_41.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d97f0_0, 0;
T_41.4 ;
    %load/vec4 v0x12b3d94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v0x12b3d9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %load/vec4 v0x12b3d9740_0;
    %assign/vec4 v0x12b3d9930_0, 0;
    %jmp T_41.8;
T_41.7 ;
    %load/vec4 v0x12b3d9ac0_0;
    %assign/vec4 v0x12b3d9930_0, 0;
T_41.8 ;
T_41.5 ;
    %load/vec4 v0x12b3d9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.9, 8;
    %load/vec4 v0x12b3d91b0_0;
    %assign/vec4 v0x12b3d9240_0, 0;
    %load/vec4 v0x12b3d8ec0_0;
    %assign/vec4 v0x12b3d93a0_0, 0;
    %jmp T_41.10;
T_41.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3d96a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3d93a0_0, 0;
T_41.10 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x12b3ddb70;
T_42 ;
    %wait E_0x12b3ddff0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3de040_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3de1b0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3de310_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3de4b0_0, 0, 24;
    %load/vec4 v0x12b3de040_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3de100_0, 0, 10;
    %load/vec4 v0x12b3de310_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3de400_0, 0, 10;
    %load/vec4 v0x12b3de040_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3de270_0, 0, 1;
    %load/vec4 v0x12b3de310_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3de560_0, 0, 1;
    %load/vec4 v0x12b3de100_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.3, 4;
    %load/vec4 v0x12b3de1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.3;
    %flag_set/vec4 8;
    %jmp/1 T_42.2, 8;
    %load/vec4 v0x12b3de400_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.4, 4;
    %load/vec4 v0x12b3de4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_42.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.2;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x12b3de100_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.5, 4;
    %load/vec4 v0x12b3de400_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.9, 4;
    %load/vec4 v0x12b3de4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v0x12b3de270_0;
    %load/vec4 v0x12b3de560_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
T_42.8 ;
    %jmp T_42.6;
T_42.5 ;
    %load/vec4 v0x12b3de400_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_42.10, 4;
    %load/vec4 v0x12b3de100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.14, 4;
    %load/vec4 v0x12b3de1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
    %jmp T_42.13;
T_42.12 ;
    %load/vec4 v0x12b3de270_0;
    %load/vec4 v0x12b3de560_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
T_42.13 ;
    %jmp T_42.11;
T_42.10 ;
    %load/vec4 v0x12b3de100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.17, 4;
    %load/vec4 v0x12b3de1b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.15, 8;
    %load/vec4 v0x12b3de270_0;
    %load/vec4 v0x12b3de560_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v0x12b3de400_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.20, 4;
    %load/vec4 v0x12b3de4b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.18, 8;
    %load/vec4 v0x12b3de270_0;
    %load/vec4 v0x12b3de560_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3de7b0_0, 0, 32;
    %jmp T_42.19;
T_42.18 ;
    %load/vec4 v0x12b3de100_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3de100_0, 0, 10;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de1b0_0, 4, 1;
T_42.22 ;
    %load/vec4 v0x12b3de400_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_42.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3de400_0, 0, 10;
    %jmp T_42.24;
T_42.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de4b0_0, 4, 1;
T_42.24 ;
    %load/vec4 v0x12b3de1b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.25, 8;
    %load/vec4 v0x12b3de1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3de1b0_0, 0, 24;
    %load/vec4 v0x12b3de100_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3de100_0, 0, 10;
T_42.25 ;
    %load/vec4 v0x12b3de4b0_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.27, 8;
    %load/vec4 v0x12b3de4b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3de4b0_0, 0, 24;
    %load/vec4 v0x12b3de400_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3de400_0, 0, 10;
T_42.27 ;
    %load/vec4 v0x12b3de270_0;
    %load/vec4 v0x12b3de560_0;
    %xor;
    %store/vec4 v0x12b3deac0_0, 0, 1;
    %load/vec4 v0x12b3de100_0;
    %load/vec4 v0x12b3de400_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3de990_0, 0, 10;
    %load/vec4 v0x12b3de1b0_0;
    %pad/u 50;
    %load/vec4 v0x12b3de4b0_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3de710_0, 0, 50;
    %load/vec4 v0x12b3de710_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3dea20_0, 0, 24;
    %load/vec4 v0x12b3de710_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3de600_0, 0, 1;
    %load/vec4 v0x12b3de710_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3de870_0, 0, 1;
    %load/vec4 v0x12b3de710_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3de900_0, 0, 1;
    %load/vec4 v0x12b3de990_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_42.29, 5;
    %load/vec4 v0x12b3de990_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3de990_0;
    %sub;
    %add;
    %store/vec4 v0x12b3de990_0, 0, 10;
    %load/vec4 v0x12b3dea20_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3de990_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3dea20_0, 0, 24;
    %load/vec4 v0x12b3dea20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3de600_0, 0, 1;
    %load/vec4 v0x12b3de600_0;
    %store/vec4 v0x12b3de870_0, 0, 1;
    %load/vec4 v0x12b3de900_0;
    %load/vec4 v0x12b3de870_0;
    %or;
    %store/vec4 v0x12b3de900_0, 0, 1;
    %jmp T_42.30;
T_42.29 ;
    %load/vec4 v0x12b3dea20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.31, 4;
    %load/vec4 v0x12b3de990_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3de990_0, 0, 10;
    %load/vec4 v0x12b3dea20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3dea20_0, 0, 24;
    %load/vec4 v0x12b3de600_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3dea20_0, 4, 1;
    %load/vec4 v0x12b3de870_0;
    %store/vec4 v0x12b3de600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3de870_0, 0, 1;
    %jmp T_42.32;
T_42.31 ;
    %load/vec4 v0x12b3de600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.35, 9;
    %load/vec4 v0x12b3de870_0;
    %load/vec4 v0x12b3de900_0;
    %or;
    %load/vec4 v0x12b3dea20_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_42.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.33, 8;
    %load/vec4 v0x12b3dea20_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3dea20_0, 0, 24;
    %load/vec4 v0x12b3dea20_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_42.36, 4;
    %load/vec4 v0x12b3de990_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3de990_0, 0, 10;
T_42.36 ;
T_42.33 ;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0x12b3dea20_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 23;
    %load/vec4 v0x12b3de990_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 8;
    %load/vec4 v0x12b3deac0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 1;
    %load/vec4 v0x12b3de990_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_42.40, 4;
    %load/vec4 v0x12b3dea20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_42.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 8;
T_42.38 ;
    %load/vec4 v0x12b3de990_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_42.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 8;
    %load/vec4 v0x12b3deac0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3de7b0_0, 4, 1;
T_42.41 ;
T_42.19 ;
T_42.16 ;
T_42.11 ;
T_42.6 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12b3dad90;
T_43 ;
Ewait_14 .event/or E_0x12b3daf60, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x12b3dcd90_0;
    %flag_set/vec4 8;
    %jmp/1 T_43.2, 8;
    %load/vec4 v0x12b3dd320_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.2;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x12b3dcba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.5, 9;
    %load/vec4 v0x12b3dd120_0;
    %and;
T_43.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.3, 8;
    %load/vec4 v0x12b3dce20_0;
    %load/vec4 v0x12b3dd3c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_43.6, 8;
    %load/vec4 v0x12b3dce20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_43.7, 8;
T_43.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_43.7, 8;
 ; End of false expr.
    %blend;
T_43.7;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0x12b3dcba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x12b3dce20_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x12b3dd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v0x12b3dd3c0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.11;
T_43.10 ;
    %load/vec4 v0x12b3dcec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.14, 9;
    %load/vec4 v0x12b3dd460_0;
    %and;
T_43.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %load/vec4 v0x12b3dce20_0;
    %load/vec4 v0x12b3dd3c0_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0x12b3dcec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.15, 8;
    %load/vec4 v0x12b3dcf60_0;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.16;
T_43.15 ;
    %load/vec4 v0x12b3dd460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.17, 8;
    %load/vec4 v0x12b3dca40_0;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.18;
T_43.17 ;
    %load/vec4 v0x12b3dcb00_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3dcc30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.20, 8;
T_43.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3dcc30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.20, 8;
 ; End of false expr.
    %blend;
T_43.20;
    %store/vec4 v0x12b3dccc0_0, 0, 24;
    %load/vec4 v0x12b3dd070_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_43.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3dd1c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_43.22, 8;
T_43.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3dd1c0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_43.22, 8;
 ; End of false expr.
    %blend;
T_43.22;
    %store/vec4 v0x12b3dd270_0, 0, 24;
    %load/vec4 v0x12b3dd070_0;
    %load/vec4 v0x12b3dcb00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.23, 5;
    %load/vec4 v0x12b3dcb00_0;
    %store/vec4 v0x12b3dd720_0, 0, 8;
    %load/vec4 v0x12b3dcb00_0;
    %load/vec4 v0x12b3dd070_0;
    %sub;
    %store/vec4 v0x12b3dd500_0, 0, 8;
    %load/vec4 v0x12b3dd270_0;
    %ix/getv 4, v0x12b3dd500_0;
    %shiftr 4;
    %store/vec4 v0x12b3dd270_0, 0, 24;
    %jmp T_43.24;
T_43.23 ;
    %load/vec4 v0x12b3dd070_0;
    %store/vec4 v0x12b3dd720_0, 0, 8;
    %load/vec4 v0x12b3dd070_0;
    %load/vec4 v0x12b3dcb00_0;
    %sub;
    %store/vec4 v0x12b3dd500_0, 0, 8;
    %load/vec4 v0x12b3dccc0_0;
    %ix/getv 4, v0x12b3dd500_0;
    %shiftr 4;
    %store/vec4 v0x12b3dccc0_0, 0, 24;
T_43.24 ;
    %load/vec4 v0x12b3dce20_0;
    %load/vec4 v0x12b3dd3c0_0;
    %cmp/e;
    %jmp/0xz  T_43.25, 4;
    %load/vec4 v0x12b3dccc0_0;
    %pad/u 25;
    %load/vec4 v0x12b3dd270_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3dda70_0, 0, 25;
    %load/vec4 v0x12b3dce20_0;
    %store/vec4 v0x12b3dd9d0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %load/vec4 v0x12b3dd270_0;
    %load/vec4 v0x12b3dccc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.27, 5;
    %load/vec4 v0x12b3dccc0_0;
    %pad/u 25;
    %load/vec4 v0x12b3dd270_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3dda70_0, 0, 25;
    %load/vec4 v0x12b3dce20_0;
    %store/vec4 v0x12b3dd9d0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %load/vec4 v0x12b3dd270_0;
    %pad/u 25;
    %load/vec4 v0x12b3dccc0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3dda70_0, 0, 25;
    %load/vec4 v0x12b3dd3c0_0;
    %store/vec4 v0x12b3dd9d0_0, 0, 1;
T_43.28 ;
T_43.26 ;
    %load/vec4 v0x12b3dd720_0;
    %store/vec4 v0x12b3dd920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3dd7d0_0, 0, 1;
    %load/vec4 v0x12b3dda70_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.29, 8;
    %load/vec4 v0x12b3dda70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3dda70_0, 0, 25;
    %load/vec4 v0x12b3dd920_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3dd920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3dd7d0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %load/vec4 v0x12b3dda70_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3dd7d0_0, 0, 1;
T_43.31 ;
T_43.30 ;
    %load/vec4 v0x12b3dd7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3dd690_0, 0, 32;
T_43.35 ;
    %load/vec4 v0x12b3dd690_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_43.36, 5;
    %load/vec4 v0x12b3dda70_0;
    %load/vec4 v0x12b3dd690_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.39, 9;
    %load/vec4 v0x12b3dd7d0_0;
    %nor/r;
    %and;
T_43.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.37, 8;
    %load/vec4 v0x12b3dda70_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3dd690_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3dda70_0, 0, 25;
    %load/vec4 v0x12b3dd920_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3dd690_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3dd920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3dd7d0_0, 0, 1;
T_43.37 ;
    %load/vec4 v0x12b3dd690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3dd690_0, 0, 32;
    %jmp T_43.35;
T_43.36 ;
T_43.33 ;
    %load/vec4 v0x12b3dda70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.41;
T_43.40 ;
    %load/vec4 v0x12b3dd920_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.42, 5;
    %load/vec4 v0x12b3dd9d0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.43;
T_43.42 ;
    %load/vec4 v0x12b3dd920_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_43.44, 4;
    %load/vec4 v0x12b3dd9d0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3dd870_0, 0, 32;
    %jmp T_43.45;
T_43.44 ;
    %load/vec4 v0x12b3dd9d0_0;
    %load/vec4 v0x12b3dd920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3dda70_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3dd870_0, 0, 32;
T_43.45 ;
T_43.43 ;
T_43.41 ;
T_43.18 ;
T_43.16 ;
T_43.13 ;
T_43.11 ;
T_43.9 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12b3da450;
T_44 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3df630_0;
    %flag_set/vec4 8;
    %jmp/1 T_44.2, 8;
    %load/vec4 v0x12b3dee70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.2;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3defd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3df430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3df2f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df850_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x12b3df390_0;
    %assign/vec4 v0x12b3df430_0, 0;
    %load/vec4 v0x12b3df250_0;
    %assign/vec4 v0x12b3df2f0_0, 0;
    %load/vec4 v0x12b3dede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.3, 8;
    %load/vec4 v0x12b3df4d0_0;
    %assign/vec4 v0x12b3df850_0, 0;
    %load/vec4 v0x12b3df4d0_0;
    %assign/vec4 v0x12b3df580_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df580_0, 0;
T_44.4 ;
    %load/vec4 v0x12b3df250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v0x12b3dede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v0x12b3df4d0_0;
    %assign/vec4 v0x12b3df6c0_0, 0;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v0x12b3df850_0;
    %assign/vec4 v0x12b3df6c0_0, 0;
T_44.8 ;
T_44.5 ;
    %load/vec4 v0x12b3df390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.9, 8;
    %load/vec4 v0x12b3def40_0;
    %assign/vec4 v0x12b3defd0_0, 0;
    %load/vec4 v0x12b3dec50_0;
    %assign/vec4 v0x12b3df130_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3df430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3df130_0, 0;
T_44.10 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x12b3e38f0;
T_45 ;
    %wait E_0x12b3e3d70;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3e3dc0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3e3f30_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3e4090_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3e4230_0, 0, 24;
    %load/vec4 v0x12b3e3dc0_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3e3e80_0, 0, 10;
    %load/vec4 v0x12b3e4090_0;
    %parti/s 8, 23, 6;
    %pad/u 10;
    %subi 127, 0, 10;
    %store/vec4 v0x12b3e4180_0, 0, 10;
    %load/vec4 v0x12b3e3dc0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3e3ff0_0, 0, 1;
    %load/vec4 v0x12b3e4090_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12b3e42e0_0, 0, 1;
    %load/vec4 v0x12b3e3e80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.3, 4;
    %load/vec4 v0x12b3e3f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 8;
    %jmp/1 T_45.2, 8;
    %load/vec4 v0x12b3e4180_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.4, 4;
    %load/vec4 v0x12b3e4230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.2;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3e4530_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x12b3e3e80_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.5, 4;
    %load/vec4 v0x12b3e4180_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.9, 4;
    %load/vec4 v0x12b3e4230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3e4530_0, 0, 32;
    %jmp T_45.8;
T_45.7 ;
    %load/vec4 v0x12b3e3ff0_0;
    %load/vec4 v0x12b3e42e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e4530_0, 0, 32;
T_45.8 ;
    %jmp T_45.6;
T_45.5 ;
    %load/vec4 v0x12b3e4180_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %jmp/0xz  T_45.10, 4;
    %load/vec4 v0x12b3e3e80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.14, 4;
    %load/vec4 v0x12b3e3f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %pushi/vec4 4290772992, 0, 32;
    %store/vec4 v0x12b3e4530_0, 0, 32;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0x12b3e3ff0_0;
    %load/vec4 v0x12b3e42e0_0;
    %xor;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e4530_0, 0, 32;
T_45.13 ;
    %jmp T_45.11;
T_45.10 ;
    %load/vec4 v0x12b3e3e80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.17, 4;
    %load/vec4 v0x12b3e3f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.15, 8;
    %load/vec4 v0x12b3e3ff0_0;
    %load/vec4 v0x12b3e42e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e4530_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %load/vec4 v0x12b3e4180_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.20, 4;
    %load/vec4 v0x12b3e4230_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.18, 8;
    %load/vec4 v0x12b3e3ff0_0;
    %load/vec4 v0x12b3e42e0_0;
    %xor;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e4530_0, 0, 32;
    %jmp T_45.19;
T_45.18 ;
    %load/vec4 v0x12b3e3e80_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3e3e80_0, 0, 10;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e3f30_0, 4, 1;
T_45.22 ;
    %load/vec4 v0x12b3e4180_0;
    %pad/s 32;
    %cmpi/e 4294967169, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 898, 0, 10;
    %store/vec4 v0x12b3e4180_0, 0, 10;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4230_0, 4, 1;
T_45.24 ;
    %load/vec4 v0x12b3e3f30_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.25, 8;
    %load/vec4 v0x12b3e3f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3e3f30_0, 0, 24;
    %load/vec4 v0x12b3e3e80_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3e3e80_0, 0, 10;
T_45.25 ;
    %load/vec4 v0x12b3e4230_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.27, 8;
    %load/vec4 v0x12b3e4230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3e4230_0, 0, 24;
    %load/vec4 v0x12b3e4180_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3e4180_0, 0, 10;
T_45.27 ;
    %load/vec4 v0x12b3e3ff0_0;
    %load/vec4 v0x12b3e42e0_0;
    %xor;
    %store/vec4 v0x12b3e4840_0, 0, 1;
    %load/vec4 v0x12b3e3e80_0;
    %load/vec4 v0x12b3e4180_0;
    %add;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3e4710_0, 0, 10;
    %load/vec4 v0x12b3e3f30_0;
    %pad/u 50;
    %load/vec4 v0x12b3e4230_0;
    %pad/u 50;
    %mul;
    %muli 4, 0, 50;
    %store/vec4 v0x12b3e4490_0, 0, 50;
    %load/vec4 v0x12b3e4490_0;
    %parti/s 24, 26, 6;
    %store/vec4 v0x12b3e47a0_0, 0, 24;
    %load/vec4 v0x12b3e4490_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x12b3e4380_0, 0, 1;
    %load/vec4 v0x12b3e4490_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x12b3e45f0_0, 0, 1;
    %load/vec4 v0x12b3e4490_0;
    %parti/s 24, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12b3e4680_0, 0, 1;
    %load/vec4 v0x12b3e4710_0;
    %pad/s 32;
    %cmpi/s 4294967170, 0, 32;
    %jmp/0xz  T_45.29, 5;
    %load/vec4 v0x12b3e4710_0;
    %pushi/vec4 898, 0, 10;
    %load/vec4 v0x12b3e4710_0;
    %sub;
    %add;
    %store/vec4 v0x12b3e4710_0, 0, 10;
    %load/vec4 v0x12b3e47a0_0;
    %pushi/vec4 4294967170, 0, 32;
    %load/vec4 v0x12b3e4710_0;
    %pad/s 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12b3e47a0_0, 0, 24;
    %load/vec4 v0x12b3e47a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12b3e4380_0, 0, 1;
    %load/vec4 v0x12b3e4380_0;
    %store/vec4 v0x12b3e45f0_0, 0, 1;
    %load/vec4 v0x12b3e4680_0;
    %load/vec4 v0x12b3e45f0_0;
    %or;
    %store/vec4 v0x12b3e4680_0, 0, 1;
    %jmp T_45.30;
T_45.29 ;
    %load/vec4 v0x12b3e47a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %load/vec4 v0x12b3e4710_0;
    %subi 1, 0, 10;
    %store/vec4 v0x12b3e4710_0, 0, 10;
    %load/vec4 v0x12b3e47a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12b3e47a0_0, 0, 24;
    %load/vec4 v0x12b3e4380_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e47a0_0, 4, 1;
    %load/vec4 v0x12b3e45f0_0;
    %store/vec4 v0x12b3e4380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3e45f0_0, 0, 1;
    %jmp T_45.32;
T_45.31 ;
    %load/vec4 v0x12b3e4380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.35, 9;
    %load/vec4 v0x12b3e45f0_0;
    %load/vec4 v0x12b3e4680_0;
    %or;
    %load/vec4 v0x12b3e47a0_0;
    %parti/s 1, 0, 2;
    %or;
    %and;
T_45.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %load/vec4 v0x12b3e47a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x12b3e47a0_0, 0, 24;
    %load/vec4 v0x12b3e47a0_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_45.36, 4;
    %load/vec4 v0x12b3e4710_0;
    %addi 1, 0, 10;
    %store/vec4 v0x12b3e4710_0, 0, 10;
T_45.36 ;
T_45.33 ;
T_45.32 ;
T_45.30 ;
    %load/vec4 v0x12b3e47a0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 23;
    %load/vec4 v0x12b3e4710_0;
    %parti/s 8, 0, 2;
    %addi 127, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 8;
    %load/vec4 v0x12b3e4840_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 1;
    %load/vec4 v0x12b3e4710_0;
    %pad/s 32;
    %cmpi/e 4294967170, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_45.40, 4;
    %load/vec4 v0x12b3e47a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.38, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 8;
T_45.38 ;
    %load/vec4 v0x12b3e4710_0;
    %pad/s 32;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_45.41, 5;
    %pushi/vec4 0, 0, 23;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 23;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 8;
    %load/vec4 v0x12b3e4840_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3e4530_0, 4, 1;
T_45.41 ;
T_45.19 ;
T_45.16 ;
T_45.11 ;
T_45.6 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12b3e0b10;
T_46 ;
Ewait_15 .event/or E_0x12b3e0ce0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x12b3e2b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_46.2, 8;
    %load/vec4 v0x12b3e30a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_46.2;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12b3e2920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.5, 9;
    %load/vec4 v0x12b3e2ea0_0;
    %and;
T_46.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0x12b3e2ba0_0;
    %load/vec4 v0x12b3e3140_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_46.6, 8;
    %load/vec4 v0x12b3e2ba0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %jmp/1 T_46.7, 8;
T_46.6 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_46.7, 8;
 ; End of false expr.
    %blend;
T_46.7;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x12b3e2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.8, 8;
    %load/vec4 v0x12b3e2ba0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x12b3e2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %load/vec4 v0x12b3e3140_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x12b3e2c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.14, 9;
    %load/vec4 v0x12b3e31e0_0;
    %and;
T_46.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x12b3e2ba0_0;
    %load/vec4 v0x12b3e3140_0;
    %and;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x12b3e2c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.15, 8;
    %load/vec4 v0x12b3e2ce0_0;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.16;
T_46.15 ;
    %load/vec4 v0x12b3e31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.17, 8;
    %load/vec4 v0x12b3e27c0_0;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.18;
T_46.17 ;
    %load/vec4 v0x12b3e2880_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.19, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3e29b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.20, 8;
T_46.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3e29b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.20, 8;
 ; End of false expr.
    %blend;
T_46.20;
    %store/vec4 v0x12b3e2a40_0, 0, 24;
    %load/vec4 v0x12b3e2df0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_46.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12b3e2f40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_46.22, 8;
T_46.21 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12b3e2f40_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_46.22, 8;
 ; End of false expr.
    %blend;
T_46.22;
    %store/vec4 v0x12b3e2ff0_0, 0, 24;
    %load/vec4 v0x12b3e2df0_0;
    %load/vec4 v0x12b3e2880_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.23, 5;
    %load/vec4 v0x12b3e2880_0;
    %store/vec4 v0x12b3e34a0_0, 0, 8;
    %load/vec4 v0x12b3e2880_0;
    %load/vec4 v0x12b3e2df0_0;
    %sub;
    %store/vec4 v0x12b3e3280_0, 0, 8;
    %load/vec4 v0x12b3e2ff0_0;
    %ix/getv 4, v0x12b3e3280_0;
    %shiftr 4;
    %store/vec4 v0x12b3e2ff0_0, 0, 24;
    %jmp T_46.24;
T_46.23 ;
    %load/vec4 v0x12b3e2df0_0;
    %store/vec4 v0x12b3e34a0_0, 0, 8;
    %load/vec4 v0x12b3e2df0_0;
    %load/vec4 v0x12b3e2880_0;
    %sub;
    %store/vec4 v0x12b3e3280_0, 0, 8;
    %load/vec4 v0x12b3e2a40_0;
    %ix/getv 4, v0x12b3e3280_0;
    %shiftr 4;
    %store/vec4 v0x12b3e2a40_0, 0, 24;
T_46.24 ;
    %load/vec4 v0x12b3e2ba0_0;
    %load/vec4 v0x12b3e3140_0;
    %cmp/e;
    %jmp/0xz  T_46.25, 4;
    %load/vec4 v0x12b3e2a40_0;
    %pad/u 25;
    %load/vec4 v0x12b3e2ff0_0;
    %pad/u 25;
    %add;
    %store/vec4 v0x12b3e37f0_0, 0, 25;
    %load/vec4 v0x12b3e2ba0_0;
    %store/vec4 v0x12b3e3750_0, 0, 1;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x12b3e2ff0_0;
    %load/vec4 v0x12b3e2a40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_46.27, 5;
    %load/vec4 v0x12b3e2a40_0;
    %pad/u 25;
    %load/vec4 v0x12b3e2ff0_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3e37f0_0, 0, 25;
    %load/vec4 v0x12b3e2ba0_0;
    %store/vec4 v0x12b3e3750_0, 0, 1;
    %jmp T_46.28;
T_46.27 ;
    %load/vec4 v0x12b3e2ff0_0;
    %pad/u 25;
    %load/vec4 v0x12b3e2a40_0;
    %pad/u 25;
    %sub;
    %store/vec4 v0x12b3e37f0_0, 0, 25;
    %load/vec4 v0x12b3e3140_0;
    %store/vec4 v0x12b3e3750_0, 0, 1;
T_46.28 ;
T_46.26 ;
    %load/vec4 v0x12b3e34a0_0;
    %store/vec4 v0x12b3e36a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3e3550_0, 0, 1;
    %load/vec4 v0x12b3e37f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.29, 8;
    %load/vec4 v0x12b3e37f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12b3e37f0_0, 0, 25;
    %load/vec4 v0x12b3e36a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12b3e36a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3e3550_0, 0, 1;
    %jmp T_46.30;
T_46.29 ;
    %load/vec4 v0x12b3e37f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.31, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3e3550_0, 0, 1;
T_46.31 ;
T_46.30 ;
    %load/vec4 v0x12b3e3550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.33, 8;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x12b3e3410_0, 0, 32;
T_46.35 ;
    %load/vec4 v0x12b3e3410_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_46.36, 5;
    %load/vec4 v0x12b3e37f0_0;
    %load/vec4 v0x12b3e3410_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_46.39, 9;
    %load/vec4 v0x12b3e3550_0;
    %nor/r;
    %and;
T_46.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %load/vec4 v0x12b3e37f0_0;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3e3410_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12b3e37f0_0, 0, 25;
    %load/vec4 v0x12b3e36a0_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x12b3e3410_0;
    %sub;
    %sub;
    %pad/u 8;
    %store/vec4 v0x12b3e36a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b3e3550_0, 0, 1;
T_46.37 ;
    %load/vec4 v0x12b3e3410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12b3e3410_0, 0, 32;
    %jmp T_46.35;
T_46.36 ;
T_46.33 ;
    %load/vec4 v0x12b3e37f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.40, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.41;
T_46.40 ;
    %load/vec4 v0x12b3e36a0_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.42, 5;
    %load/vec4 v0x12b3e3750_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.43;
T_46.42 ;
    %load/vec4 v0x12b3e36a0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_46.44, 4;
    %load/vec4 v0x12b3e3750_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v0x12b3e35f0_0, 0, 32;
    %jmp T_46.45;
T_46.44 ;
    %load/vec4 v0x12b3e3750_0;
    %load/vec4 v0x12b3e36a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12b3e37f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12b3e35f0_0, 0, 32;
T_46.45 ;
T_46.43 ;
T_46.41 ;
T_46.18 ;
T_46.16 ;
T_46.13 ;
T_46.11 ;
T_46.9 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12b3e01c0;
T_47 ;
    %wait E_0x12b33d510;
    %load/vec4 v0x12b3e53b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_47.2, 8;
    %load/vec4 v0x12b3e4bf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_47.2;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e4d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e4eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e5300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3e51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3e5070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e5440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e55d0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x12b3e5110_0;
    %assign/vec4 v0x12b3e51b0_0, 0;
    %load/vec4 v0x12b3e4fd0_0;
    %assign/vec4 v0x12b3e5070_0, 0;
    %load/vec4 v0x12b3e4b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.3, 8;
    %load/vec4 v0x12b3e5250_0;
    %assign/vec4 v0x12b3e55d0_0, 0;
    %load/vec4 v0x12b3e5250_0;
    %assign/vec4 v0x12b3e5300_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e5300_0, 0;
T_47.4 ;
    %load/vec4 v0x12b3e4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0x12b3e4b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.7, 8;
    %load/vec4 v0x12b3e5250_0;
    %assign/vec4 v0x12b3e5440_0, 0;
    %jmp T_47.8;
T_47.7 ;
    %load/vec4 v0x12b3e55d0_0;
    %assign/vec4 v0x12b3e5440_0, 0;
T_47.8 ;
T_47.5 ;
    %load/vec4 v0x12b3e5110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.9, 8;
    %load/vec4 v0x12b3e4cc0_0;
    %assign/vec4 v0x12b3e4d50_0, 0;
    %load/vec4 v0x12b3e49d0_0;
    %assign/vec4 v0x12b3e4eb0_0, 0;
    %jmp T_47.10;
T_47.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12b3e51b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12b3e4eb0_0, 0;
T_47.10 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x12b37e970;
T_48 ;
    %vpi_call/w 7 3 "$dumpfile", "waveforms/systolic_4x4.vcd" {0 0 0};
    %vpi_call/w 7 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12b36aea0 {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "src/systolic.sv";
    "src/pe.sv";
    "src/fp32_add.sv";
    "src/fp32_mul.sv";
    "test/dump_systolic_4x4.sv";
