
clock_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004248  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080043d0  080043d0  000143d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044a4  080044a4  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  080044a4  080044a4  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044a4  080044a4  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a4  080044a4  000144a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044a8  080044a8  000144a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  080044ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  2000002c  080044d8  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  080044d8  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a262  00000000  00000000  0002009f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001eab  00000000  00000000  0002a301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002c1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000070a  00000000  00000000  0002cb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027235  00000000  00000000  0002d23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b7a9  00000000  00000000  0005446f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef28d  00000000  00000000  0005fc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000248c  00000000  00000000  0014eea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  00151334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080043b8 	.word	0x080043b8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	080043b8 	.word	0x080043b8

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b094      	sub	sp, #80	; 0x50
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f001 fd74 	bl	8001cba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f925 	bl	8000420 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f9a1 	bl	800051c <MX_GPIO_Init>
  MX_RTC_Init();
 80001da:	f000 f977 	bl	80004cc <MX_RTC_Init>
  //MX_LCD_Init();
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 80001de:	f000 fcff 	bl	8000be0 <BSP_LCD_GLASS_Init>
  BSP_JOY_Init(JOY_MODE_GPIO);
 80001e2:	2000      	movs	r0, #0
 80001e4:	f000 fc24 	bl	8000a30 <BSP_JOY_Init>
  BSP_LED_Init(LED4);
 80001e8:	2000      	movs	r0, #0
 80001ea:	f000 fb9f 	bl	800092c <BSP_LED_Init>
  BSP_LCD_GLASS_BarLevelConfig(BATTERYLEVEL_FULL);
 80001ee:	2004      	movs	r0, #4
 80001f0:	f000 fde4 	bl	8000dbc <BSP_LCD_GLASS_BarLevelConfig>

  LCD_DisplayDigit(0, 0, false);
 80001f4:	2200      	movs	r2, #0
 80001f6:	2100      	movs	r1, #0
 80001f8:	2000      	movs	r0, #0
 80001fa:	f000 f9c5 	bl	8000588 <LCD_DisplayDigit>
  LCD_DisplayDigit(0, 1, true);
 80001fe:	2201      	movs	r2, #1
 8000200:	2101      	movs	r1, #1
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f9c0 	bl	8000588 <LCD_DisplayDigit>

  LCD_DisplayDigit(0, 2, false);
 8000208:	2200      	movs	r2, #0
 800020a:	2102      	movs	r1, #2
 800020c:	2000      	movs	r0, #0
 800020e:	f000 f9bb 	bl	8000588 <LCD_DisplayDigit>
  LCD_DisplayDigit(0, 3, true);
 8000212:	2201      	movs	r2, #1
 8000214:	2103      	movs	r1, #3
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f9b6 	bl	8000588 <LCD_DisplayDigit>

  LCD_DisplayDigit(0, 4, false);
 800021c:	2200      	movs	r2, #0
 800021e:	2104      	movs	r1, #4
 8000220:	2000      	movs	r0, #0
 8000222:	f000 f9b1 	bl	8000588 <LCD_DisplayDigit>
  LCD_DisplayDigit(0, 5, false);
 8000226:	2200      	movs	r2, #0
 8000228:	2105      	movs	r1, #5
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f9ac 	bl	8000588 <LCD_DisplayDigit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  RTC_TimeTypeDef new_time = clockSetting();
 8000230:	f107 0314 	add.w	r3, r7, #20
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f9d9 	bl	80005ec <clockSetting>
  HAL_RTC_SetTime(&hrtc, &new_time, RTC_FORMAT_BIN);
 800023a:	f107 0314 	add.w	r3, r7, #20
 800023e:	2200      	movs	r2, #0
 8000240:	4619      	mov	r1, r3
 8000242:	4875      	ldr	r0, [pc, #468]	; (8000418 <main+0x250>)
 8000244:	f003 fe1a 	bl	8003e7c <HAL_RTC_SetTime>

  int alarm = 0;
 8000248:	2300      	movs	r3, #0
 800024a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RTC_TimeTypeDef alarmTime = {0};
 800024c:	463b      	mov	r3, r7
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	609a      	str	r2, [r3, #8]
 8000256:	60da      	str	r2, [r3, #12]
 8000258:	611a      	str	r2, [r3, #16]

  uint32_t alarmStartTicks = HAL_GetTick();
 800025a:	f001 fd97 	bl	8001d8c <HAL_GetTick>
 800025e:	64b8      	str	r0, [r7, #72]	; 0x48
  int alarmBlink = 0;
 8000260:	2300      	movs	r3, #0
 8000262:	647b      	str	r3, [r7, #68]	; 0x44

			  start_ticks = HAL_GetTick();
		  }
	  }
**/
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000264:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000268:	2200      	movs	r2, #0
 800026a:	4619      	mov	r1, r3
 800026c:	486a      	ldr	r0, [pc, #424]	; (8000418 <main+0x250>)
 800026e:	f003 fea2 	bl	8003fb6 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000272:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000276:	2200      	movs	r2, #0
 8000278:	4619      	mov	r1, r3
 800027a:	4867      	ldr	r0, [pc, #412]	; (8000418 <main+0x250>)
 800027c:	f003 fef7 	bl	800406e <HAL_RTC_GetDate>

	  LCD_DisplayDigit(time.Hours/10, 0, false);
 8000280:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000284:	4a65      	ldr	r2, [pc, #404]	; (800041c <main+0x254>)
 8000286:	fba2 2303 	umull	r2, r3, r2, r3
 800028a:	08db      	lsrs	r3, r3, #3
 800028c:	b2db      	uxtb	r3, r3
 800028e:	2200      	movs	r2, #0
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f000 f978 	bl	8000588 <LCD_DisplayDigit>
	  LCD_DisplayDigit(time.Hours%10, 1, true);
 8000298:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800029c:	4b5f      	ldr	r3, [pc, #380]	; (800041c <main+0x254>)
 800029e:	fba3 1302 	umull	r1, r3, r3, r2
 80002a2:	08d9      	lsrs	r1, r3, #3
 80002a4:	460b      	mov	r3, r1
 80002a6:	009b      	lsls	r3, r3, #2
 80002a8:	440b      	add	r3, r1
 80002aa:	005b      	lsls	r3, r3, #1
 80002ac:	1ad3      	subs	r3, r2, r3
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	2201      	movs	r2, #1
 80002b2:	2101      	movs	r1, #1
 80002b4:	4618      	mov	r0, r3
 80002b6:	f000 f967 	bl	8000588 <LCD_DisplayDigit>

	  LCD_DisplayDigit(time.Minutes/10, 2, false);
 80002ba:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80002be:	4a57      	ldr	r2, [pc, #348]	; (800041c <main+0x254>)
 80002c0:	fba2 2303 	umull	r2, r3, r2, r3
 80002c4:	08db      	lsrs	r3, r3, #3
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	2200      	movs	r2, #0
 80002ca:	2102      	movs	r1, #2
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 f95b 	bl	8000588 <LCD_DisplayDigit>
	  LCD_DisplayDigit(time.Minutes%10, 3, true);
 80002d2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80002d6:	4b51      	ldr	r3, [pc, #324]	; (800041c <main+0x254>)
 80002d8:	fba3 1302 	umull	r1, r3, r3, r2
 80002dc:	08d9      	lsrs	r1, r3, #3
 80002de:	460b      	mov	r3, r1
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	440b      	add	r3, r1
 80002e4:	005b      	lsls	r3, r3, #1
 80002e6:	1ad3      	subs	r3, r2, r3
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	2201      	movs	r2, #1
 80002ec:	2103      	movs	r1, #3
 80002ee:	4618      	mov	r0, r3
 80002f0:	f000 f94a 	bl	8000588 <LCD_DisplayDigit>

	  LCD_DisplayDigit(time.Seconds/10, 4, false);
 80002f4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80002f8:	4a48      	ldr	r2, [pc, #288]	; (800041c <main+0x254>)
 80002fa:	fba2 2303 	umull	r2, r3, r2, r3
 80002fe:	08db      	lsrs	r3, r3, #3
 8000300:	b2db      	uxtb	r3, r3
 8000302:	2200      	movs	r2, #0
 8000304:	2104      	movs	r1, #4
 8000306:	4618      	mov	r0, r3
 8000308:	f000 f93e 	bl	8000588 <LCD_DisplayDigit>
	  LCD_DisplayDigit(time.Seconds%10, 5, false);
 800030c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8000310:	4b42      	ldr	r3, [pc, #264]	; (800041c <main+0x254>)
 8000312:	fba3 1302 	umull	r1, r3, r3, r2
 8000316:	08d9      	lsrs	r1, r3, #3
 8000318:	460b      	mov	r3, r1
 800031a:	009b      	lsls	r3, r3, #2
 800031c:	440b      	add	r3, r1
 800031e:	005b      	lsls	r3, r3, #1
 8000320:	1ad3      	subs	r3, r2, r3
 8000322:	b2db      	uxtb	r3, r3
 8000324:	2200      	movs	r2, #0
 8000326:	2105      	movs	r1, #5
 8000328:	4618      	mov	r0, r3
 800032a:	f000 f92d 	bl	8000588 <LCD_DisplayDigit>
	  if(alarm)
 800032e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000330:	2b00      	cmp	r3, #0
 8000332:	d002      	beq.n	800033a <main+0x172>
		  BSP_LCD_GLASS_DisplayBar(LCD_BAR_3);
 8000334:	2008      	movs	r0, #8
 8000336:	f000 fc8d 	bl	8000c54 <BSP_LCD_GLASS_DisplayBar>


	  if(!alarm && BSP_JOY_GetState() == JOY_DOWN){
 800033a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800033c:	2b00      	cmp	r3, #0
 800033e:	d129      	bne.n	8000394 <main+0x1cc>
 8000340:	f000 fc28 	bl	8000b94 <BSP_JOY_GetState>
 8000344:	4603      	mov	r3, r0
 8000346:	2b03      	cmp	r3, #3
 8000348:	d124      	bne.n	8000394 <main+0x1cc>
		  LCD_DisplayDigit(0, 0, false);
 800034a:	2200      	movs	r2, #0
 800034c:	2100      	movs	r1, #0
 800034e:	2000      	movs	r0, #0
 8000350:	f000 f91a 	bl	8000588 <LCD_DisplayDigit>
		  LCD_DisplayDigit(0, 1, true);
 8000354:	2201      	movs	r2, #1
 8000356:	2101      	movs	r1, #1
 8000358:	2000      	movs	r0, #0
 800035a:	f000 f915 	bl	8000588 <LCD_DisplayDigit>

		  LCD_DisplayDigit(0, 2, false);
 800035e:	2200      	movs	r2, #0
 8000360:	2102      	movs	r1, #2
 8000362:	2000      	movs	r0, #0
 8000364:	f000 f910 	bl	8000588 <LCD_DisplayDigit>
		  LCD_DisplayDigit(0, 3, true);
 8000368:	2201      	movs	r2, #1
 800036a:	2103      	movs	r1, #3
 800036c:	2000      	movs	r0, #0
 800036e:	f000 f90b 	bl	8000588 <LCD_DisplayDigit>

		  LCD_DisplayDigit(0, 4, false);
 8000372:	2200      	movs	r2, #0
 8000374:	2104      	movs	r1, #4
 8000376:	2000      	movs	r0, #0
 8000378:	f000 f906 	bl	8000588 <LCD_DisplayDigit>
		  LCD_DisplayDigit(0, 5, false);
 800037c:	2200      	movs	r2, #0
 800037e:	2105      	movs	r1, #5
 8000380:	2000      	movs	r0, #0
 8000382:	f000 f901 	bl	8000588 <LCD_DisplayDigit>

		  alarmTime = clockSetting();
 8000386:	463b      	mov	r3, r7
 8000388:	4618      	mov	r0, r3
 800038a:	f000 f92f 	bl	80005ec <clockSetting>
		  alarm = 1;
 800038e:	2301      	movs	r3, #1
 8000390:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000392:	e03d      	b.n	8000410 <main+0x248>
	  }
	  else if((time.Hours >= alarmTime.Hours) && (time.Minutes >= alarmTime.Minutes) && (time.Seconds >= alarmTime.Seconds) && alarm == 1)
 8000394:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000398:	783b      	ldrb	r3, [r7, #0]
 800039a:	429a      	cmp	r2, r3
 800039c:	d338      	bcc.n	8000410 <main+0x248>
 800039e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80003a2:	787b      	ldrb	r3, [r7, #1]
 80003a4:	429a      	cmp	r2, r3
 80003a6:	d333      	bcc.n	8000410 <main+0x248>
 80003a8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80003ac:	78bb      	ldrb	r3, [r7, #2]
 80003ae:	429a      	cmp	r2, r3
 80003b0:	d32e      	bcc.n	8000410 <main+0x248>
 80003b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d12b      	bne.n	8000410 <main+0x248>
	  {
		  for(int i = 0; i < 20;)
 80003b8:	2300      	movs	r3, #0
 80003ba:	643b      	str	r3, [r7, #64]	; 0x40
 80003bc:	e01d      	b.n	80003fa <main+0x232>
		  if((HAL_GetTick() - alarmStartTicks) > 250){
 80003be:	f001 fce5 	bl	8001d8c <HAL_GetTick>
 80003c2:	4602      	mov	r2, r0
 80003c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80003c6:	1ad3      	subs	r3, r2, r3
 80003c8:	2bfa      	cmp	r3, #250	; 0xfa
 80003ca:	d916      	bls.n	80003fa <main+0x232>
		  			  if(!alarmBlink)
 80003cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d103      	bne.n	80003da <main+0x212>
		  				BSP_LED_On(LED4);
 80003d2:	2000      	movs	r0, #0
 80003d4:	f000 faf8 	bl	80009c8 <BSP_LED_On>
 80003d8:	e002      	b.n	80003e0 <main+0x218>
		  			  else
		  				BSP_LED_Off(LED4);
 80003da:	2000      	movs	r0, #0
 80003dc:	f000 fb0e 	bl	80009fc <BSP_LED_Off>

		  			  alarmBlink = !alarmBlink;
 80003e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf0c      	ite	eq
 80003e6:	2301      	moveq	r3, #1
 80003e8:	2300      	movne	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	647b      	str	r3, [r7, #68]	; 0x44

		  			alarmStartTicks = HAL_GetTick();
 80003ee:	f001 fccd 	bl	8001d8c <HAL_GetTick>
 80003f2:	64b8      	str	r0, [r7, #72]	; 0x48
		  			  i++;
 80003f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80003f6:	3301      	adds	r3, #1
 80003f8:	643b      	str	r3, [r7, #64]	; 0x40
		  for(int i = 0; i < 20;)
 80003fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80003fc:	2b13      	cmp	r3, #19
 80003fe:	ddde      	ble.n	80003be <main+0x1f6>
		  		  }
		  BSP_LED_Off(LED4);
 8000400:	2000      	movs	r0, #0
 8000402:	f000 fafb 	bl	80009fc <BSP_LED_Off>
		  BSP_LCD_GLASS_ClearBar(LCD_BAR_0);
 8000406:	2001      	movs	r0, #1
 8000408:	f000 fc80 	bl	8000d0c <BSP_LCD_GLASS_ClearBar>
		  alarm = 0;
 800040c:	2300      	movs	r3, #0
 800040e:	64fb      	str	r3, [r7, #76]	; 0x4c
	  }

	  HAL_Delay(10);
 8000410:	200a      	movs	r0, #10
 8000412:	f001 fcc7 	bl	8001da4 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000416:	e725      	b.n	8000264 <main+0x9c>
 8000418:	20000048 	.word	0x20000048
 800041c:	cccccccd 	.word	0xcccccccd

08000420 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b096      	sub	sp, #88	; 0x58
 8000424:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000426:	f107 0314 	add.w	r3, r7, #20
 800042a:	2244      	movs	r2, #68	; 0x44
 800042c:	2100      	movs	r1, #0
 800042e:	4618      	mov	r0, r3
 8000430:	f003 ff96 	bl	8004360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000434:	463b      	mov	r3, r7
 8000436:	2200      	movs	r2, #0
 8000438:	601a      	str	r2, [r3, #0]
 800043a:	605a      	str	r2, [r3, #4]
 800043c:	609a      	str	r2, [r3, #8]
 800043e:	60da      	str	r2, [r3, #12]
 8000440:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000442:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000446:	f002 f9a7 	bl	8002798 <HAL_PWREx_ControlVoltageScaling>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000450:	f000 fa66 	bl	8000920 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000454:	f002 f982 	bl	800275c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000458:	4b1b      	ldr	r3, [pc, #108]	; (80004c8 <SystemClock_Config+0xa8>)
 800045a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800045e:	4a1a      	ldr	r2, [pc, #104]	; (80004c8 <SystemClock_Config+0xa8>)
 8000460:	f023 0318 	bic.w	r3, r3, #24
 8000464:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000468:	2314      	movs	r3, #20
 800046a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800046c:	2301      	movs	r3, #1
 800046e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000470:	2301      	movs	r3, #1
 8000472:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000474:	2300      	movs	r3, #0
 8000476:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000478:	2360      	movs	r3, #96	; 0x60
 800047a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800047c:	2300      	movs	r3, #0
 800047e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000480:	f107 0314 	add.w	r3, r7, #20
 8000484:	4618      	mov	r0, r3
 8000486:	f002 f9dd 	bl	8002844 <HAL_RCC_OscConfig>
 800048a:	4603      	mov	r3, r0
 800048c:	2b00      	cmp	r3, #0
 800048e:	d001      	beq.n	8000494 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000490:	f000 fa46 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000494:	230f      	movs	r3, #15
 8000496:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000498:	2300      	movs	r3, #0
 800049a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800049c:	2300      	movs	r3, #0
 800049e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004a8:	463b      	mov	r3, r7
 80004aa:	2100      	movs	r1, #0
 80004ac:	4618      	mov	r0, r3
 80004ae:	f002 fda5 	bl	8002ffc <HAL_RCC_ClockConfig>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80004b8:	f000 fa32 	bl	8000920 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80004bc:	f003 fa74 	bl	80039a8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80004c0:	bf00      	nop
 80004c2:	3758      	adds	r7, #88	; 0x58
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	40021000 	.word	0x40021000

080004cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80004d0:	4b10      	ldr	r3, [pc, #64]	; (8000514 <MX_RTC_Init+0x48>)
 80004d2:	4a11      	ldr	r2, [pc, #68]	; (8000518 <MX_RTC_Init+0x4c>)
 80004d4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80004d6:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <MX_RTC_Init+0x48>)
 80004d8:	2200      	movs	r2, #0
 80004da:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80004dc:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <MX_RTC_Init+0x48>)
 80004de:	227f      	movs	r2, #127	; 0x7f
 80004e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80004e2:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <MX_RTC_Init+0x48>)
 80004e4:	22ff      	movs	r2, #255	; 0xff
 80004e6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <MX_RTC_Init+0x48>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80004ee:	4b09      	ldr	r3, [pc, #36]	; (8000514 <MX_RTC_Init+0x48>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <MX_RTC_Init+0x48>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80004fa:	4b06      	ldr	r3, [pc, #24]	; (8000514 <MX_RTC_Init+0x48>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000500:	4804      	ldr	r0, [pc, #16]	; (8000514 <MX_RTC_Init+0x48>)
 8000502:	f003 fc33 	bl	8003d6c <HAL_RTC_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800050c:	f000 fa08 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000048 	.word	0x20000048
 8000518:	40002800 	.word	0x40002800

0800051c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000522:	f107 030c 	add.w	r3, r7, #12
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
 8000530:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000532:	4b14      	ldr	r3, [pc, #80]	; (8000584 <MX_GPIO_Init+0x68>)
 8000534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000536:	4a13      	ldr	r2, [pc, #76]	; (8000584 <MX_GPIO_Init+0x68>)
 8000538:	f043 0304 	orr.w	r3, r3, #4
 800053c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800053e:	4b11      	ldr	r3, [pc, #68]	; (8000584 <MX_GPIO_Init+0x68>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000542:	f003 0304 	and.w	r3, r3, #4
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <MX_GPIO_Init+0x68>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800054e:	4a0d      	ldr	r2, [pc, #52]	; (8000584 <MX_GPIO_Init+0x68>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000556:	4b0b      	ldr	r3, [pc, #44]	; (8000584 <MX_GPIO_Init+0x68>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PA1 PA2 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8000562:	232e      	movs	r3, #46	; 0x2e
 8000564:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056a:	2300      	movs	r3, #0
 800056c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056e:	f107 030c 	add.w	r3, r7, #12
 8000572:	4619      	mov	r1, r3
 8000574:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000578:	f001 fd4a 	bl	8002010 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800057c:	bf00      	nop
 800057e:	3720      	adds	r7, #32
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40021000 	.word	0x40021000

08000588 <LCD_DisplayDigit>:

/* USER CODE BEGIN 4 */
void LCD_DisplayDigit(uint8_t digit, DigitPosition_Typedef pos, bool colon)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	4603      	mov	r3, r0
 8000590:	71fb      	strb	r3, [r7, #7]
 8000592:	460b      	mov	r3, r1
 8000594:	71bb      	strb	r3, [r7, #6]
 8000596:	4613      	mov	r3, r2
 8000598:	717b      	strb	r3, [r7, #5]
	if(digit >= 10)
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	2b09      	cmp	r3, #9
 800059e:	d820      	bhi.n	80005e2 <LCD_DisplayDigit+0x5a>
		return;

	  char buffer [2];
	  if(colon)
 80005a0:	797b      	ldrb	r3, [r7, #5]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d00e      	beq.n	80005c4 <LCD_DisplayDigit+0x3c>
		  BSP_LCD_GLASS_DisplayChar(itoa(digit,buffer,10), POINT_OFF, DOUBLEPOINT_ON, pos);
 80005a6:	79fb      	ldrb	r3, [r7, #7]
 80005a8:	f107 010c 	add.w	r1, r7, #12
 80005ac:	220a      	movs	r2, #10
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 fe92 	bl	80042d8 <itoa>
 80005b4:	4603      	mov	r3, r0
 80005b6:	4618      	mov	r0, r3
 80005b8:	79bb      	ldrb	r3, [r7, #6]
 80005ba:	2201      	movs	r2, #1
 80005bc:	2100      	movs	r1, #0
 80005be:	f000 fc77 	bl	8000eb0 <BSP_LCD_GLASS_DisplayChar>
 80005c2:	e00f      	b.n	80005e4 <LCD_DisplayDigit+0x5c>
	  else
		  BSP_LCD_GLASS_DisplayChar(itoa(digit,buffer,10), POINT_OFF, DOUBLEPOINT_OFF, pos);
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	f107 010c 	add.w	r1, r7, #12
 80005ca:	220a      	movs	r2, #10
 80005cc:	4618      	mov	r0, r3
 80005ce:	f003 fe83 	bl	80042d8 <itoa>
 80005d2:	4603      	mov	r3, r0
 80005d4:	4618      	mov	r0, r3
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	2200      	movs	r2, #0
 80005da:	2100      	movs	r1, #0
 80005dc:	f000 fc68 	bl	8000eb0 <BSP_LCD_GLASS_DisplayChar>
 80005e0:	e000      	b.n	80005e4 <LCD_DisplayDigit+0x5c>
		return;
 80005e2:	bf00      	nop
}
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
	...

080005ec <clockSetting>:

RTC_TimeTypeDef clockSetting(){
 80005ec:	b5b0      	push	{r4, r5, r7, lr}
 80005ee:	b08e      	sub	sp, #56	; 0x38
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	  JOYState_TypeDef state;
	  bool setup = 1;
 80005f4:	2301      	movs	r3, #1
 80005f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

	  uint8_t ar[6] = {0,0,0,0,0,0};
 80005fa:	4ab1      	ldr	r2, [pc, #708]	; (80008c0 <clockSetting+0x2d4>)
 80005fc:	f107 0320 	add.w	r3, r7, #32
 8000600:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000604:	6018      	str	r0, [r3, #0]
 8000606:	3304      	adds	r3, #4
 8000608:	8019      	strh	r1, [r3, #0]
	  int pos = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	637b      	str	r3, [r7, #52]	; 0x34
	  uint32_t start_ticks = HAL_GetTick();
 800060e:	f001 fbbd 	bl	8001d8c <HAL_GetTick>
 8000612:	6338      	str	r0, [r7, #48]	; 0x30
	  int blink = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	62fb      	str	r3, [r7, #44]	; 0x2c

	  while(setup)
 8000618:	e178      	b.n	800090c <clockSetting+0x320>
	  {
		  state = BSP_JOY_GetState();
 800061a:	f000 fabb 	bl	8000b94 <BSP_JOY_GetState>
 800061e:	4603      	mov	r3, r0
 8000620:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29

		  switch(state){
 8000624:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000628:	2b04      	cmp	r3, #4
 800062a:	f200 8123 	bhi.w	8000874 <clockSetting+0x288>
 800062e:	a201      	add	r2, pc, #4	; (adr r2, 8000634 <clockSetting+0x48>)
 8000630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000634:	08000805 	.word	0x08000805
 8000638:	08000781 	.word	0x08000781
 800063c:	080007c3 	.word	0x080007c3
 8000640:	08000727 	.word	0x08000727
 8000644:	08000649 	.word	0x08000649
		  case JOY_UP:

			  uint8_t maxval = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800064e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000650:	2b05      	cmp	r3, #5
 8000652:	d827      	bhi.n	80006a4 <clockSetting+0xb8>
 8000654:	a201      	add	r2, pc, #4	; (adr r2, 800065c <clockSetting+0x70>)
 8000656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065a:	bf00      	nop
 800065c:	08000675 	.word	0x08000675
 8000660:	0800067d 	.word	0x0800067d
 8000664:	08000695 	.word	0x08000695
 8000668:	0800069d 	.word	0x0800069d
 800066c:	08000695 	.word	0x08000695
 8000670:	0800069d 	.word	0x0800069d

			  switch(pos){
			  case 0: maxval = 2; break;
 8000674:	2302      	movs	r3, #2
 8000676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800067a:	e013      	b.n	80006a4 <clockSetting+0xb8>

			  case 1:
				  if (ar[0] >= 2)
 800067c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d903      	bls.n	800068c <clockSetting+0xa0>
					  maxval = 3;
 8000684:	2303      	movs	r3, #3
 8000686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				  else
					  maxval = 9;
				  break;
 800068a:	e00b      	b.n	80006a4 <clockSetting+0xb8>
					  maxval = 9;
 800068c:	2309      	movs	r3, #9
 800068e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				  break;
 8000692:	e007      	b.n	80006a4 <clockSetting+0xb8>

			  case 2:
			  case 4: maxval = 5; break;
 8000694:	2305      	movs	r3, #5
 8000696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800069a:	e003      	b.n	80006a4 <clockSetting+0xb8>

			  case 3:
			  case 5: maxval = 9; break;
 800069c:	2309      	movs	r3, #9
 800069e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80006a2:	bf00      	nop
			  }

			  if(ar[pos] < maxval)
 80006a4:	f107 0220 	add.w	r2, r7, #32
 80006a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006aa:	4413      	add	r3, r2
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d90c      	bls.n	80006d0 <clockSetting+0xe4>
				  ar[pos]++;
 80006b6:	f107 0220 	add.w	r2, r7, #32
 80006ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	3301      	adds	r3, #1
 80006c2:	b2d9      	uxtb	r1, r3
 80006c4:	f107 0220 	add.w	r2, r7, #32
 80006c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006ca:	4413      	add	r3, r2
 80006cc:	460a      	mov	r2, r1
 80006ce:	701a      	strb	r2, [r3, #0]

			  if(ar[0] == 2 && ar[1] > 3)
 80006d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80006d4:	2b02      	cmp	r3, #2
 80006d6:	d10d      	bne.n	80006f4 <clockSetting+0x108>
 80006d8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006dc:	2b03      	cmp	r3, #3
 80006de:	d909      	bls.n	80006f4 <clockSetting+0x108>
			  {
				  ar[1] = 3;
 80006e0:	2303      	movs	r3, #3
 80006e2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				  LCD_DisplayDigit(ar[1], 1, false);
 80006e6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80006ea:	2200      	movs	r2, #0
 80006ec:	2101      	movs	r1, #1
 80006ee:	4618      	mov	r0, r3
 80006f0:	f7ff ff4a 	bl	8000588 <LCD_DisplayDigit>
			  }

			  LCD_DisplayDigit(ar[pos], pos, (pos%2 && pos != 5));
 80006f4:	f107 0220 	add.w	r2, r7, #32
 80006f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fa:	4413      	add	r3, r2
 80006fc:	7818      	ldrb	r0, [r3, #0]
 80006fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000700:	b2d9      	uxtb	r1, r3
 8000702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000704:	f003 0301 	and.w	r3, r3, #1
 8000708:	2b00      	cmp	r3, #0
 800070a:	d004      	beq.n	8000716 <clockSetting+0x12a>
 800070c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800070e:	2b05      	cmp	r3, #5
 8000710:	d001      	beq.n	8000716 <clockSetting+0x12a>
 8000712:	2301      	movs	r3, #1
 8000714:	e000      	b.n	8000718 <clockSetting+0x12c>
 8000716:	2300      	movs	r3, #0
 8000718:	f003 0301 	and.w	r3, r3, #1
 800071c:	b2db      	uxtb	r3, r3
 800071e:	461a      	mov	r2, r3
 8000720:	f7ff ff32 	bl	8000588 <LCD_DisplayDigit>
			  break;
 8000724:	e0ab      	b.n	800087e <clockSetting+0x292>

		  case JOY_DOWN:
			  if(ar[pos] > 0)
 8000726:	f107 0220 	add.w	r2, r7, #32
 800072a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800072c:	4413      	add	r3, r2
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d00c      	beq.n	800074e <clockSetting+0x162>
			  	  ar[pos]--;
 8000734:	f107 0220 	add.w	r2, r7, #32
 8000738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800073a:	4413      	add	r3, r2
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	3b01      	subs	r3, #1
 8000740:	b2d9      	uxtb	r1, r3
 8000742:	f107 0220 	add.w	r2, r7, #32
 8000746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000748:	4413      	add	r3, r2
 800074a:	460a      	mov	r2, r1
 800074c:	701a      	strb	r2, [r3, #0]

			  LCD_DisplayDigit(ar[pos], pos, (pos%2 && pos != 5));
 800074e:	f107 0220 	add.w	r2, r7, #32
 8000752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000754:	4413      	add	r3, r2
 8000756:	7818      	ldrb	r0, [r3, #0]
 8000758:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800075a:	b2d9      	uxtb	r1, r3
 800075c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	2b00      	cmp	r3, #0
 8000764:	d004      	beq.n	8000770 <clockSetting+0x184>
 8000766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000768:	2b05      	cmp	r3, #5
 800076a:	d001      	beq.n	8000770 <clockSetting+0x184>
 800076c:	2301      	movs	r3, #1
 800076e:	e000      	b.n	8000772 <clockSetting+0x186>
 8000770:	2300      	movs	r3, #0
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	b2db      	uxtb	r3, r3
 8000778:	461a      	mov	r2, r3
 800077a:	f7ff ff05 	bl	8000588 <LCD_DisplayDigit>
			  break;
 800077e:	e07e      	b.n	800087e <clockSetting+0x292>

		  case JOY_LEFT:
			  if(pos > 0)
 8000780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000782:	2b00      	cmp	r3, #0
 8000784:	dd78      	ble.n	8000878 <clockSetting+0x28c>
			  {
				  LCD_DisplayDigit(ar[pos], pos, (pos%2 && pos != 5));
 8000786:	f107 0220 	add.w	r2, r7, #32
 800078a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800078c:	4413      	add	r3, r2
 800078e:	7818      	ldrb	r0, [r3, #0]
 8000790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000792:	b2d9      	uxtb	r1, r3
 8000794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	2b00      	cmp	r3, #0
 800079c:	d004      	beq.n	80007a8 <clockSetting+0x1bc>
 800079e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007a0:	2b05      	cmp	r3, #5
 80007a2:	d001      	beq.n	80007a8 <clockSetting+0x1bc>
 80007a4:	2301      	movs	r3, #1
 80007a6:	e000      	b.n	80007aa <clockSetting+0x1be>
 80007a8:	2300      	movs	r3, #0
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	461a      	mov	r2, r3
 80007b2:	f7ff fee9 	bl	8000588 <LCD_DisplayDigit>
				  blink = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	62fb      	str	r3, [r7, #44]	; 0x2c

				  pos--;
 80007ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007bc:	3b01      	subs	r3, #1
 80007be:	637b      	str	r3, [r7, #52]	; 0x34
			  }

			  break;
 80007c0:	e05a      	b.n	8000878 <clockSetting+0x28c>

		  case JOY_RIGHT:
			  if(pos < 5)
 80007c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	dc59      	bgt.n	800087c <clockSetting+0x290>
			  {
				  LCD_DisplayDigit(ar[pos], pos, (pos%2 && pos != 5));
 80007c8:	f107 0220 	add.w	r2, r7, #32
 80007cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007ce:	4413      	add	r3, r2
 80007d0:	7818      	ldrb	r0, [r3, #0]
 80007d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007d4:	b2d9      	uxtb	r1, r3
 80007d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d004      	beq.n	80007ea <clockSetting+0x1fe>
 80007e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007e2:	2b05      	cmp	r3, #5
 80007e4:	d001      	beq.n	80007ea <clockSetting+0x1fe>
 80007e6:	2301      	movs	r3, #1
 80007e8:	e000      	b.n	80007ec <clockSetting+0x200>
 80007ea:	2300      	movs	r3, #0
 80007ec:	f003 0301 	and.w	r3, r3, #1
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	461a      	mov	r2, r3
 80007f4:	f7ff fec8 	bl	8000588 <LCD_DisplayDigit>
				  blink = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				  pos++;
 80007fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007fe:	3301      	adds	r3, #1
 8000800:	637b      	str	r3, [r7, #52]	; 0x34
			  }

			  break;
 8000802:	e03b      	b.n	800087c <clockSetting+0x290>

		  case JOY_SEL:
			  	setup = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a

				RTC_TimeTypeDef new_time = {0};
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
 8000818:	611a      	str	r2, [r3, #16]

				new_time.Hours = ar[0]*10 + ar[1];
 800081a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800081e:	461a      	mov	r2, r3
 8000820:	0092      	lsls	r2, r2, #2
 8000822:	4413      	add	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	b2da      	uxtb	r2, r3
 8000828:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800082c:	4413      	add	r3, r2
 800082e:	b2db      	uxtb	r3, r3
 8000830:	733b      	strb	r3, [r7, #12]
				new_time.Minutes = ar[2]*10 + ar[3];
 8000832:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000836:	461a      	mov	r2, r3
 8000838:	0092      	lsls	r2, r2, #2
 800083a:	4413      	add	r3, r2
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	b2da      	uxtb	r2, r3
 8000840:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000844:	4413      	add	r3, r2
 8000846:	b2db      	uxtb	r3, r3
 8000848:	737b      	strb	r3, [r7, #13]
				new_time.Seconds = ar[4]*10 + ar[5];
 800084a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800084e:	461a      	mov	r2, r3
 8000850:	0092      	lsls	r2, r2, #2
 8000852:	4413      	add	r3, r2
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	b2da      	uxtb	r2, r3
 8000858:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800085c:	4413      	add	r3, r2
 800085e:	b2db      	uxtb	r3, r3
 8000860:	73bb      	strb	r3, [r7, #14]
				return new_time;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	461d      	mov	r5, r3
 8000866:	f107 040c 	add.w	r4, r7, #12
 800086a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800086c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	602b      	str	r3, [r5, #0]
 8000872:	e051      	b.n	8000918 <clockSetting+0x32c>
			  break;

		  default:
			  break;
 8000874:	bf00      	nop
 8000876:	e002      	b.n	800087e <clockSetting+0x292>
			  break;
 8000878:	bf00      	nop
 800087a:	e000      	b.n	800087e <clockSetting+0x292>
			  break;
 800087c:	bf00      	nop
		  }
		  HAL_Delay(135);
 800087e:	2087      	movs	r0, #135	; 0x87
 8000880:	f001 fa90 	bl	8001da4 <HAL_Delay>

		  if((HAL_GetTick() - start_ticks) > 500){
 8000884:	f001 fa82 	bl	8001d8c <HAL_GetTick>
 8000888:	4602      	mov	r2, r0
 800088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800088c:	1ad3      	subs	r3, r2, r3
 800088e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000892:	d93b      	bls.n	800090c <clockSetting+0x320>
			  if(!blink)
 8000894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000896:	2b00      	cmp	r3, #0
 8000898:	d116      	bne.n	80008c8 <clockSetting+0x2dc>
				  BSP_LCD_GLASS_DisplayChar("", POINT_OFF, (pos%2 && pos != 5) ? DOUBLEPOINT_ON : DOUBLEPOINT_OFF, pos);
 800089a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d004      	beq.n	80008ae <clockSetting+0x2c2>
 80008a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008a6:	2b05      	cmp	r3, #5
 80008a8:	d001      	beq.n	80008ae <clockSetting+0x2c2>
 80008aa:	2301      	movs	r3, #1
 80008ac:	e000      	b.n	80008b0 <clockSetting+0x2c4>
 80008ae:	2300      	movs	r3, #0
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	4802      	ldr	r0, [pc, #8]	; (80008c4 <clockSetting+0x2d8>)
 80008ba:	f000 faf9 	bl	8000eb0 <BSP_LCD_GLASS_DisplayChar>
 80008be:	e01b      	b.n	80008f8 <clockSetting+0x30c>
 80008c0:	080043d4 	.word	0x080043d4
 80008c4:	080043d0 	.word	0x080043d0
			  else
				  LCD_DisplayDigit(ar[pos], pos, (pos%2 && pos != 5));
 80008c8:	f107 0220 	add.w	r2, r7, #32
 80008cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008ce:	4413      	add	r3, r2
 80008d0:	7818      	ldrb	r0, [r3, #0]
 80008d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008d4:	b2d9      	uxtb	r1, r3
 80008d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d004      	beq.n	80008ea <clockSetting+0x2fe>
 80008e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008e2:	2b05      	cmp	r3, #5
 80008e4:	d001      	beq.n	80008ea <clockSetting+0x2fe>
 80008e6:	2301      	movs	r3, #1
 80008e8:	e000      	b.n	80008ec <clockSetting+0x300>
 80008ea:	2300      	movs	r3, #0
 80008ec:	f003 0301 	and.w	r3, r3, #1
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	461a      	mov	r2, r3
 80008f4:	f7ff fe48 	bl	8000588 <LCD_DisplayDigit>

			  blink = !blink;
 80008f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	bf0c      	ite	eq
 80008fe:	2301      	moveq	r3, #1
 8000900:	2300      	movne	r3, #0
 8000902:	b2db      	uxtb	r3, r3
 8000904:	62fb      	str	r3, [r7, #44]	; 0x2c

			  start_ticks = HAL_GetTick();
 8000906:	f001 fa41 	bl	8001d8c <HAL_GetTick>
 800090a:	6338      	str	r0, [r7, #48]	; 0x30
	  while(setup)
 800090c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000910:	2b00      	cmp	r3, #0
 8000912:	f47f ae82 	bne.w	800061a <clockSetting+0x2e>
		  }
	  }
}
 8000916:	bf00      	nop
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	3738      	adds	r7, #56	; 0x38
 800091c:	46bd      	mov	sp, r7
 800091e:	bdb0      	pop	{r4, r5, r7, pc}

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	e7fe      	b.n	8000928 <Error_Handler+0x8>
	...

0800092c <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b08a      	sub	sp, #40	; 0x28
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000936:	79fb      	ldrb	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d10c      	bne.n	8000956 <BSP_LED_Init+0x2a>
 800093c:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <BSP_LED_Init+0x90>)
 800093e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000940:	4a1e      	ldr	r2, [pc, #120]	; (80009bc <BSP_LED_Init+0x90>)
 8000942:	f043 0302 	orr.w	r3, r3, #2
 8000946:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000948:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <BSP_LED_Init+0x90>)
 800094a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	e00e      	b.n	8000974 <BSP_LED_Init+0x48>
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d10b      	bne.n	8000974 <BSP_LED_Init+0x48>
 800095c:	4b17      	ldr	r3, [pc, #92]	; (80009bc <BSP_LED_Init+0x90>)
 800095e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000960:	4a16      	ldr	r2, [pc, #88]	; (80009bc <BSP_LED_Init+0x90>)
 8000962:	f043 0310 	orr.w	r3, r3, #16
 8000966:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <BSP_LED_Init+0x90>)
 800096a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	4a12      	ldr	r2, [pc, #72]	; (80009c0 <BSP_LED_Init+0x94>)
 8000978:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800097c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800097e:	2301      	movs	r3, #1
 8000980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000982:	2300      	movs	r3, #0
 8000984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000986:	2303      	movs	r3, #3
 8000988:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	4a0d      	ldr	r2, [pc, #52]	; (80009c4 <BSP_LED_Init+0x98>)
 800098e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000992:	f107 0214 	add.w	r2, r7, #20
 8000996:	4611      	mov	r1, r2
 8000998:	4618      	mov	r0, r3
 800099a:	f001 fb39 	bl	8002010 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	4a08      	ldr	r2, [pc, #32]	; (80009c4 <BSP_LED_Init+0x98>)
 80009a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009a6:	697a      	ldr	r2, [r7, #20]
 80009a8:	b291      	uxth	r1, r2
 80009aa:	2200      	movs	r2, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f001 fcf1 	bl	8002394 <HAL_GPIO_WritePin>
}
 80009b2:	bf00      	nop
 80009b4:	3728      	adds	r7, #40	; 0x28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000
 80009c0:	080043dc 	.word	0x080043dc
 80009c4:	20000000 	.word	0x20000000

080009c8 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	4a07      	ldr	r2, [pc, #28]	; (80009f4 <BSP_LED_On+0x2c>)
 80009d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	4a06      	ldr	r2, [pc, #24]	; (80009f8 <BSP_LED_On+0x30>)
 80009de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009e2:	2201      	movs	r2, #1
 80009e4:	4619      	mov	r1, r3
 80009e6:	f001 fcd5 	bl	8002394 <HAL_GPIO_WritePin>
}
 80009ea:	bf00      	nop
 80009ec:	3708      	adds	r7, #8
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000000 	.word	0x20000000
 80009f8:	080043dc 	.word	0x080043dc

080009fc <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000a06:	79fb      	ldrb	r3, [r7, #7]
 8000a08:	4a07      	ldr	r2, [pc, #28]	; (8000a28 <BSP_LED_Off+0x2c>)
 8000a0a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4a06      	ldr	r2, [pc, #24]	; (8000a2c <BSP_LED_Off+0x30>)
 8000a12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a16:	2200      	movs	r2, #0
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f001 fcbb 	bl	8002394 <HAL_GPIO_WritePin>
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000000 	.word	0x20000000
 8000a2c:	080043dc 	.word	0x080043dc

08000a30 <BSP_JOY_Init>:
  *     @arg  JOY_MODE_EXTI: Joystick pins will be connected to EXTI line
  *                                 with interrupt generation capability
  * @retval HAL_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_JOY_Init(JOYMode_TypeDef Joy_Mode)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08e      	sub	sp, #56	; 0x38
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
  JOYState_TypeDef joykey;
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Initialized the Joystick. */
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000a40:	e096      	b.n	8000b70 <BSP_JOY_Init+0x140>
  {
    /* Enable the JOY clock */
    JOYx_GPIO_CLK_ENABLE(joykey);
 8000a42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d10c      	bne.n	8000a64 <BSP_JOY_Init+0x34>
 8000a4a:	4b4e      	ldr	r3, [pc, #312]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a4e:	4a4d      	ldr	r2, [pc, #308]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a56:	4b4b      	ldr	r3, [pc, #300]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	61fb      	str	r3, [r7, #28]
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	e042      	b.n	8000aea <BSP_JOY_Init+0xba>
 8000a64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d10c      	bne.n	8000a86 <BSP_JOY_Init+0x56>
 8000a6c:	4b45      	ldr	r3, [pc, #276]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a70:	4a44      	ldr	r2, [pc, #272]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a72:	f043 0301 	orr.w	r3, r3, #1
 8000a76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a78:	4b42      	ldr	r3, [pc, #264]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	e031      	b.n	8000aea <BSP_JOY_Init+0xba>
 8000a86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d10c      	bne.n	8000aa8 <BSP_JOY_Init+0x78>
 8000a8e:	4b3d      	ldr	r3, [pc, #244]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	4a3c      	ldr	r2, [pc, #240]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a9a:	4b3a      	ldr	r3, [pc, #232]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	e020      	b.n	8000aea <BSP_JOY_Init+0xba>
 8000aa8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d10c      	bne.n	8000aca <BSP_JOY_Init+0x9a>
 8000ab0:	4b34      	ldr	r3, [pc, #208]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ab4:	4a33      	ldr	r2, [pc, #204]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000ab6:	f043 0301 	orr.w	r3, r3, #1
 8000aba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000abc:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac0:	f003 0301 	and.w	r3, r3, #1
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	e00f      	b.n	8000aea <BSP_JOY_Init+0xba>
 8000aca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d10b      	bne.n	8000aea <BSP_JOY_Init+0xba>
 8000ad2:	4b2c      	ldr	r3, [pc, #176]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad6:	4a2b      	ldr	r2, [pc, #172]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ade:	4b29      	ldr	r3, [pc, #164]	; (8000b84 <BSP_JOY_Init+0x154>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]

    GPIO_InitStruct.Pin = JOY_PIN[joykey];
 8000aea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000aee:	4a26      	ldr	r2, [pc, #152]	; (8000b88 <BSP_JOY_Init+0x158>)
 8000af0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000af6:	2302      	movs	r3, #2
 8000af8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000afa:	2303      	movs	r3, #3
 8000afc:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (Joy_Mode == JOY_MODE_GPIO)
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10d      	bne.n	8000b20 <BSP_JOY_Init+0xf0>
    {
      /* Configure Joy pin as input */
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b04:	2300      	movs	r3, #0
 8000b06:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 8000b08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b0c:	4a1f      	ldr	r2, [pc, #124]	; (8000b8c <BSP_JOY_Init+0x15c>)
 8000b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b12:	f107 0220 	add.w	r2, r7, #32
 8000b16:	4611      	mov	r1, r2
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f001 fa79 	bl	8002010 <HAL_GPIO_Init>
 8000b1e:	e022      	b.n	8000b66 <BSP_JOY_Init+0x136>
    }
    else if (Joy_Mode == JOY_MODE_EXTI)
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2b01      	cmp	r3, #1
 8000b24:	d11f      	bne.n	8000b66 <BSP_JOY_Init+0x136>
    {
      /* Configure Joy pin as input with External interrupt */
      GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b26:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
      HAL_GPIO_Init(JOY_PORT[joykey], &GPIO_InitStruct);
 8000b2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b30:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <BSP_JOY_Init+0x15c>)
 8000b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b36:	f107 0220 	add.w	r2, r7, #32
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f001 fa67 	bl	8002010 <HAL_GPIO_Init>

      /* Enable and set Joy EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((IRQn_Type)(JOY_IRQn[joykey]), 0x0F, 0x00);
 8000b42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b46:	4a12      	ldr	r2, [pc, #72]	; (8000b90 <BSP_JOY_Init+0x160>)
 8000b48:	5cd3      	ldrb	r3, [r2, r3]
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	210f      	movs	r1, #15
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fa26 	bl	8001fa2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((IRQn_Type)(JOY_IRQn[joykey]));
 8000b56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b5a:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <BSP_JOY_Init+0x160>)
 8000b5c:	5cd3      	ldrb	r3, [r2, r3]
 8000b5e:	b25b      	sxtb	r3, r3
 8000b60:	4618      	mov	r0, r3
 8000b62:	f001 fa3a 	bl	8001fda <HAL_NVIC_EnableIRQ>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8000b66:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000b70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000b74:	2b04      	cmp	r3, #4
 8000b76:	f67f af64 	bls.w	8000a42 <BSP_JOY_Init+0x12>
    }
  }

  return HAL_OK;
 8000b7a:	2300      	movs	r3, #0
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3738      	adds	r7, #56	; 0x38
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40021000 	.word	0x40021000
 8000b88:	080043e0 	.word	0x080043e0
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	080043ec 	.word	0x080043ec

08000b94 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	71fb      	strb	r3, [r7, #7]
 8000b9e:	e013      	b.n	8000bc8 <BSP_JOY_GetState+0x34>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <BSP_JOY_GetState+0x44>)
 8000ba4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	490c      	ldr	r1, [pc, #48]	; (8000bdc <BSP_JOY_GetState+0x48>)
 8000bac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4610      	mov	r0, r2
 8000bb4:	f001 fbd6 	bl	8002364 <HAL_GPIO_ReadPin>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d101      	bne.n	8000bc2 <BSP_JOY_GetState+0x2e>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	e006      	b.n	8000bd0 <BSP_JOY_GetState+0x3c>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	71fb      	strb	r3, [r7, #7]
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	2b04      	cmp	r3, #4
 8000bcc:	d9e8      	bls.n	8000ba0 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8000bce:	2305      	movs	r3, #5
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000008 	.word	0x20000008
 8000bdc:	080043e0 	.word	0x080043e0

08000be0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000be4:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000be6:	4a1a      	ldr	r2, [pc, #104]	; (8000c50 <BSP_LCD_GLASS_Init+0x70>)
 8000be8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000bea:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000bf2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000bf6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000bfa:	220c      	movs	r2, #12
 8000bfc:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c00:	2240      	movs	r2, #64	; 0x40
 8000c02:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000c04:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000c0a:	4b10      	ldr	r3, [pc, #64]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c0c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000c10:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c1a:	2240      	movs	r2, #64	; 0x40
 8000c1c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c30:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8000c32:	4b06      	ldr	r3, [pc, #24]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000c38:	4804      	ldr	r0, [pc, #16]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c3a:	f000 f95f 	bl	8000efc <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000c3e:	4803      	ldr	r0, [pc, #12]	; (8000c4c <BSP_LCD_GLASS_Init+0x6c>)
 8000c40:	f001 fbc0 	bl	80023c4 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000c44:	f000 f950 	bl	8000ee8 <BSP_LCD_GLASS_Clear>
}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	2000006c 	.word	0x2000006c
 8000c50:	40002400 	.word	0x40002400

08000c54 <BSP_LCD_GLASS_DisplayBar>:
  *     @arg BAR0: LCD GLASS Bar 2
  *     @arg BAR0: LCD GLASS Bar 3
  * @retval None
  */
void BSP_LCD_GLASS_DisplayBar(uint32_t BarId)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t position = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	60fb      	str	r3, [r7, #12]

  /* Check which bar is selected */
  while ((BarId) >> position)
 8000c60:	e044      	b.n	8000cec <BSP_LCD_GLASS_DisplayBar+0x98>
  {
    /* Check if current bar is selected */
    switch (BarId & (1 << position))
 8000c62:	2201      	movs	r2, #1
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	3b01      	subs	r3, #1
 8000c72:	2b07      	cmp	r3, #7
 8000c74:	d836      	bhi.n	8000ce4 <BSP_LCD_GLASS_DisplayBar+0x90>
 8000c76:	a201      	add	r2, pc, #4	; (adr r2, 8000c7c <BSP_LCD_GLASS_DisplayBar+0x28>)
 8000c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c7c:	08000c9d 	.word	0x08000c9d
 8000c80:	08000caf 	.word	0x08000caf
 8000c84:	08000ce5 	.word	0x08000ce5
 8000c88:	08000cc1 	.word	0x08000cc1
 8000c8c:	08000ce5 	.word	0x08000ce5
 8000c90:	08000ce5 	.word	0x08000ce5
 8000c94:	08000ce5 	.word	0x08000ce5
 8000c98:	08000cd3 	.word	0x08000cd3
    {
        /* Bar 0 */
      case LCD_BAR_0:
        /* Set BAR0 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG), LCD_BAR0_SEG);
 8000c9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ca0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000ca4:	2106      	movs	r1, #6
 8000ca6:	4818      	ldr	r0, [pc, #96]	; (8000d08 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8000ca8:	f001 fc4c 	bl	8002544 <HAL_LCD_Write>
        break;
 8000cac:	e01b      	b.n	8000ce6 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 1 */
      case LCD_BAR_1:
        /* Set BAR1 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG), LCD_BAR1_SEG);
 8000cae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cb2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000cb6:	2104      	movs	r1, #4
 8000cb8:	4813      	ldr	r0, [pc, #76]	; (8000d08 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8000cba:	f001 fc43 	bl	8002544 <HAL_LCD_Write>
        break;
 8000cbe:	e012      	b.n	8000ce6 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 2 */
      case LCD_BAR_2:
        /* Set BAR2 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR2_SEG), LCD_BAR2_SEG);
 8000cc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000cc4:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8000cc8:	2106      	movs	r1, #6
 8000cca:	480f      	ldr	r0, [pc, #60]	; (8000d08 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8000ccc:	f001 fc3a 	bl	8002544 <HAL_LCD_Write>
        break;
 8000cd0:	e009      	b.n	8000ce6 <BSP_LCD_GLASS_DisplayBar+0x92>

        /* Bar 3 */
      case LCD_BAR_3:
        /* Set BAR3 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR3_SEG), LCD_BAR3_SEG);
 8000cd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000cd6:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8000cda:	2104      	movs	r1, #4
 8000cdc:	480a      	ldr	r0, [pc, #40]	; (8000d08 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8000cde:	f001 fc31 	bl	8002544 <HAL_LCD_Write>
        break;
 8000ce2:	e000      	b.n	8000ce6 <BSP_LCD_GLASS_DisplayBar+0x92>

      default:
        break;
 8000ce4:	bf00      	nop
    }
    position++;
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	60fb      	str	r3, [r7, #12]
  while ((BarId) >> position)
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d1b4      	bne.n	8000c62 <BSP_LCD_GLASS_DisplayBar+0xe>
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000cf8:	4803      	ldr	r0, [pc, #12]	; (8000d08 <BSP_LCD_GLASS_DisplayBar+0xb4>)
 8000cfa:	f001 fcd4 	bl	80026a6 <HAL_LCD_UpdateDisplayRequest>
}
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	2000006c 	.word	0x2000006c

08000d0c <BSP_LCD_GLASS_ClearBar>:
  *     @arg LCD_BAR_2: LCD GLASS Bar 2
  *     @arg LCD_BAR_3: LCD GLASS Bar 3
  * @retval None
  */
void BSP_LCD_GLASS_ClearBar(uint32_t BarId)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t position = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]

  /* Check which bar is selected */
  while ((BarId) >> position)
 8000d18:	e040      	b.n	8000d9c <BSP_LCD_GLASS_ClearBar+0x90>
  {
    /* Check if current bar is selected */
    switch (BarId & (1 << position))
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	461a      	mov	r2, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4013      	ands	r3, r2
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	2b07      	cmp	r3, #7
 8000d2c:	d832      	bhi.n	8000d94 <BSP_LCD_GLASS_ClearBar+0x88>
 8000d2e:	a201      	add	r2, pc, #4	; (adr r2, 8000d34 <BSP_LCD_GLASS_ClearBar+0x28>)
 8000d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d34:	08000d55 	.word	0x08000d55
 8000d38:	08000d65 	.word	0x08000d65
 8000d3c:	08000d95 	.word	0x08000d95
 8000d40:	08000d75 	.word	0x08000d75
 8000d44:	08000d95 	.word	0x08000d95
 8000d48:	08000d95 	.word	0x08000d95
 8000d4c:	08000d95 	.word	0x08000d95
 8000d50:	08000d85 	.word	0x08000d85
    {
        /* Bar 0 */
      case LCD_BAR_0:
        /* Set BAR0 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG) , 0);
 8000d54:	2300      	movs	r3, #0
 8000d56:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000d5a:	2106      	movs	r1, #6
 8000d5c:	4816      	ldr	r0, [pc, #88]	; (8000db8 <BSP_LCD_GLASS_ClearBar+0xac>)
 8000d5e:	f001 fbf1 	bl	8002544 <HAL_LCD_Write>
        break;
 8000d62:	e018      	b.n	8000d96 <BSP_LCD_GLASS_ClearBar+0x8a>

        /* Bar 1 */
      case LCD_BAR_1:
        /* Set BAR1 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG), 0);
 8000d64:	2300      	movs	r3, #0
 8000d66:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000d6a:	2104      	movs	r1, #4
 8000d6c:	4812      	ldr	r0, [pc, #72]	; (8000db8 <BSP_LCD_GLASS_ClearBar+0xac>)
 8000d6e:	f001 fbe9 	bl	8002544 <HAL_LCD_Write>
        break;
 8000d72:	e010      	b.n	8000d96 <BSP_LCD_GLASS_ClearBar+0x8a>

        /* Bar 2 */
      case LCD_BAR_2:
        /* Set BAR2 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR2_SEG), 0);
 8000d74:	2300      	movs	r3, #0
 8000d76:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8000d7a:	2106      	movs	r1, #6
 8000d7c:	480e      	ldr	r0, [pc, #56]	; (8000db8 <BSP_LCD_GLASS_ClearBar+0xac>)
 8000d7e:	f001 fbe1 	bl	8002544 <HAL_LCD_Write>
        break;
 8000d82:	e008      	b.n	8000d96 <BSP_LCD_GLASS_ClearBar+0x8a>

        /* Bar 3 */
      case LCD_BAR_3:
        /* Set BAR3 */
        HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR3_SEG), 0);
 8000d84:	2300      	movs	r3, #0
 8000d86:	f06f 7200 	mvn.w	r2, #33554432	; 0x2000000
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	480a      	ldr	r0, [pc, #40]	; (8000db8 <BSP_LCD_GLASS_ClearBar+0xac>)
 8000d8e:	f001 fbd9 	bl	8002544 <HAL_LCD_Write>
        break;
 8000d92:	e000      	b.n	8000d96 <BSP_LCD_GLASS_ClearBar+0x8a>

      default:
        break;
 8000d94:	bf00      	nop
    }
    position++;
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	60fb      	str	r3, [r7, #12]
  while ((BarId) >> position)
 8000d9c:	687a      	ldr	r2, [r7, #4]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	fa22 f303 	lsr.w	r3, r2, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d1b8      	bne.n	8000d1a <BSP_LCD_GLASS_ClearBar+0xe>
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000da8:	4803      	ldr	r0, [pc, #12]	; (8000db8 <BSP_LCD_GLASS_ClearBar+0xac>)
 8000daa:	f001 fc7c 	bl	80026a6 <HAL_LCD_UpdateDisplayRequest>
}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	2000006c 	.word	0x2000006c

08000dbc <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Battery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Battery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	2b04      	cmp	r3, #4
 8000dca:	d861      	bhi.n	8000e90 <BSP_LCD_GLASS_BarLevelConfig+0xd4>
 8000dcc:	a201      	add	r2, pc, #4	; (adr r2, 8000dd4 <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd2:	bf00      	nop
 8000dd4:	08000de9 	.word	0x08000de9
 8000dd8:	08000e09 	.word	0x08000e09
 8000ddc:	08000e2b 	.word	0x08000e2b
 8000de0:	08000e4f 	.word	0x08000e4f
 8000de4:	08000e71 	.word	0x08000e71
  {
      /* BATTERYLEVEL_OFF */
    case BATTERYLEVEL_OFF:
      /* Set BAR0 & BAR2 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000de8:	2300      	movs	r3, #0
 8000dea:	4a2d      	ldr	r2, [pc, #180]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000dec:	2106      	movs	r1, #6
 8000dee:	482d      	ldr	r0, [pc, #180]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000df0:	f001 fba8 	bl	8002544 <HAL_LCD_Write>
      /* Set BAR1 & BAR3 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000df4:	2300      	movs	r3, #0
 8000df6:	4a2a      	ldr	r2, [pc, #168]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000df8:	2104      	movs	r1, #4
 8000dfa:	482a      	ldr	r0, [pc, #168]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000dfc:	f001 fba2 	bl	8002544 <HAL_LCD_Write>
      LCDBar = BATTERYLEVEL_OFF;
 8000e00:	4b29      	ldr	r3, [pc, #164]	; (8000ea8 <BSP_LCD_GLASS_BarLevelConfig+0xec>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	701a      	strb	r2, [r3, #0]
      break;
 8000e06:	e044      	b.n	8000e92 <BSP_LCD_GLASS_BarLevelConfig+0xd6>

      /* BARLEVEL 1/4 */
    case BATTERYLEVEL_1_4:
      /* Set BAR0 on & BAR2 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000e08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0c:	4a24      	ldr	r2, [pc, #144]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e0e:	2106      	movs	r1, #6
 8000e10:	4824      	ldr	r0, [pc, #144]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e12:	f001 fb97 	bl	8002544 <HAL_LCD_Write>
      /* Set BAR1 & BAR3 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000e16:	2300      	movs	r3, #0
 8000e18:	4a21      	ldr	r2, [pc, #132]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	4821      	ldr	r0, [pc, #132]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e1e:	f001 fb91 	bl	8002544 <HAL_LCD_Write>
      LCDBar = BATTERYLEVEL_1_4;
 8000e22:	4b21      	ldr	r3, [pc, #132]	; (8000ea8 <BSP_LCD_GLASS_BarLevelConfig+0xec>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	701a      	strb	r2, [r3, #0]
      break;
 8000e28:	e033      	b.n	8000e92 <BSP_LCD_GLASS_BarLevelConfig+0xd6>

      /* BARLEVEL 1/2 */
    case BATTERYLEVEL_1_2:
      /* Set BAR0 on & BAR2 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000e2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e2e:	4a1c      	ldr	r2, [pc, #112]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e30:	2106      	movs	r1, #6
 8000e32:	481c      	ldr	r0, [pc, #112]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e34:	f001 fb86 	bl	8002544 <HAL_LCD_Write>
      /* Set BAR1 on & BAR3 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e3c:	4a18      	ldr	r2, [pc, #96]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e3e:	2104      	movs	r1, #4
 8000e40:	4818      	ldr	r0, [pc, #96]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e42:	f001 fb7f 	bl	8002544 <HAL_LCD_Write>
      LCDBar = BATTERYLEVEL_1_2;
 8000e46:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <BSP_LCD_GLASS_BarLevelConfig+0xec>)
 8000e48:	2202      	movs	r2, #2
 8000e4a:	701a      	strb	r2, [r3, #0]
      break;
 8000e4c:	e021      	b.n	8000e92 <BSP_LCD_GLASS_BarLevelConfig+0xd6>

      /* Battery Level 3/4 */
    case BATTERYLEVEL_3_4:
      /* Set BAR0 & BAR2 on */
      HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000e4e:	4b17      	ldr	r3, [pc, #92]	; (8000eac <BSP_LCD_GLASS_BarLevelConfig+0xf0>)
 8000e50:	4a13      	ldr	r2, [pc, #76]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e52:	2106      	movs	r1, #6
 8000e54:	4813      	ldr	r0, [pc, #76]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e56:	f001 fb75 	bl	8002544 <HAL_LCD_Write>
      /* Set BAR1 on & BAR3 off */
      HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e5e:	4a10      	ldr	r2, [pc, #64]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e60:	2104      	movs	r1, #4
 8000e62:	4810      	ldr	r0, [pc, #64]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e64:	f001 fb6e 	bl	8002544 <HAL_LCD_Write>
      LCDBar = BATTERYLEVEL_3_4;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <BSP_LCD_GLASS_BarLevelConfig+0xec>)
 8000e6a:	2203      	movs	r2, #3
 8000e6c:	701a      	strb	r2, [r3, #0]
      break;
 8000e6e:	e010      	b.n	8000e92 <BSP_LCD_GLASS_BarLevelConfig+0xd6>

      /* BATTERYLEVEL_FULL */
    case BATTERYLEVEL_FULL:
      /* Set BAR0 & BAR2 on */
      HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000e70:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <BSP_LCD_GLASS_BarLevelConfig+0xf0>)
 8000e72:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e74:	2106      	movs	r1, #6
 8000e76:	480b      	ldr	r0, [pc, #44]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e78:	f001 fb64 	bl	8002544 <HAL_LCD_Write>
      /* Set BAR1 on & BAR3 on */
      HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <BSP_LCD_GLASS_BarLevelConfig+0xf0>)
 8000e7e:	4a08      	ldr	r2, [pc, #32]	; (8000ea0 <BSP_LCD_GLASS_BarLevelConfig+0xe4>)
 8000e80:	2104      	movs	r1, #4
 8000e82:	4808      	ldr	r0, [pc, #32]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e84:	f001 fb5e 	bl	8002544 <HAL_LCD_Write>
      LCDBar = BATTERYLEVEL_FULL;
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <BSP_LCD_GLASS_BarLevelConfig+0xec>)
 8000e8a:	2204      	movs	r2, #4
 8000e8c:	701a      	strb	r2, [r3, #0]
      break;
 8000e8e:	e000      	b.n	8000e92 <BSP_LCD_GLASS_BarLevelConfig+0xd6>

    default:
      break;
 8000e90:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000e92:	4804      	ldr	r0, [pc, #16]	; (8000ea4 <BSP_LCD_GLASS_BarLevelConfig+0xe8>)
 8000e94:	f001 fc07 	bl	80026a6 <HAL_LCD_UpdateDisplayRequest>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	fdfffeff 	.word	0xfdfffeff
 8000ea4:	2000006c 	.word	0x2000006c
 8000ea8:	2000001c 	.word	0x2000001c
 8000eac:	02000100 	.word	0x02000100

08000eb0 <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	70fb      	strb	r3, [r7, #3]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	70bb      	strb	r3, [r7, #2]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 8000eca:	787b      	ldrb	r3, [r7, #1]
 8000ecc:	78ba      	ldrb	r2, [r7, #2]
 8000ece:	78f9      	ldrb	r1, [r7, #3]
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f000 fa33 	bl	800133c <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000ed6:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <BSP_LCD_GLASS_DisplayChar+0x34>)
 8000ed8:	f001 fbe5 	bl	80026a6 <HAL_LCD_UpdateDisplayRequest>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	2000006c 	.word	0x2000006c

08000ee8 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <BSP_LCD_GLASS_Clear+0x10>)
 8000eee:	f001 fb84 	bl	80025fa <HAL_LCD_Clear>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	2000006c 	.word	0x2000006c

08000efc <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b0c0      	sub	sp, #256	; 0x100
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000f04:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8000f14:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000f18:	2244      	movs	r2, #68	; 0x44
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 fa1f 	bl	8004360 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8000f22:	f107 0320 	add.w	r3, r7, #32
 8000f26:	2288      	movs	r2, #136	; 0x88
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f003 fa18 	bl	8004360 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f30:	4b51      	ldr	r3, [pc, #324]	; (8001078 <LCD_MspInit+0x17c>)
 8000f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f34:	4a50      	ldr	r2, [pc, #320]	; (8001078 <LCD_MspInit+0x17c>)
 8000f36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f3a:	6593      	str	r3, [r2, #88]	; 0x58
 8000f3c:	4b4e      	ldr	r3, [pc, #312]	; (8001078 <LCD_MspInit+0x17c>)
 8000f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock source ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000f54:	2301      	movs	r3, #1
 8000f56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8000f5a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f001 fc70 	bl	8002844 <HAL_RCC_OscConfig>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d000      	beq.n	8000f6c <LCD_MspInit+0x70>
  {
    while (1);
 8000f6a:	e7fe      	b.n	8000f6a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f70:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fa28 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f84:	4b3c      	ldr	r3, [pc, #240]	; (8001078 <LCD_MspInit+0x17c>)
 8000f86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f88:	4a3b      	ldr	r2, [pc, #236]	; (8001078 <LCD_MspInit+0x17c>)
 8000f8a:	f043 0301 	orr.w	r3, r3, #1
 8000f8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f90:	4b39      	ldr	r3, [pc, #228]	; (8001078 <LCD_MspInit+0x17c>)
 8000f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f94:	f003 0301 	and.w	r3, r3, #1
 8000f98:	61bb      	str	r3, [r7, #24]
 8000f9a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9c:	4b36      	ldr	r3, [pc, #216]	; (8001078 <LCD_MspInit+0x17c>)
 8000f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa0:	4a35      	ldr	r2, [pc, #212]	; (8001078 <LCD_MspInit+0x17c>)
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa8:	4b33      	ldr	r3, [pc, #204]	; (8001078 <LCD_MspInit+0x17c>)
 8000faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	617b      	str	r3, [r7, #20]
 8000fb2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb4:	4b30      	ldr	r3, [pc, #192]	; (8001078 <LCD_MspInit+0x17c>)
 8000fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb8:	4a2f      	ldr	r2, [pc, #188]	; (8001078 <LCD_MspInit+0x17c>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc0:	4b2d      	ldr	r3, [pc, #180]	; (8001078 <LCD_MspInit+0x17c>)
 8000fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fcc:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <LCD_MspInit+0x17c>)
 8000fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd0:	4a29      	ldr	r2, [pc, #164]	; (8001078 <LCD_MspInit+0x17c>)
 8000fd2:	f043 0308 	orr.w	r3, r3, #8
 8000fd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd8:	4b27      	ldr	r3, [pc, #156]	; (8001078 <LCD_MspInit+0x17c>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fdc:	f003 0308 	and.w	r3, r3, #8
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8000fe4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000fe8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8000fec:	2302      	movs	r3, #2
 8000fee:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8000ffe:	230b      	movs	r3, #11
 8001000:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001004:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001008:	4619      	mov	r1, r3
 800100a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800100e:	f000 ffff 	bl	8002010 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001012:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001016:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800101a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800101e:	4619      	mov	r1, r3
 8001020:	4816      	ldr	r0, [pc, #88]	; (800107c <LCD_MspInit+0x180>)
 8001022:	f000 fff5 	bl	8002010 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001026:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800102a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800102e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001032:	4619      	mov	r1, r3
 8001034:	4812      	ldr	r0, [pc, #72]	; (8001080 <LCD_MspInit+0x184>)
 8001036:	f000 ffeb 	bl	8002010 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800103a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800103e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8001042:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001046:	4619      	mov	r1, r3
 8001048:	480e      	ldr	r0, [pc, #56]	; (8001084 <LCD_MspInit+0x188>)
 800104a:	f000 ffe1 	bl	8002010 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800104e:	2002      	movs	r0, #2
 8001050:	f000 fea8 	bl	8001da4 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <LCD_MspInit+0x17c>)
 8001056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001058:	4a07      	ldr	r2, [pc, #28]	; (8001078 <LCD_MspInit+0x17c>)
 800105a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800105e:	6593      	str	r3, [r2, #88]	; 0x58
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <LCD_MspInit+0x17c>)
 8001062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001064:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
}
 800106c:	bf00      	nop
 800106e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400
 8001080:	48000800 	.word	0x48000800
 8001084:	48000c00 	.word	0x48000c00

08001088 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	460b      	mov	r3, r1
 8001092:	70fb      	strb	r3, [r7, #3]
 8001094:	4613      	mov	r3, r2
 8001096:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8001098:	2300      	movs	r3, #0
 800109a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	737b      	strb	r3, [r7, #13]
 80010a0:	2300      	movs	r3, #0
 80010a2:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2bff      	cmp	r3, #255	; 0xff
 80010aa:	f000 80e8 	beq.w	800127e <Convert+0x1f6>
 80010ae:	2bff      	cmp	r3, #255	; 0xff
 80010b0:	f300 80f1 	bgt.w	8001296 <Convert+0x20e>
 80010b4:	2bb5      	cmp	r3, #181	; 0xb5
 80010b6:	f000 80cb 	beq.w	8001250 <Convert+0x1c8>
 80010ba:	2bb5      	cmp	r3, #181	; 0xb5
 80010bc:	f300 80eb 	bgt.w	8001296 <Convert+0x20e>
 80010c0:	2b6e      	cmp	r3, #110	; 0x6e
 80010c2:	f300 80a9 	bgt.w	8001218 <Convert+0x190>
 80010c6:	2b20      	cmp	r3, #32
 80010c8:	f2c0 80e5 	blt.w	8001296 <Convert+0x20e>
 80010cc:	3b20      	subs	r3, #32
 80010ce:	2b4e      	cmp	r3, #78	; 0x4e
 80010d0:	f200 80e1 	bhi.w	8001296 <Convert+0x20e>
 80010d4:	a201      	add	r2, pc, #4	; (adr r2, 80010dc <Convert+0x54>)
 80010d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010da:	bf00      	nop
 80010dc:	0800121f 	.word	0x0800121f
 80010e0:	08001297 	.word	0x08001297
 80010e4:	08001297 	.word	0x08001297
 80010e8:	08001297 	.word	0x08001297
 80010ec:	08001297 	.word	0x08001297
 80010f0:	08001277 	.word	0x08001277
 80010f4:	08001297 	.word	0x08001297
 80010f8:	08001297 	.word	0x08001297
 80010fc:	0800122d 	.word	0x0800122d
 8001100:	08001233 	.word	0x08001233
 8001104:	08001225 	.word	0x08001225
 8001108:	08001261 	.word	0x08001261
 800110c:	08001297 	.word	0x08001297
 8001110:	08001259 	.word	0x08001259
 8001114:	08001297 	.word	0x08001297
 8001118:	08001269 	.word	0x08001269
 800111c:	08001287 	.word	0x08001287
 8001120:	08001287 	.word	0x08001287
 8001124:	08001287 	.word	0x08001287
 8001128:	08001287 	.word	0x08001287
 800112c:	08001287 	.word	0x08001287
 8001130:	08001287 	.word	0x08001287
 8001134:	08001287 	.word	0x08001287
 8001138:	08001287 	.word	0x08001287
 800113c:	08001287 	.word	0x08001287
 8001140:	08001287 	.word	0x08001287
 8001144:	08001297 	.word	0x08001297
 8001148:	08001297 	.word	0x08001297
 800114c:	08001297 	.word	0x08001297
 8001150:	08001297 	.word	0x08001297
 8001154:	08001297 	.word	0x08001297
 8001158:	08001297 	.word	0x08001297
 800115c:	08001297 	.word	0x08001297
 8001160:	08001297 	.word	0x08001297
 8001164:	08001297 	.word	0x08001297
 8001168:	08001297 	.word	0x08001297
 800116c:	08001297 	.word	0x08001297
 8001170:	08001297 	.word	0x08001297
 8001174:	08001297 	.word	0x08001297
 8001178:	08001297 	.word	0x08001297
 800117c:	08001297 	.word	0x08001297
 8001180:	08001297 	.word	0x08001297
 8001184:	08001297 	.word	0x08001297
 8001188:	08001297 	.word	0x08001297
 800118c:	08001297 	.word	0x08001297
 8001190:	08001297 	.word	0x08001297
 8001194:	08001297 	.word	0x08001297
 8001198:	08001297 	.word	0x08001297
 800119c:	08001297 	.word	0x08001297
 80011a0:	08001297 	.word	0x08001297
 80011a4:	08001297 	.word	0x08001297
 80011a8:	08001297 	.word	0x08001297
 80011ac:	08001297 	.word	0x08001297
 80011b0:	08001297 	.word	0x08001297
 80011b4:	08001297 	.word	0x08001297
 80011b8:	08001297 	.word	0x08001297
 80011bc:	08001297 	.word	0x08001297
 80011c0:	08001297 	.word	0x08001297
 80011c4:	08001297 	.word	0x08001297
 80011c8:	08001297 	.word	0x08001297
 80011cc:	08001297 	.word	0x08001297
 80011d0:	08001297 	.word	0x08001297
 80011d4:	08001297 	.word	0x08001297
 80011d8:	08001297 	.word	0x08001297
 80011dc:	08001297 	.word	0x08001297
 80011e0:	08001297 	.word	0x08001297
 80011e4:	08001297 	.word	0x08001297
 80011e8:	08001297 	.word	0x08001297
 80011ec:	08001239 	.word	0x08001239
 80011f0:	08001297 	.word	0x08001297
 80011f4:	08001297 	.word	0x08001297
 80011f8:	08001297 	.word	0x08001297
 80011fc:	08001297 	.word	0x08001297
 8001200:	08001297 	.word	0x08001297
 8001204:	08001297 	.word	0x08001297
 8001208:	08001297 	.word	0x08001297
 800120c:	08001297 	.word	0x08001297
 8001210:	08001241 	.word	0x08001241
 8001214:	08001249 	.word	0x08001249
 8001218:	2bb0      	cmp	r3, #176	; 0xb0
 800121a:	d028      	beq.n	800126e <Convert+0x1e6>
 800121c:	e03b      	b.n	8001296 <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 800121e:	2300      	movs	r3, #0
 8001220:	81fb      	strh	r3, [r7, #14]
      break;
 8001222:	e057      	b.n	80012d4 <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8001224:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001228:	81fb      	strh	r3, [r7, #14]
      break;
 800122a:	e053      	b.n	80012d4 <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 800122c:	2328      	movs	r3, #40	; 0x28
 800122e:	81fb      	strh	r3, [r7, #14]
      break;
 8001230:	e050      	b.n	80012d4 <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001232:	2311      	movs	r3, #17
 8001234:	81fb      	strh	r3, [r7, #14]
      break;
 8001236:	e04d      	b.n	80012d4 <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8001238:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 800123c:	81fb      	strh	r3, [r7, #14]
      break;
 800123e:	e049      	b.n	80012d4 <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8001240:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001244:	81fb      	strh	r3, [r7, #14]
      break;
 8001246:	e045      	b.n	80012d4 <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8001248:	f242 2310 	movw	r3, #8720	; 0x2210
 800124c:	81fb      	strh	r3, [r7, #14]
      break;
 800124e:	e041      	b.n	80012d4 <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8001250:	f246 0384 	movw	r3, #24708	; 0x6084
 8001254:	81fb      	strh	r3, [r7, #14]
      break;
 8001256:	e03d      	b.n	80012d4 <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8001258:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800125c:	81fb      	strh	r3, [r7, #14]
      break;
 800125e:	e039      	b.n	80012d4 <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8001260:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001264:	81fb      	strh	r3, [r7, #14]
      break;
 8001266:	e035      	b.n	80012d4 <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8001268:	23c0      	movs	r3, #192	; 0xc0
 800126a:	81fb      	strh	r3, [r7, #14]
      break;
 800126c:	e032      	b.n	80012d4 <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 800126e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001272:	81fb      	strh	r3, [r7, #14]
      break;
 8001274:	e02e      	b.n	80012d4 <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8001276:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800127a:	81fb      	strh	r3, [r7, #14]
      break;
 800127c:	e02a      	b.n	80012d4 <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 800127e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001282:	81fb      	strh	r3, [r7, #14]
      break ;
 8001284:	e026      	b.n	80012d4 <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	3b30      	subs	r3, #48	; 0x30
 800128c:	4a28      	ldr	r2, [pc, #160]	; (8001330 <Convert+0x2a8>)
 800128e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001292:	81fb      	strh	r3, [r7, #14]
      break;
 8001294:	e01e      	b.n	80012d4 <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b5a      	cmp	r3, #90	; 0x5a
 800129c:	d80a      	bhi.n	80012b4 <Convert+0x22c>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b40      	cmp	r3, #64	; 0x40
 80012a4:	d906      	bls.n	80012b4 <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	3b41      	subs	r3, #65	; 0x41
 80012ac:	4a21      	ldr	r2, [pc, #132]	; (8001334 <Convert+0x2ac>)
 80012ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b7a      	cmp	r3, #122	; 0x7a
 80012ba:	d80a      	bhi.n	80012d2 <Convert+0x24a>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b60      	cmp	r3, #96	; 0x60
 80012c2:	d906      	bls.n	80012d2 <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	3b61      	subs	r3, #97	; 0x61
 80012ca:	4a1a      	ldr	r2, [pc, #104]	; (8001334 <Convert+0x2ac>)
 80012cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012d0:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80012d2:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80012d4:	78fb      	ldrb	r3, [r7, #3]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d103      	bne.n	80012e2 <Convert+0x25a>
  {
    ch |= 0x0002;
 80012da:	89fb      	ldrh	r3, [r7, #14]
 80012dc:	f043 0302 	orr.w	r3, r3, #2
 80012e0:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80012e2:	78bb      	ldrb	r3, [r7, #2]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d103      	bne.n	80012f0 <Convert+0x268>
  {
    ch |= 0x0020;
 80012e8:	89fb      	ldrh	r3, [r7, #14]
 80012ea:	f043 0320 	orr.w	r3, r3, #32
 80012ee:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80012f0:	230c      	movs	r3, #12
 80012f2:	737b      	strb	r3, [r7, #13]
 80012f4:	2300      	movs	r3, #0
 80012f6:	733b      	strb	r3, [r7, #12]
 80012f8:	e010      	b.n	800131c <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80012fa:	89fa      	ldrh	r2, [r7, #14]
 80012fc:	7b7b      	ldrb	r3, [r7, #13]
 80012fe:	fa42 f303 	asr.w	r3, r2, r3
 8001302:	461a      	mov	r2, r3
 8001304:	7b3b      	ldrb	r3, [r7, #12]
 8001306:	f002 020f 	and.w	r2, r2, #15
 800130a:	490b      	ldr	r1, [pc, #44]	; (8001338 <Convert+0x2b0>)
 800130c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	3b04      	subs	r3, #4
 8001314:	737b      	strb	r3, [r7, #13]
 8001316:	7b3b      	ldrb	r3, [r7, #12]
 8001318:	3301      	adds	r3, #1
 800131a:	733b      	strb	r3, [r7, #12]
 800131c:	7b3b      	ldrb	r3, [r7, #12]
 800131e:	2b03      	cmp	r3, #3
 8001320:	d9eb      	bls.n	80012fa <Convert+0x272>
  }
}
 8001322:	bf00      	nop
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	08004428 	.word	0x08004428
 8001334:	080043f4 	.word	0x080043f4
 8001338:	200000a8 	.word	0x200000a8

0800133c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	4608      	mov	r0, r1
 8001346:	4611      	mov	r1, r2
 8001348:	461a      	mov	r2, r3
 800134a:	4603      	mov	r3, r0
 800134c:	70fb      	strb	r3, [r7, #3]
 800134e:	460b      	mov	r3, r1
 8001350:	70bb      	strb	r3, [r7, #2]
 8001352:	4613      	mov	r3, r2
 8001354:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800135a:	78ba      	ldrb	r2, [r7, #2]
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	4619      	mov	r1, r3
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff fe91 	bl	8001088 <Convert>

  switch (Position)
 8001366:	787b      	ldrb	r3, [r7, #1]
 8001368:	2b05      	cmp	r3, #5
 800136a:	f200 835b 	bhi.w	8001a24 <WriteChar+0x6e8>
 800136e:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <WriteChar+0x38>)
 8001370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001374:	0800138d 	.word	0x0800138d
 8001378:	08001487 	.word	0x08001487
 800137c:	080015a1 	.word	0x080015a1
 8001380:	080016a3 	.word	0x080016a3
 8001384:	080017d1 	.word	0x080017d1
 8001388:	0800191b 	.word	0x0800191b
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800138c:	4b80      	ldr	r3, [pc, #512]	; (8001590 <WriteChar+0x254>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	f003 0210 	and.w	r2, r3, #16
 8001396:	4b7e      	ldr	r3, [pc, #504]	; (8001590 <WriteChar+0x254>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	085b      	lsrs	r3, r3, #1
 800139c:	05db      	lsls	r3, r3, #23
 800139e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013a2:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80013a4:	4b7a      	ldr	r3, [pc, #488]	; (8001590 <WriteChar+0x254>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	059b      	lsls	r3, r3, #22
 80013ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013b0:	431a      	orrs	r2, r3
 80013b2:	4b77      	ldr	r3, [pc, #476]	; (8001590 <WriteChar+0x254>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4a74      	ldr	r2, [pc, #464]	; (8001594 <WriteChar+0x258>)
 80013c2:	2100      	movs	r1, #0
 80013c4:	4874      	ldr	r0, [pc, #464]	; (8001598 <WriteChar+0x25c>)
 80013c6:	f001 f8bd 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80013ca:	4b71      	ldr	r3, [pc, #452]	; (8001590 <WriteChar+0x254>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	f003 0210 	and.w	r2, r3, #16
 80013d4:	4b6e      	ldr	r3, [pc, #440]	; (8001590 <WriteChar+0x254>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	085b      	lsrs	r3, r3, #1
 80013da:	05db      	lsls	r3, r3, #23
 80013dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013e0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80013e2:	4b6b      	ldr	r3, [pc, #428]	; (8001590 <WriteChar+0x254>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	089b      	lsrs	r3, r3, #2
 80013e8:	059b      	lsls	r3, r3, #22
 80013ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ee:	431a      	orrs	r2, r3
 80013f0:	4b67      	ldr	r3, [pc, #412]	; (8001590 <WriteChar+0x254>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80013f8:	4313      	orrs	r3, r2
 80013fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4a65      	ldr	r2, [pc, #404]	; (8001594 <WriteChar+0x258>)
 8001400:	2102      	movs	r1, #2
 8001402:	4865      	ldr	r0, [pc, #404]	; (8001598 <WriteChar+0x25c>)
 8001404:	f001 f89e 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001408:	4b61      	ldr	r3, [pc, #388]	; (8001590 <WriteChar+0x254>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	f003 0210 	and.w	r2, r3, #16
 8001412:	4b5f      	ldr	r3, [pc, #380]	; (8001590 <WriteChar+0x254>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	085b      	lsrs	r3, r3, #1
 8001418:	05db      	lsls	r3, r3, #23
 800141a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800141e:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001420:	4b5b      	ldr	r3, [pc, #364]	; (8001590 <WriteChar+0x254>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	089b      	lsrs	r3, r3, #2
 8001426:	059b      	lsls	r3, r3, #22
 8001428:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800142c:	431a      	orrs	r2, r3
 800142e:	4b58      	ldr	r3, [pc, #352]	; (8001590 <WriteChar+0x254>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001436:	4313      	orrs	r3, r2
 8001438:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	4a55      	ldr	r2, [pc, #340]	; (8001594 <WriteChar+0x258>)
 800143e:	2104      	movs	r1, #4
 8001440:	4855      	ldr	r0, [pc, #340]	; (8001598 <WriteChar+0x25c>)
 8001442:	f001 f87f 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001446:	4b52      	ldr	r3, [pc, #328]	; (8001590 <WriteChar+0x254>)
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	f003 0210 	and.w	r2, r3, #16
 8001450:	4b4f      	ldr	r3, [pc, #316]	; (8001590 <WriteChar+0x254>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	085b      	lsrs	r3, r3, #1
 8001456:	05db      	lsls	r3, r3, #23
 8001458:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800145c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800145e:	4b4c      	ldr	r3, [pc, #304]	; (8001590 <WriteChar+0x254>)
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	089b      	lsrs	r3, r3, #2
 8001464:	059b      	lsls	r3, r3, #22
 8001466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800146a:	431a      	orrs	r2, r3
 800146c:	4b48      	ldr	r3, [pc, #288]	; (8001590 <WriteChar+0x254>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001474:	4313      	orrs	r3, r2
 8001476:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4a46      	ldr	r2, [pc, #280]	; (8001594 <WriteChar+0x258>)
 800147c:	2106      	movs	r1, #6
 800147e:	4846      	ldr	r0, [pc, #280]	; (8001598 <WriteChar+0x25c>)
 8001480:	f001 f860 	bl	8002544 <HAL_LCD_Write>
      break;
 8001484:	e2cf      	b.n	8001a26 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001486:	4b42      	ldr	r3, [pc, #264]	; (8001590 <WriteChar+0x254>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	019b      	lsls	r3, r3, #6
 800148c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001490:	4b3f      	ldr	r3, [pc, #252]	; (8001590 <WriteChar+0x254>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	085b      	lsrs	r3, r3, #1
 8001496:	035b      	lsls	r3, r3, #13
 8001498:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800149c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800149e:	4b3c      	ldr	r3, [pc, #240]	; (8001590 <WriteChar+0x254>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	031b      	lsls	r3, r3, #12
 80014a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014aa:	431a      	orrs	r2, r3
 80014ac:	4b38      	ldr	r3, [pc, #224]	; (8001590 <WriteChar+0x254>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	08db      	lsrs	r3, r3, #3
 80014b2:	015b      	lsls	r3, r3, #5
 80014b4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80014b8:	4313      	orrs	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4a37      	ldr	r2, [pc, #220]	; (800159c <WriteChar+0x260>)
 80014c0:	2100      	movs	r1, #0
 80014c2:	4835      	ldr	r0, [pc, #212]	; (8001598 <WriteChar+0x25c>)
 80014c4:	f001 f83e 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80014c8:	4b31      	ldr	r3, [pc, #196]	; (8001590 <WriteChar+0x254>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	019b      	lsls	r3, r3, #6
 80014ce:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80014d2:	4b2f      	ldr	r3, [pc, #188]	; (8001590 <WriteChar+0x254>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	085b      	lsrs	r3, r3, #1
 80014d8:	035b      	lsls	r3, r3, #13
 80014da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014de:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80014e0:	4b2b      	ldr	r3, [pc, #172]	; (8001590 <WriteChar+0x254>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	031b      	lsls	r3, r3, #12
 80014e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014ec:	431a      	orrs	r2, r3
 80014ee:	4b28      	ldr	r3, [pc, #160]	; (8001590 <WriteChar+0x254>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	08db      	lsrs	r3, r3, #3
 80014f4:	015b      	lsls	r3, r3, #5
 80014f6:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	4a26      	ldr	r2, [pc, #152]	; (800159c <WriteChar+0x260>)
 8001502:	2102      	movs	r1, #2
 8001504:	4824      	ldr	r0, [pc, #144]	; (8001598 <WriteChar+0x25c>)
 8001506:	f001 f81d 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800150a:	4b21      	ldr	r3, [pc, #132]	; (8001590 <WriteChar+0x254>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	019b      	lsls	r3, r3, #6
 8001510:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001514:	4b1e      	ldr	r3, [pc, #120]	; (8001590 <WriteChar+0x254>)
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	085b      	lsrs	r3, r3, #1
 800151a:	035b      	lsls	r3, r3, #13
 800151c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001520:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <WriteChar+0x254>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	089b      	lsrs	r3, r3, #2
 8001528:	031b      	lsls	r3, r3, #12
 800152a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800152e:	431a      	orrs	r2, r3
 8001530:	4b17      	ldr	r3, [pc, #92]	; (8001590 <WriteChar+0x254>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	08db      	lsrs	r3, r3, #3
 8001536:	015b      	lsls	r3, r3, #5
 8001538:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800153c:	4313      	orrs	r3, r2
 800153e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4a16      	ldr	r2, [pc, #88]	; (800159c <WriteChar+0x260>)
 8001544:	2104      	movs	r1, #4
 8001546:	4814      	ldr	r0, [pc, #80]	; (8001598 <WriteChar+0x25c>)
 8001548:	f000 fffc 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800154c:	4b10      	ldr	r3, [pc, #64]	; (8001590 <WriteChar+0x254>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	019b      	lsls	r3, r3, #6
 8001552:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001556:	4b0e      	ldr	r3, [pc, #56]	; (8001590 <WriteChar+0x254>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	085b      	lsrs	r3, r3, #1
 800155c:	035b      	lsls	r3, r3, #13
 800155e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001562:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001564:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <WriteChar+0x254>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	089b      	lsrs	r3, r3, #2
 800156a:	031b      	lsls	r3, r3, #12
 800156c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001570:	431a      	orrs	r2, r3
 8001572:	4b07      	ldr	r3, [pc, #28]	; (8001590 <WriteChar+0x254>)
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	08db      	lsrs	r3, r3, #3
 8001578:	015b      	lsls	r3, r3, #5
 800157a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800157e:	4313      	orrs	r3, r2
 8001580:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4a05      	ldr	r2, [pc, #20]	; (800159c <WriteChar+0x260>)
 8001586:	2106      	movs	r1, #6
 8001588:	4803      	ldr	r0, [pc, #12]	; (8001598 <WriteChar+0x25c>)
 800158a:	f000 ffdb 	bl	8002544 <HAL_LCD_Write>
      break;
 800158e:	e24a      	b.n	8001a26 <WriteChar+0x6ea>
 8001590:	200000a8 	.word	0x200000a8
 8001594:	ff3fffe7 	.word	0xff3fffe7
 8001598:	2000006c 	.word	0x2000006c
 800159c:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80015a0:	4b88      	ldr	r3, [pc, #544]	; (80017c4 <WriteChar+0x488>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	03db      	lsls	r3, r3, #15
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	4b86      	ldr	r3, [pc, #536]	; (80017c4 <WriteChar+0x488>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	085b      	lsrs	r3, r3, #1
 80015ae:	075b      	lsls	r3, r3, #29
 80015b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015b4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80015b6:	4b83      	ldr	r3, [pc, #524]	; (80017c4 <WriteChar+0x488>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	089b      	lsrs	r3, r3, #2
 80015bc:	071b      	lsls	r3, r3, #28
 80015be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c2:	431a      	orrs	r2, r3
 80015c4:	4b7f      	ldr	r3, [pc, #508]	; (80017c4 <WriteChar+0x488>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	08db      	lsrs	r3, r3, #3
 80015ca:	039b      	lsls	r3, r3, #14
 80015cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4a7c      	ldr	r2, [pc, #496]	; (80017c8 <WriteChar+0x48c>)
 80015d8:	2100      	movs	r1, #0
 80015da:	487c      	ldr	r0, [pc, #496]	; (80017cc <WriteChar+0x490>)
 80015dc:	f000 ffb2 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80015e0:	4b78      	ldr	r3, [pc, #480]	; (80017c4 <WriteChar+0x488>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	03db      	lsls	r3, r3, #15
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4b76      	ldr	r3, [pc, #472]	; (80017c4 <WriteChar+0x488>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	085b      	lsrs	r3, r3, #1
 80015ee:	075b      	lsls	r3, r3, #29
 80015f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015f4:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80015f6:	4b73      	ldr	r3, [pc, #460]	; (80017c4 <WriteChar+0x488>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	071b      	lsls	r3, r3, #28
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001602:	431a      	orrs	r2, r3
 8001604:	4b6f      	ldr	r3, [pc, #444]	; (80017c4 <WriteChar+0x488>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	08db      	lsrs	r3, r3, #3
 800160a:	039b      	lsls	r3, r3, #14
 800160c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001610:	4313      	orrs	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	4a6c      	ldr	r2, [pc, #432]	; (80017c8 <WriteChar+0x48c>)
 8001618:	2102      	movs	r1, #2
 800161a:	486c      	ldr	r0, [pc, #432]	; (80017cc <WriteChar+0x490>)
 800161c:	f000 ff92 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001620:	4b68      	ldr	r3, [pc, #416]	; (80017c4 <WriteChar+0x488>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	03db      	lsls	r3, r3, #15
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b66      	ldr	r3, [pc, #408]	; (80017c4 <WriteChar+0x488>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	085b      	lsrs	r3, r3, #1
 800162e:	075b      	lsls	r3, r3, #29
 8001630:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001634:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001636:	4b63      	ldr	r3, [pc, #396]	; (80017c4 <WriteChar+0x488>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	089b      	lsrs	r3, r3, #2
 800163c:	071b      	lsls	r3, r3, #28
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	431a      	orrs	r2, r3
 8001644:	4b5f      	ldr	r3, [pc, #380]	; (80017c4 <WriteChar+0x488>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	08db      	lsrs	r3, r3, #3
 800164a:	039b      	lsls	r3, r3, #14
 800164c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001650:	4313      	orrs	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4a5c      	ldr	r2, [pc, #368]	; (80017c8 <WriteChar+0x48c>)
 8001658:	2104      	movs	r1, #4
 800165a:	485c      	ldr	r0, [pc, #368]	; (80017cc <WriteChar+0x490>)
 800165c:	f000 ff72 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001660:	4b58      	ldr	r3, [pc, #352]	; (80017c4 <WriteChar+0x488>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	03db      	lsls	r3, r3, #15
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b56      	ldr	r3, [pc, #344]	; (80017c4 <WriteChar+0x488>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	085b      	lsrs	r3, r3, #1
 800166e:	075b      	lsls	r3, r3, #29
 8001670:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001674:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001676:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <WriteChar+0x488>)
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	089b      	lsrs	r3, r3, #2
 800167c:	071b      	lsls	r3, r3, #28
 800167e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001682:	431a      	orrs	r2, r3
 8001684:	4b4f      	ldr	r3, [pc, #316]	; (80017c4 <WriteChar+0x488>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	08db      	lsrs	r3, r3, #3
 800168a:	039b      	lsls	r3, r3, #14
 800168c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001690:	4313      	orrs	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4a4c      	ldr	r2, [pc, #304]	; (80017c8 <WriteChar+0x48c>)
 8001698:	2106      	movs	r1, #6
 800169a:	484c      	ldr	r0, [pc, #304]	; (80017cc <WriteChar+0x490>)
 800169c:	f000 ff52 	bl	8002544 <HAL_LCD_Write>
      break;
 80016a0:	e1c1      	b.n	8001a26 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80016a2:	4b48      	ldr	r3, [pc, #288]	; (80017c4 <WriteChar+0x488>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	07da      	lsls	r2, r3, #31
 80016a8:	4b46      	ldr	r3, [pc, #280]	; (80017c4 <WriteChar+0x488>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	08db      	lsrs	r3, r3, #3
 80016ae:	079b      	lsls	r3, r3, #30
 80016b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016b4:	4313      	orrs	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80016be:	2100      	movs	r1, #0
 80016c0:	4842      	ldr	r0, [pc, #264]	; (80017cc <WriteChar+0x490>)
 80016c2:	f000 ff3f 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80016c6:	4b3f      	ldr	r3, [pc, #252]	; (80017c4 <WriteChar+0x488>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0202 	and.w	r2, r3, #2
 80016ce:	4b3d      	ldr	r3, [pc, #244]	; (80017c4 <WriteChar+0x488>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	089b      	lsrs	r3, r3, #2
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	4313      	orrs	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f06f 0203 	mvn.w	r2, #3
 80016e2:	2101      	movs	r1, #1
 80016e4:	4839      	ldr	r0, [pc, #228]	; (80017cc <WriteChar+0x490>)
 80016e6:	f000 ff2d 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80016ea:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <WriteChar+0x488>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	07da      	lsls	r2, r3, #31
 80016f0:	4b34      	ldr	r3, [pc, #208]	; (80017c4 <WriteChar+0x488>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	079b      	lsls	r3, r3, #30
 80016f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016fc:	4313      	orrs	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001706:	2102      	movs	r1, #2
 8001708:	4830      	ldr	r0, [pc, #192]	; (80017cc <WriteChar+0x490>)
 800170a:	f000 ff1b 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800170e:	4b2d      	ldr	r3, [pc, #180]	; (80017c4 <WriteChar+0x488>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f003 0202 	and.w	r2, r3, #2
 8001716:	4b2b      	ldr	r3, [pc, #172]	; (80017c4 <WriteChar+0x488>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	089b      	lsrs	r3, r3, #2
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	4313      	orrs	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f06f 0203 	mvn.w	r2, #3
 800172a:	2103      	movs	r1, #3
 800172c:	4827      	ldr	r0, [pc, #156]	; (80017cc <WriteChar+0x490>)
 800172e:	f000 ff09 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001732:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <WriteChar+0x488>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	07da      	lsls	r2, r3, #31
 8001738:	4b22      	ldr	r3, [pc, #136]	; (80017c4 <WriteChar+0x488>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	08db      	lsrs	r3, r3, #3
 800173e:	079b      	lsls	r3, r3, #30
 8001740:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800174e:	2104      	movs	r1, #4
 8001750:	481e      	ldr	r0, [pc, #120]	; (80017cc <WriteChar+0x490>)
 8001752:	f000 fef7 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001756:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <WriteChar+0x488>)
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f003 0202 	and.w	r2, r3, #2
 800175e:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <WriteChar+0x488>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	089b      	lsrs	r3, r3, #2
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	4313      	orrs	r3, r2
 800176a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f06f 0203 	mvn.w	r2, #3
 8001772:	2105      	movs	r1, #5
 8001774:	4815      	ldr	r0, [pc, #84]	; (80017cc <WriteChar+0x490>)
 8001776:	f000 fee5 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800177a:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <WriteChar+0x488>)
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	07da      	lsls	r2, r3, #31
 8001780:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <WriteChar+0x488>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	08db      	lsrs	r3, r3, #3
 8001786:	079b      	lsls	r3, r3, #30
 8001788:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800178c:	4313      	orrs	r3, r2
 800178e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001796:	2106      	movs	r1, #6
 8001798:	480c      	ldr	r0, [pc, #48]	; (80017cc <WriteChar+0x490>)
 800179a:	f000 fed3 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <WriteChar+0x488>)
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	f003 0202 	and.w	r2, r3, #2
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <WriteChar+0x488>)
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	089b      	lsrs	r3, r3, #2
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	4313      	orrs	r3, r2
 80017b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f06f 0203 	mvn.w	r2, #3
 80017ba:	2107      	movs	r1, #7
 80017bc:	4803      	ldr	r0, [pc, #12]	; (80017cc <WriteChar+0x490>)
 80017be:	f000 fec1 	bl	8002544 <HAL_LCD_Write>
      break;
 80017c2:	e130      	b.n	8001a26 <WriteChar+0x6ea>
 80017c4:	200000a8 	.word	0x200000a8
 80017c8:	cfff3fff 	.word	0xcfff3fff
 80017cc:	2000006c 	.word	0x2000006c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80017d0:	4b97      	ldr	r3, [pc, #604]	; (8001a30 <WriteChar+0x6f4>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	085b      	lsrs	r3, r3, #1
 80017d6:	065b      	lsls	r3, r3, #25
 80017d8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80017dc:	4b94      	ldr	r3, [pc, #592]	; (8001a30 <WriteChar+0x6f4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	089b      	lsrs	r3, r3, #2
 80017e2:	061b      	lsls	r3, r3, #24
 80017e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017e8:	4313      	orrs	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80017f2:	2100      	movs	r1, #0
 80017f4:	488f      	ldr	r0, [pc, #572]	; (8001a34 <WriteChar+0x6f8>)
 80017f6:	f000 fea5 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80017fa:	4b8d      	ldr	r3, [pc, #564]	; (8001a30 <WriteChar+0x6f4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	f003 0208 	and.w	r2, r3, #8
 8001804:	4b8a      	ldr	r3, [pc, #552]	; (8001a30 <WriteChar+0x6f4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	08db      	lsrs	r3, r3, #3
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	4313      	orrs	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f06f 020c 	mvn.w	r2, #12
 800181a:	2101      	movs	r1, #1
 800181c:	4885      	ldr	r0, [pc, #532]	; (8001a34 <WriteChar+0x6f8>)
 800181e:	f000 fe91 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001822:	4b83      	ldr	r3, [pc, #524]	; (8001a30 <WriteChar+0x6f4>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	085b      	lsrs	r3, r3, #1
 8001828:	065b      	lsls	r3, r3, #25
 800182a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800182e:	4b80      	ldr	r3, [pc, #512]	; (8001a30 <WriteChar+0x6f4>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	061b      	lsls	r3, r3, #24
 8001836:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800183a:	4313      	orrs	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001844:	2102      	movs	r1, #2
 8001846:	487b      	ldr	r0, [pc, #492]	; (8001a34 <WriteChar+0x6f8>)
 8001848:	f000 fe7c 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800184c:	4b78      	ldr	r3, [pc, #480]	; (8001a30 <WriteChar+0x6f4>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	f003 0208 	and.w	r2, r3, #8
 8001856:	4b76      	ldr	r3, [pc, #472]	; (8001a30 <WriteChar+0x6f4>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	08db      	lsrs	r3, r3, #3
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f06f 020c 	mvn.w	r2, #12
 800186c:	2103      	movs	r1, #3
 800186e:	4871      	ldr	r0, [pc, #452]	; (8001a34 <WriteChar+0x6f8>)
 8001870:	f000 fe68 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001874:	4b6e      	ldr	r3, [pc, #440]	; (8001a30 <WriteChar+0x6f4>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	065b      	lsls	r3, r3, #25
 800187c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001880:	4b6b      	ldr	r3, [pc, #428]	; (8001a30 <WriteChar+0x6f4>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	089b      	lsrs	r3, r3, #2
 8001886:	061b      	lsls	r3, r3, #24
 8001888:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800188c:	4313      	orrs	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001896:	2104      	movs	r1, #4
 8001898:	4866      	ldr	r0, [pc, #408]	; (8001a34 <WriteChar+0x6f8>)
 800189a:	f000 fe53 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800189e:	4b64      	ldr	r3, [pc, #400]	; (8001a30 <WriteChar+0x6f4>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	f003 0208 	and.w	r2, r3, #8
 80018a8:	4b61      	ldr	r3, [pc, #388]	; (8001a30 <WriteChar+0x6f4>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	08db      	lsrs	r3, r3, #3
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	4313      	orrs	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f06f 020c 	mvn.w	r2, #12
 80018be:	2105      	movs	r1, #5
 80018c0:	485c      	ldr	r0, [pc, #368]	; (8001a34 <WriteChar+0x6f8>)
 80018c2:	f000 fe3f 	bl	8002544 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80018c6:	4b5a      	ldr	r3, [pc, #360]	; (8001a30 <WriteChar+0x6f4>)
 80018c8:	68db      	ldr	r3, [r3, #12]
 80018ca:	085b      	lsrs	r3, r3, #1
 80018cc:	065b      	lsls	r3, r3, #25
 80018ce:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80018d2:	4b57      	ldr	r3, [pc, #348]	; (8001a30 <WriteChar+0x6f4>)
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	089b      	lsrs	r3, r3, #2
 80018d8:	061b      	lsls	r3, r3, #24
 80018da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018de:	4313      	orrs	r3, r2
 80018e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80018e8:	2106      	movs	r1, #6
 80018ea:	4852      	ldr	r0, [pc, #328]	; (8001a34 <WriteChar+0x6f8>)
 80018ec:	f000 fe2a 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80018f0:	4b4f      	ldr	r3, [pc, #316]	; (8001a30 <WriteChar+0x6f4>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	00db      	lsls	r3, r3, #3
 80018f6:	f003 0208 	and.w	r2, r3, #8
 80018fa:	4b4d      	ldr	r3, [pc, #308]	; (8001a30 <WriteChar+0x6f4>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	08db      	lsrs	r3, r3, #3
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	4313      	orrs	r3, r2
 8001908:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f06f 020c 	mvn.w	r2, #12
 8001910:	2107      	movs	r1, #7
 8001912:	4848      	ldr	r0, [pc, #288]	; (8001a34 <WriteChar+0x6f8>)
 8001914:	f000 fe16 	bl	8002544 <HAL_LCD_Write>
      break;
 8001918:	e085      	b.n	8001a26 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800191a:	4b45      	ldr	r3, [pc, #276]	; (8001a30 <WriteChar+0x6f4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	045b      	lsls	r3, r3, #17
 8001920:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001924:	4b42      	ldr	r3, [pc, #264]	; (8001a30 <WriteChar+0x6f4>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	085b      	lsrs	r3, r3, #1
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001930:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001932:	4b3f      	ldr	r3, [pc, #252]	; (8001a30 <WriteChar+0x6f4>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	089b      	lsrs	r3, r3, #2
 8001938:	025b      	lsls	r3, r3, #9
 800193a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800193e:	431a      	orrs	r2, r3
 8001940:	4b3b      	ldr	r3, [pc, #236]	; (8001a30 <WriteChar+0x6f4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	08db      	lsrs	r3, r3, #3
 8001946:	069b      	lsls	r3, r3, #26
 8001948:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800194c:	4313      	orrs	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	4a39      	ldr	r2, [pc, #228]	; (8001a38 <WriteChar+0x6fc>)
 8001954:	2100      	movs	r1, #0
 8001956:	4837      	ldr	r0, [pc, #220]	; (8001a34 <WriteChar+0x6f8>)
 8001958:	f000 fdf4 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800195c:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <WriteChar+0x6f4>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	045b      	lsls	r3, r3, #17
 8001962:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001966:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <WriteChar+0x6f4>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	085b      	lsrs	r3, r3, #1
 800196c:	021b      	lsls	r3, r3, #8
 800196e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001972:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001974:	4b2e      	ldr	r3, [pc, #184]	; (8001a30 <WriteChar+0x6f4>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	089b      	lsrs	r3, r3, #2
 800197a:	025b      	lsls	r3, r3, #9
 800197c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001980:	431a      	orrs	r2, r3
 8001982:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <WriteChar+0x6f4>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	08db      	lsrs	r3, r3, #3
 8001988:	069b      	lsls	r3, r3, #26
 800198a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800198e:	4313      	orrs	r3, r2
 8001990:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	4a28      	ldr	r2, [pc, #160]	; (8001a38 <WriteChar+0x6fc>)
 8001996:	2102      	movs	r1, #2
 8001998:	4826      	ldr	r0, [pc, #152]	; (8001a34 <WriteChar+0x6f8>)
 800199a:	f000 fdd3 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800199e:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <WriteChar+0x6f4>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	045b      	lsls	r3, r3, #17
 80019a4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <WriteChar+0x6f4>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	085b      	lsrs	r3, r3, #1
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b4:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80019b6:	4b1e      	ldr	r3, [pc, #120]	; (8001a30 <WriteChar+0x6f4>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	025b      	lsls	r3, r3, #9
 80019be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019c2:	431a      	orrs	r2, r3
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <WriteChar+0x6f4>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	08db      	lsrs	r3, r3, #3
 80019ca:	069b      	lsls	r3, r3, #26
 80019cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80019d0:	4313      	orrs	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	4a18      	ldr	r2, [pc, #96]	; (8001a38 <WriteChar+0x6fc>)
 80019d8:	2104      	movs	r1, #4
 80019da:	4816      	ldr	r0, [pc, #88]	; (8001a34 <WriteChar+0x6f8>)
 80019dc:	f000 fdb2 	bl	8002544 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80019e0:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <WriteChar+0x6f4>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	045b      	lsls	r3, r3, #17
 80019e6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80019ea:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <WriteChar+0x6f4>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	085b      	lsrs	r3, r3, #1
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f6:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80019f8:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <WriteChar+0x6f4>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	025b      	lsls	r3, r3, #9
 8001a00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a04:	431a      	orrs	r2, r3
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <WriteChar+0x6f4>)
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	08db      	lsrs	r3, r3, #3
 8001a0c:	069b      	lsls	r3, r3, #26
 8001a0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <WriteChar+0x6fc>)
 8001a1a:	2106      	movs	r1, #6
 8001a1c:	4805      	ldr	r0, [pc, #20]	; (8001a34 <WriteChar+0x6f8>)
 8001a1e:	f000 fd91 	bl	8002544 <HAL_LCD_Write>
      break;
 8001a22:	e000      	b.n	8001a26 <WriteChar+0x6ea>

    default:
      break;
 8001a24:	bf00      	nop
  }
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	200000a8 	.word	0x200000a8
 8001a34:	2000006c 	.word	0x2000006c
 8001a38:	fbfdfcff 	.word	0xfbfdfcff

08001a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <HAL_MspInit+0x44>)
 8001a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <HAL_MspInit+0x44>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_MspInit+0x44>)
 8001a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <HAL_MspInit+0x44>)
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5e:	4a08      	ldr	r2, [pc, #32]	; (8001a80 <HAL_MspInit+0x44>)
 8001a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a64:	6593      	str	r3, [r2, #88]	; 0x58
 8001a66:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_MspInit+0x44>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000

08001a84 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b0ac      	sub	sp, #176	; 0xb0
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2288      	movs	r2, #136	; 0x88
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f002 fc5b 	bl	8004360 <memset>
  if(hlcd->Instance==LCD)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a34      	ldr	r2, [pc, #208]	; (8001b80 <HAL_LCD_MspInit+0xfc>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d160      	bne.n	8001b76 <HAL_LCD_MspInit+0xf2>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ab4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ab8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001abe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f001 fc84 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_LCD_MspInit+0x52>
    {
      Error_Handler();
 8001ad2:	f7fe ff25 	bl	8000920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001ad6:	4b2b      	ldr	r3, [pc, #172]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	4a2a      	ldr	r2, [pc, #168]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001adc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ae0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae2:	4b28      	ldr	r3, [pc, #160]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aee:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	4a24      	ldr	r2, [pc, #144]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001af4:	f043 0304 	orr.w	r3, r3, #4
 8001af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afa:	4b22      	ldr	r3, [pc, #136]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	4b1f      	ldr	r3, [pc, #124]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	4a1e      	ldr	r2, [pc, #120]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <HAL_LCD_MspInit+0x100>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	60bb      	str	r3, [r7, #8]
 8001b1c:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b1e:	2308      	movs	r3, #8
 8001b20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001b36:	230b      	movs	r3, #11
 8001b38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b40:	4619      	mov	r1, r3
 8001b42:	4811      	ldr	r0, [pc, #68]	; (8001b88 <HAL_LCD_MspInit+0x104>)
 8001b44:	f000 fa64 	bl	8002010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b48:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b50:	2302      	movs	r3, #2
 8001b52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001b62:	230b      	movs	r3, #11
 8001b64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b72:	f000 fa4d 	bl	8002010 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001b76:	bf00      	nop
 8001b78:	37b0      	adds	r7, #176	; 0xb0
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40002400 	.word	0x40002400
 8001b84:	40021000 	.word	0x40021000
 8001b88:	48000800 	.word	0x48000800

08001b8c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b0a4      	sub	sp, #144	; 0x90
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	2288      	movs	r2, #136	; 0x88
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f002 fbdf 	bl	8004360 <memset>
  if(hrtc->Instance==RTC)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a10      	ldr	r2, [pc, #64]	; (8001be8 <HAL_RTC_MspInit+0x5c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d118      	bne.n	8001bde <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001bb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bba:	f107 0308 	add.w	r3, r7, #8
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f001 fc08 	bl	80033d4 <HAL_RCCEx_PeriphCLKConfig>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001bca:	f7fe fea9 	bl	8000920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <HAL_RTC_MspInit+0x60>)
 8001bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd4:	4a05      	ldr	r2, [pc, #20]	; (8001bec <HAL_RTC_MspInit+0x60>)
 8001bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001bde:	bf00      	nop
 8001be0:	3790      	adds	r7, #144	; 0x90
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40002800 	.word	0x40002800
 8001bec:	40021000 	.word	0x40021000

08001bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <NMI_Handler+0x4>

08001bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bfa:	e7fe      	b.n	8001bfa <HardFault_Handler+0x4>

08001bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <MemManage_Handler+0x4>

08001c02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <BusFault_Handler+0x4>

08001c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <UsageFault_Handler+0x4>

08001c0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3c:	f000 f892 	bl	8001d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <SystemInit+0x20>)
 8001c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c4e:	4a05      	ldr	r2, [pc, #20]	; (8001c64 <SystemInit+0x20>)
 8001c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c6c:	f7ff ffea 	bl	8001c44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c70:	480c      	ldr	r0, [pc, #48]	; (8001ca4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c72:	490d      	ldr	r1, [pc, #52]	; (8001ca8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c74:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <LoopForever+0xe>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c78:	e002      	b.n	8001c80 <LoopCopyDataInit>

08001c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7e:	3304      	adds	r3, #4

08001c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c84:	d3f9      	bcc.n	8001c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c86:	4a0a      	ldr	r2, [pc, #40]	; (8001cb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c88:	4c0a      	ldr	r4, [pc, #40]	; (8001cb4 <LoopForever+0x16>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c8c:	e001      	b.n	8001c92 <LoopFillZerobss>

08001c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c90:	3204      	adds	r2, #4

08001c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c94:	d3fb      	bcc.n	8001c8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c96:	f002 fb6b 	bl	8004370 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c9a:	f7fe fa95 	bl	80001c8 <main>

08001c9e <LoopForever>:

LoopForever:
    b LoopForever
 8001c9e:	e7fe      	b.n	8001c9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ca0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001cac:	080044ac 	.word	0x080044ac
  ldr r2, =_sbss
 8001cb0:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001cb4:	200000bc 	.word	0x200000bc

08001cb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <ADC1_2_IRQHandler>

08001cba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc4:	2003      	movs	r0, #3
 8001cc6:	f000 f961 	bl	8001f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cca:	200f      	movs	r0, #15
 8001ccc:	f000 f80e 	bl	8001cec <HAL_InitTick>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	71fb      	strb	r3, [r7, #7]
 8001cda:	e001      	b.n	8001ce0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cdc:	f7ff feae 	bl	8001a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cf8:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <HAL_InitTick+0x6c>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d023      	beq.n	8001d48 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d00:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <HAL_InitTick+0x70>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <HAL_InitTick+0x6c>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f96d 	bl	8001ff6 <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d10f      	bne.n	8001d42 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b0f      	cmp	r3, #15
 8001d26:	d809      	bhi.n	8001d3c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d30:	f000 f937 	bl	8001fa2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d34:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <HAL_InitTick+0x74>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6013      	str	r3, [r2, #0]
 8001d3a:	e007      	b.n	8001d4c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	73fb      	strb	r3, [r7, #15]
 8001d40:	e004      	b.n	8001d4c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	73fb      	strb	r3, [r7, #15]
 8001d46:	e001      	b.n	8001d4c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000028 	.word	0x20000028
 8001d5c:	20000020 	.word	0x20000020
 8001d60:	20000024 	.word	0x20000024

08001d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x20>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <HAL_IncTick+0x24>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4413      	add	r3, r2
 8001d74:	4a04      	ldr	r2, [pc, #16]	; (8001d88 <HAL_IncTick+0x24>)
 8001d76:	6013      	str	r3, [r2, #0]
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	20000028 	.word	0x20000028
 8001d88:	200000b8 	.word	0x200000b8

08001d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d90:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <HAL_GetTick+0x14>)
 8001d92:	681b      	ldr	r3, [r3, #0]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	200000b8 	.word	0x200000b8

08001da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dac:	f7ff ffee 	bl	8001d8c <HAL_GetTick>
 8001db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dbc:	d005      	beq.n	8001dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001dbe:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <HAL_Delay+0x44>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dca:	bf00      	nop
 8001dcc:	f7ff ffde 	bl	8001d8c <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d8f7      	bhi.n	8001dcc <HAL_Delay+0x28>
  {
  }
}
 8001ddc:	bf00      	nop
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000028 	.word	0x20000028

08001dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e1e:	4a04      	ldr	r2, [pc, #16]	; (8001e30 <__NVIC_SetPriorityGrouping+0x44>)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	60d3      	str	r3, [r2, #12]
}
 8001e24:	bf00      	nop
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e38:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <__NVIC_GetPriorityGrouping+0x18>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	0a1b      	lsrs	r3, r3, #8
 8001e3e:	f003 0307 	and.w	r3, r3, #7
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	db0b      	blt.n	8001e7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	f003 021f 	and.w	r2, r3, #31
 8001e68:	4907      	ldr	r1, [pc, #28]	; (8001e88 <__NVIC_EnableIRQ+0x38>)
 8001e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6e:	095b      	lsrs	r3, r3, #5
 8001e70:	2001      	movs	r0, #1
 8001e72:	fa00 f202 	lsl.w	r2, r0, r2
 8001e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000e100 	.word	0xe000e100

08001e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	6039      	str	r1, [r7, #0]
 8001e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	db0a      	blt.n	8001eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	490c      	ldr	r1, [pc, #48]	; (8001ed8 <__NVIC_SetPriority+0x4c>)
 8001ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eaa:	0112      	lsls	r2, r2, #4
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	440b      	add	r3, r1
 8001eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eb4:	e00a      	b.n	8001ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	b2da      	uxtb	r2, r3
 8001eba:	4908      	ldr	r1, [pc, #32]	; (8001edc <__NVIC_SetPriority+0x50>)
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	3b04      	subs	r3, #4
 8001ec4:	0112      	lsls	r2, r2, #4
 8001ec6:	b2d2      	uxtb	r2, r2
 8001ec8:	440b      	add	r3, r1
 8001eca:	761a      	strb	r2, [r3, #24]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	e000e100 	.word	0xe000e100
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b089      	sub	sp, #36	; 0x24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f1c3 0307 	rsb	r3, r3, #7
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	bf28      	it	cs
 8001efe:	2304      	movcs	r3, #4
 8001f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	3304      	adds	r3, #4
 8001f06:	2b06      	cmp	r3, #6
 8001f08:	d902      	bls.n	8001f10 <NVIC_EncodePriority+0x30>
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3b03      	subs	r3, #3
 8001f0e:	e000      	b.n	8001f12 <NVIC_EncodePriority+0x32>
 8001f10:	2300      	movs	r3, #0
 8001f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f14:	f04f 32ff 	mov.w	r2, #4294967295
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43da      	mvns	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	401a      	ands	r2, r3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f28:	f04f 31ff 	mov.w	r1, #4294967295
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f32:	43d9      	mvns	r1, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f38:	4313      	orrs	r3, r2
         );
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3724      	adds	r7, #36	; 0x24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
	...

08001f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f58:	d301      	bcc.n	8001f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e00f      	b.n	8001f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5e:	4a0a      	ldr	r2, [pc, #40]	; (8001f88 <SysTick_Config+0x40>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f66:	210f      	movs	r1, #15
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295
 8001f6c:	f7ff ff8e 	bl	8001e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <SysTick_Config+0x40>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f76:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <SysTick_Config+0x40>)
 8001f78:	2207      	movs	r2, #7
 8001f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	e000e010 	.word	0xe000e010

08001f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ff29 	bl	8001dec <__NVIC_SetPriorityGrouping>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	4603      	mov	r3, r0
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
 8001fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fb4:	f7ff ff3e 	bl	8001e34 <__NVIC_GetPriorityGrouping>
 8001fb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	6978      	ldr	r0, [r7, #20]
 8001fc0:	f7ff ff8e 	bl	8001ee0 <NVIC_EncodePriority>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fca:	4611      	mov	r1, r2
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff5d 	bl	8001e8c <__NVIC_SetPriority>
}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff ff31 	bl	8001e50 <__NVIC_EnableIRQ>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ffa2 	bl	8001f48 <SysTick_Config>
 8002004:	4603      	mov	r3, r0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002010:	b480      	push	{r7}
 8002012:	b087      	sub	sp, #28
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800201e:	e17f      	b.n	8002320 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	2101      	movs	r1, #1
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	fa01 f303 	lsl.w	r3, r1, r3
 800202c:	4013      	ands	r3, r2
 800202e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 8171 	beq.w	800231a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	2b01      	cmp	r3, #1
 8002042:	d005      	beq.n	8002050 <HAL_GPIO_Init+0x40>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d130      	bne.n	80020b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	2203      	movs	r2, #3
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	68da      	ldr	r2, [r3, #12]
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	fa02 f303 	lsl.w	r3, r2, r3
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002086:	2201      	movs	r2, #1
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	091b      	lsrs	r3, r3, #4
 800209c:	f003 0201 	and.w	r2, r3, #1
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f003 0303 	and.w	r3, r3, #3
 80020ba:	2b03      	cmp	r3, #3
 80020bc:	d118      	bne.n	80020f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020c4:	2201      	movs	r2, #1
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	43db      	mvns	r3, r3
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	4013      	ands	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	08db      	lsrs	r3, r3, #3
 80020da:	f003 0201 	and.w	r2, r3, #1
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b03      	cmp	r3, #3
 80020fa:	d017      	beq.n	800212c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	2203      	movs	r2, #3
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	4013      	ands	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	fa02 f303 	lsl.w	r3, r2, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4313      	orrs	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d123      	bne.n	8002180 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	08da      	lsrs	r2, r3, #3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3208      	adds	r2, #8
 8002140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002144:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f003 0307 	and.w	r3, r3, #7
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	220f      	movs	r2, #15
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	4013      	ands	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f003 0307 	and.w	r3, r3, #7
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	4313      	orrs	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	08da      	lsrs	r2, r3, #3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3208      	adds	r2, #8
 800217a:	6939      	ldr	r1, [r7, #16]
 800217c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	2203      	movs	r2, #3
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0203 	and.w	r2, r3, #3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 80ac 	beq.w	800231a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	4b5f      	ldr	r3, [pc, #380]	; (8002340 <HAL_GPIO_Init+0x330>)
 80021c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c6:	4a5e      	ldr	r2, [pc, #376]	; (8002340 <HAL_GPIO_Init+0x330>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6613      	str	r3, [r2, #96]	; 0x60
 80021ce:	4b5c      	ldr	r3, [pc, #368]	; (8002340 <HAL_GPIO_Init+0x330>)
 80021d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021da:	4a5a      	ldr	r2, [pc, #360]	; (8002344 <HAL_GPIO_Init+0x334>)
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	220f      	movs	r2, #15
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002204:	d025      	beq.n	8002252 <HAL_GPIO_Init+0x242>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4f      	ldr	r2, [pc, #316]	; (8002348 <HAL_GPIO_Init+0x338>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d01f      	beq.n	800224e <HAL_GPIO_Init+0x23e>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4e      	ldr	r2, [pc, #312]	; (800234c <HAL_GPIO_Init+0x33c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d019      	beq.n	800224a <HAL_GPIO_Init+0x23a>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4d      	ldr	r2, [pc, #308]	; (8002350 <HAL_GPIO_Init+0x340>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d013      	beq.n	8002246 <HAL_GPIO_Init+0x236>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4c      	ldr	r2, [pc, #304]	; (8002354 <HAL_GPIO_Init+0x344>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00d      	beq.n	8002242 <HAL_GPIO_Init+0x232>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4b      	ldr	r2, [pc, #300]	; (8002358 <HAL_GPIO_Init+0x348>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d007      	beq.n	800223e <HAL_GPIO_Init+0x22e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a4a      	ldr	r2, [pc, #296]	; (800235c <HAL_GPIO_Init+0x34c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d101      	bne.n	800223a <HAL_GPIO_Init+0x22a>
 8002236:	2306      	movs	r3, #6
 8002238:	e00c      	b.n	8002254 <HAL_GPIO_Init+0x244>
 800223a:	2307      	movs	r3, #7
 800223c:	e00a      	b.n	8002254 <HAL_GPIO_Init+0x244>
 800223e:	2305      	movs	r3, #5
 8002240:	e008      	b.n	8002254 <HAL_GPIO_Init+0x244>
 8002242:	2304      	movs	r3, #4
 8002244:	e006      	b.n	8002254 <HAL_GPIO_Init+0x244>
 8002246:	2303      	movs	r3, #3
 8002248:	e004      	b.n	8002254 <HAL_GPIO_Init+0x244>
 800224a:	2302      	movs	r3, #2
 800224c:	e002      	b.n	8002254 <HAL_GPIO_Init+0x244>
 800224e:	2301      	movs	r3, #1
 8002250:	e000      	b.n	8002254 <HAL_GPIO_Init+0x244>
 8002252:	2300      	movs	r3, #0
 8002254:	697a      	ldr	r2, [r7, #20]
 8002256:	f002 0203 	and.w	r2, r2, #3
 800225a:	0092      	lsls	r2, r2, #2
 800225c:	4093      	lsls	r3, r2
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002264:	4937      	ldr	r1, [pc, #220]	; (8002344 <HAL_GPIO_Init+0x334>)
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002272:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <HAL_GPIO_Init+0x350>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	43db      	mvns	r3, r3
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	4013      	ands	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4313      	orrs	r3, r2
 8002294:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002296:	4a32      	ldr	r2, [pc, #200]	; (8002360 <HAL_GPIO_Init+0x350>)
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800229c:	4b30      	ldr	r3, [pc, #192]	; (8002360 <HAL_GPIO_Init+0x350>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4013      	ands	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022c0:	4a27      	ldr	r2, [pc, #156]	; (8002360 <HAL_GPIO_Init+0x350>)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022c6:	4b26      	ldr	r3, [pc, #152]	; (8002360 <HAL_GPIO_Init+0x350>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	4013      	ands	r3, r2
 80022d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022ea:	4a1d      	ldr	r2, [pc, #116]	; (8002360 <HAL_GPIO_Init+0x350>)
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022f0:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <HAL_GPIO_Init+0x350>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	4013      	ands	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002314:	4a12      	ldr	r2, [pc, #72]	; (8002360 <HAL_GPIO_Init+0x350>)
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa22 f303 	lsr.w	r3, r2, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	f47f ae78 	bne.w	8002020 <HAL_GPIO_Init+0x10>
  }
}
 8002330:	bf00      	nop
 8002332:	bf00      	nop
 8002334:	371c      	adds	r7, #28
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	40010000 	.word	0x40010000
 8002348:	48000400 	.word	0x48000400
 800234c:	48000800 	.word	0x48000800
 8002350:	48000c00 	.word	0x48000c00
 8002354:	48001000 	.word	0x48001000
 8002358:	48001400 	.word	0x48001400
 800235c:	48001800 	.word	0x48001800
 8002360:	40010400 	.word	0x40010400

08002364 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691a      	ldr	r2, [r3, #16]
 8002374:	887b      	ldrh	r3, [r7, #2]
 8002376:	4013      	ands	r3, r2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d002      	beq.n	8002382 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800237c:	2301      	movs	r3, #1
 800237e:	73fb      	strb	r3, [r7, #15]
 8002380:	e001      	b.n	8002386 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002382:	2300      	movs	r3, #0
 8002384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002386:	7bfb      	ldrb	r3, [r7, #15]
}
 8002388:	4618      	mov	r0, r3
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	807b      	strh	r3, [r7, #2]
 80023a0:	4613      	mov	r3, r2
 80023a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023a4:	787b      	ldrb	r3, [r7, #1]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023aa:	887a      	ldrh	r2, [r7, #2]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023b0:	e002      	b.n	80023b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e0af      	b.n	8002536 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff fb4a 	bl	8001a84 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	e00a      	b.n	8002424 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	3304      	adds	r3, #4
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	2200      	movs	r2, #0
 800241c:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	3301      	adds	r3, #1
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2b0f      	cmp	r3, #15
 8002428:	d9f1      	bls.n	800240e <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f042 0204 	orr.w	r2, r2, #4
 8002438:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	4b3f      	ldr	r3, [pc, #252]	; (8002540 <HAL_LCD_Init+0x17c>)
 8002442:	4013      	ands	r3, r2
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6851      	ldr	r1, [r2, #4]
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6892      	ldr	r2, [r2, #8]
 800244c:	4311      	orrs	r1, r2
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002452:	4311      	orrs	r1, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002458:	4311      	orrs	r1, r2
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	69d2      	ldr	r2, [r2, #28]
 800245e:	4311      	orrs	r1, r2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6a12      	ldr	r2, [r2, #32]
 8002464:	4311      	orrs	r1, r2
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6992      	ldr	r2, [r2, #24]
 800246a:	4311      	orrs	r1, r2
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002470:	4311      	orrs	r1, r2
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6812      	ldr	r2, [r2, #0]
 8002476:	430b      	orrs	r3, r1
 8002478:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f94c 	bl	8002718 <LCD_WaitForSynchro>
 8002480:	4603      	mov	r3, r0
 8002482:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8002484:	7cfb      	ldrb	r3, [r7, #19]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <HAL_LCD_Init+0xca>
  {
    return status;
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	e053      	b.n	8002536 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	431a      	orrs	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	430a      	orrs	r2, r1
 80024b4:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80024c6:	f7ff fc61 	bl	8001d8c <HAL_GetTick>
 80024ca:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80024cc:	e00c      	b.n	80024e8 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80024ce:	f7ff fc5d 	bl	8001d8c <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024dc:	d904      	bls.n	80024e8 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2208      	movs	r2, #8
 80024e2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e026      	b.n	8002536 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d1eb      	bne.n	80024ce <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80024f6:	f7ff fc49 	bl	8001d8c <HAL_GetTick>
 80024fa:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80024fc:	e00c      	b.n	8002518 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80024fe:	f7ff fc45 	bl	8001d8c <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800250c:	d904      	bls.n	8002518 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2210      	movs	r2, #16
 8002512:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e00e      	b.n	8002536 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b10      	cmp	r3, #16
 8002524:	d1eb      	bne.n	80024fe <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8002534:	7cfb      	ldrb	r3, [r7, #19]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	fc00000e 	.word	0xfc00000e

08002544 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
 8002550:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002558:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800255a:	7dfb      	ldrb	r3, [r7, #23]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d002      	beq.n	8002566 <HAL_LCD_Write+0x22>
 8002560:	7dfb      	ldrb	r3, [r7, #23]
 8002562:	2b02      	cmp	r3, #2
 8002564:	d144      	bne.n	80025f0 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b01      	cmp	r3, #1
 8002570:	d12a      	bne.n	80025c8 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_LCD_Write+0x3c>
 800257c:	2302      	movs	r3, #2
 800257e:	e038      	b.n	80025f2 <HAL_LCD_Write+0xae>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2202      	movs	r2, #2
 800258c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8002590:	f7ff fbfc 	bl	8001d8c <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002596:	e010      	b.n	80025ba <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002598:	f7ff fbf8 	bl	8001d8c <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025a6:	d908      	bls.n	80025ba <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2202      	movs	r2, #2
 80025ac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e01b      	b.n	80025f2 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f003 0304 	and.w	r3, r3, #4
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d0e7      	beq.n	8002598 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	3304      	adds	r3, #4
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	401a      	ands	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6819      	ldr	r1, [r3, #0]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	3304      	adds	r3, #4
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	e000      	b.n	80025f2 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
  }
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800260c:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800260e:	7cbb      	ldrb	r3, [r7, #18]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d002      	beq.n	800261a <HAL_LCD_Clear+0x20>
 8002614:	7cbb      	ldrb	r3, [r7, #18]
 8002616:	2b02      	cmp	r3, #2
 8002618:	d140      	bne.n	800269c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_LCD_Clear+0x2e>
 8002624:	2302      	movs	r3, #2
 8002626:	e03a      	b.n	800269e <HAL_LCD_Clear+0xa4>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2202      	movs	r2, #2
 8002634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8002638:	f7ff fba8 	bl	8001d8c <HAL_GetTick>
 800263c:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800263e:	e010      	b.n	8002662 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002640:	f7ff fba4 	bl	8001d8c <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800264e:	d908      	bls.n	8002662 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2202      	movs	r2, #2
 8002654:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e01d      	b.n	800269e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b04      	cmp	r3, #4
 800266e:	d0e7      	beq.n	8002640 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002670:	2300      	movs	r3, #0
 8002672:	617b      	str	r3, [r7, #20]
 8002674:	e00a      	b.n	800268c <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	3304      	adds	r3, #4
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	2200      	movs	r2, #0
 8002684:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	3301      	adds	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	2b0f      	cmp	r3, #15
 8002690:	d9f1      	bls.n	8002676 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f807 	bl	80026a6 <HAL_LCD_UpdateDisplayRequest>
 8002698:	4603      	mov	r3, r0
 800269a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b084      	sub	sp, #16
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2208      	movs	r2, #8
 80026b4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f042 0204 	orr.w	r2, r2, #4
 80026c4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80026c6:	f7ff fb61 	bl	8001d8c <HAL_GetTick>
 80026ca:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80026cc:	e010      	b.n	80026f0 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80026ce:	f7ff fb5d 	bl	8001d8c <HAL_GetTick>
 80026d2:	4602      	mov	r2, r0
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026dc:	d908      	bls.n	80026f0 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2204      	movs	r2, #4
 80026e2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e00f      	b.n	8002710 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d1e7      	bne.n	80026ce <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002720:	f7ff fb34 	bl	8001d8c <HAL_GetTick>
 8002724:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002726:	e00c      	b.n	8002742 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8002728:	f7ff fb30 	bl	8001d8c <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002736:	d904      	bls.n	8002742 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e007      	b.n	8002752 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b20      	cmp	r3, #32
 800274e:	d1eb      	bne.n	8002728 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a04      	ldr	r2, [pc, #16]	; (8002778 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800276a:	6013      	str	r3, [r2, #0]
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40007000 	.word	0x40007000

0800277c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002780:	4b04      	ldr	r3, [pc, #16]	; (8002794 <HAL_PWREx_GetVoltageRange+0x18>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002788:	4618      	mov	r0, r3
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
 8002792:	bf00      	nop
 8002794:	40007000 	.word	0x40007000

08002798 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027a6:	d130      	bne.n	800280a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80027a8:	4b23      	ldr	r3, [pc, #140]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027b4:	d038      	beq.n	8002828 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027be:	4a1e      	ldr	r2, [pc, #120]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027c6:	4b1d      	ldr	r3, [pc, #116]	; (800283c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2232      	movs	r2, #50	; 0x32
 80027cc:	fb02 f303 	mul.w	r3, r2, r3
 80027d0:	4a1b      	ldr	r2, [pc, #108]	; (8002840 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027d2:	fba2 2303 	umull	r2, r3, r2, r3
 80027d6:	0c9b      	lsrs	r3, r3, #18
 80027d8:	3301      	adds	r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027dc:	e002      	b.n	80027e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	3b01      	subs	r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027e4:	4b14      	ldr	r3, [pc, #80]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027f0:	d102      	bne.n	80027f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f2      	bne.n	80027de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027f8:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002800:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002804:	d110      	bne.n	8002828 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e00f      	b.n	800282a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800280a:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002816:	d007      	beq.n	8002828 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002818:	4b07      	ldr	r3, [pc, #28]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002820:	4a05      	ldr	r2, [pc, #20]	; (8002838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002822:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002826:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40007000 	.word	0x40007000
 800283c:	20000020 	.word	0x20000020
 8002840:	431bde83 	.word	0x431bde83

08002844 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e3ca      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002856:	4b97      	ldr	r3, [pc, #604]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f003 030c 	and.w	r3, r3, #12
 800285e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002860:	4b94      	ldr	r3, [pc, #592]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 80e4 	beq.w	8002a40 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <HAL_RCC_OscConfig+0x4a>
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2b0c      	cmp	r3, #12
 8002882:	f040 808b 	bne.w	800299c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b01      	cmp	r3, #1
 800288a:	f040 8087 	bne.w	800299c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800288e:	4b89      	ldr	r3, [pc, #548]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d005      	beq.n	80028a6 <HAL_RCC_OscConfig+0x62>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d101      	bne.n	80028a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e3a2      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a1a      	ldr	r2, [r3, #32]
 80028aa:	4b82      	ldr	r3, [pc, #520]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d004      	beq.n	80028c0 <HAL_RCC_OscConfig+0x7c>
 80028b6:	4b7f      	ldr	r3, [pc, #508]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028be:	e005      	b.n	80028cc <HAL_RCC_OscConfig+0x88>
 80028c0:	4b7c      	ldr	r3, [pc, #496]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d223      	bcs.n	8002918 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f000 fd1d 	bl	8003314 <RCC_SetFlashLatencyFromMSIRange>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e383      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028e4:	4b73      	ldr	r3, [pc, #460]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a72      	ldr	r2, [pc, #456]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028ea:	f043 0308 	orr.w	r3, r3, #8
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	4b70      	ldr	r3, [pc, #448]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	496d      	ldr	r1, [pc, #436]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002902:	4b6c      	ldr	r3, [pc, #432]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	4968      	ldr	r1, [pc, #416]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002912:	4313      	orrs	r3, r2
 8002914:	604b      	str	r3, [r1, #4]
 8002916:	e025      	b.n	8002964 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002918:	4b66      	ldr	r3, [pc, #408]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a65      	ldr	r2, [pc, #404]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 800291e:	f043 0308 	orr.w	r3, r3, #8
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	4b63      	ldr	r3, [pc, #396]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	4960      	ldr	r1, [pc, #384]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002936:	4b5f      	ldr	r3, [pc, #380]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	495b      	ldr	r1, [pc, #364]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002946:	4313      	orrs	r3, r2
 8002948:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d109      	bne.n	8002964 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4618      	mov	r0, r3
 8002956:	f000 fcdd 	bl	8003314 <RCC_SetFlashLatencyFromMSIRange>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e343      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002964:	f000 fc4a 	bl	80031fc <HAL_RCC_GetSysClockFreq>
 8002968:	4602      	mov	r2, r0
 800296a:	4b52      	ldr	r3, [pc, #328]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	091b      	lsrs	r3, r3, #4
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	4950      	ldr	r1, [pc, #320]	; (8002ab8 <HAL_RCC_OscConfig+0x274>)
 8002976:	5ccb      	ldrb	r3, [r1, r3]
 8002978:	f003 031f 	and.w	r3, r3, #31
 800297c:	fa22 f303 	lsr.w	r3, r2, r3
 8002980:	4a4e      	ldr	r2, [pc, #312]	; (8002abc <HAL_RCC_OscConfig+0x278>)
 8002982:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002984:	4b4e      	ldr	r3, [pc, #312]	; (8002ac0 <HAL_RCC_OscConfig+0x27c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff f9af 	bl	8001cec <HAL_InitTick>
 800298e:	4603      	mov	r3, r0
 8002990:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002992:	7bfb      	ldrb	r3, [r7, #15]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d052      	beq.n	8002a3e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002998:	7bfb      	ldrb	r3, [r7, #15]
 800299a:	e327      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d032      	beq.n	8002a0a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029a4:	4b43      	ldr	r3, [pc, #268]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a42      	ldr	r2, [pc, #264]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029aa:	f043 0301 	orr.w	r3, r3, #1
 80029ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029b0:	f7ff f9ec 	bl	8001d8c <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029b8:	f7ff f9e8 	bl	8001d8c <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e310      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029ca:	4b3a      	ldr	r3, [pc, #232]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029d6:	4b37      	ldr	r3, [pc, #220]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a36      	ldr	r2, [pc, #216]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029dc:	f043 0308 	orr.w	r3, r3, #8
 80029e0:	6013      	str	r3, [r2, #0]
 80029e2:	4b34      	ldr	r3, [pc, #208]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	4931      	ldr	r1, [pc, #196]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029f4:	4b2f      	ldr	r3, [pc, #188]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	021b      	lsls	r3, r3, #8
 8002a02:	492c      	ldr	r1, [pc, #176]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
 8002a08:	e01a      	b.n	8002a40 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a0a:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a29      	ldr	r2, [pc, #164]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a16:	f7ff f9b9 	bl	8001d8c <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a1e:	f7ff f9b5 	bl	8001d8c <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e2dd      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a30:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0302 	and.w	r3, r3, #2
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1f0      	bne.n	8002a1e <HAL_RCC_OscConfig+0x1da>
 8002a3c:	e000      	b.n	8002a40 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a3e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d074      	beq.n	8002b36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	2b08      	cmp	r3, #8
 8002a50:	d005      	beq.n	8002a5e <HAL_RCC_OscConfig+0x21a>
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b0c      	cmp	r3, #12
 8002a56:	d10e      	bne.n	8002a76 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d10b      	bne.n	8002a76 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a5e:	4b15      	ldr	r3, [pc, #84]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d064      	beq.n	8002b34 <HAL_RCC_OscConfig+0x2f0>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d160      	bne.n	8002b34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e2ba      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a7e:	d106      	bne.n	8002a8e <HAL_RCC_OscConfig+0x24a>
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0b      	ldr	r2, [pc, #44]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a8a:	6013      	str	r3, [r2, #0]
 8002a8c:	e026      	b.n	8002adc <HAL_RCC_OscConfig+0x298>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a96:	d115      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x280>
 8002a98:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a05      	ldr	r2, [pc, #20]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002a9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b03      	ldr	r3, [pc, #12]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a02      	ldr	r2, [pc, #8]	; (8002ab4 <HAL_RCC_OscConfig+0x270>)
 8002aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	e014      	b.n	8002adc <HAL_RCC_OscConfig+0x298>
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	0800443c 	.word	0x0800443c
 8002abc:	20000020 	.word	0x20000020
 8002ac0:	20000024 	.word	0x20000024
 8002ac4:	4ba0      	ldr	r3, [pc, #640]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a9f      	ldr	r2, [pc, #636]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	4b9d      	ldr	r3, [pc, #628]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a9c      	ldr	r2, [pc, #624]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d013      	beq.n	8002b0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7ff f952 	bl	8001d8c <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aec:	f7ff f94e 	bl	8001d8c <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	; 0x64
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e276      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002afe:	4b92      	ldr	r3, [pc, #584]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x2a8>
 8002b0a:	e014      	b.n	8002b36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0c:	f7ff f93e 	bl	8001d8c <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b14:	f7ff f93a 	bl	8001d8c <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b64      	cmp	r3, #100	; 0x64
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e262      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b26:	4b88      	ldr	r3, [pc, #544]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x2d0>
 8002b32:	e000      	b.n	8002b36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d060      	beq.n	8002c04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d005      	beq.n	8002b54 <HAL_RCC_OscConfig+0x310>
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	2b0c      	cmp	r3, #12
 8002b4c:	d119      	bne.n	8002b82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d116      	bne.n	8002b82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b54:	4b7c      	ldr	r3, [pc, #496]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_OscConfig+0x328>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e23f      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b6c:	4b76      	ldr	r3, [pc, #472]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	061b      	lsls	r3, r3, #24
 8002b7a:	4973      	ldr	r1, [pc, #460]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b80:	e040      	b.n	8002c04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d023      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b8a:	4b6f      	ldr	r3, [pc, #444]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a6e      	ldr	r2, [pc, #440]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b96:	f7ff f8f9 	bl	8001d8c <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b9c:	e008      	b.n	8002bb0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b9e:	f7ff f8f5 	bl	8001d8c <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e21d      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bb0:	4b65      	ldr	r3, [pc, #404]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0f0      	beq.n	8002b9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bbc:	4b62      	ldr	r3, [pc, #392]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	061b      	lsls	r3, r3, #24
 8002bca:	495f      	ldr	r1, [pc, #380]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	604b      	str	r3, [r1, #4]
 8002bd0:	e018      	b.n	8002c04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bd2:	4b5d      	ldr	r3, [pc, #372]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a5c      	ldr	r2, [pc, #368]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bde:	f7ff f8d5 	bl	8001d8c <HAL_GetTick>
 8002be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002be4:	e008      	b.n	8002bf8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002be6:	f7ff f8d1 	bl	8001d8c <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d901      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bf4:	2303      	movs	r3, #3
 8002bf6:	e1f9      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bf8:	4b53      	ldr	r3, [pc, #332]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f0      	bne.n	8002be6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 0308 	and.w	r3, r3, #8
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d03c      	beq.n	8002c8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01c      	beq.n	8002c52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c18:	4b4b      	ldr	r3, [pc, #300]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c1e:	4a4a      	ldr	r2, [pc, #296]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c28:	f7ff f8b0 	bl	8001d8c <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c30:	f7ff f8ac 	bl	8001d8c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e1d4      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c42:	4b41      	ldr	r3, [pc, #260]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0ef      	beq.n	8002c30 <HAL_RCC_OscConfig+0x3ec>
 8002c50:	e01b      	b.n	8002c8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c52:	4b3d      	ldr	r3, [pc, #244]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c58:	4a3b      	ldr	r2, [pc, #236]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c62:	f7ff f893 	bl	8001d8c <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6a:	f7ff f88f 	bl	8001d8c <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e1b7      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c7c:	4b32      	ldr	r3, [pc, #200]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1ef      	bne.n	8002c6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f000 80a6 	beq.w	8002de4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c9c:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10d      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca8:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cac:	4a26      	ldr	r2, [pc, #152]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb4:	4b24      	ldr	r3, [pc, #144]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc4:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <HAL_RCC_OscConfig+0x508>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d118      	bne.n	8002d02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cd0:	4b1e      	ldr	r3, [pc, #120]	; (8002d4c <HAL_RCC_OscConfig+0x508>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	; (8002d4c <HAL_RCC_OscConfig+0x508>)
 8002cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cdc:	f7ff f856 	bl	8001d8c <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce4:	f7ff f852 	bl	8001d8c <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e17a      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cf6:	4b15      	ldr	r3, [pc, #84]	; (8002d4c <HAL_RCC_OscConfig+0x508>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d108      	bne.n	8002d1c <HAL_RCC_OscConfig+0x4d8>
 8002d0a:	4b0f      	ldr	r3, [pc, #60]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d10:	4a0d      	ldr	r2, [pc, #52]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d1a:	e029      	b.n	8002d70 <HAL_RCC_OscConfig+0x52c>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b05      	cmp	r3, #5
 8002d22:	d115      	bne.n	8002d50 <HAL_RCC_OscConfig+0x50c>
 8002d24:	4b08      	ldr	r3, [pc, #32]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2a:	4a07      	ldr	r2, [pc, #28]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d34:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3a:	4a03      	ldr	r2, [pc, #12]	; (8002d48 <HAL_RCC_OscConfig+0x504>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d44:	e014      	b.n	8002d70 <HAL_RCC_OscConfig+0x52c>
 8002d46:	bf00      	nop
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	40007000 	.word	0x40007000
 8002d50:	4b9c      	ldr	r3, [pc, #624]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d56:	4a9b      	ldr	r2, [pc, #620]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d60:	4b98      	ldr	r3, [pc, #608]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d66:	4a97      	ldr	r2, [pc, #604]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002d68:	f023 0304 	bic.w	r3, r3, #4
 8002d6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d016      	beq.n	8002da6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d78:	f7ff f808 	bl	8001d8c <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d80:	f7ff f804 	bl	8001d8c <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e12a      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d96:	4b8b      	ldr	r3, [pc, #556]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ed      	beq.n	8002d80 <HAL_RCC_OscConfig+0x53c>
 8002da4:	e015      	b.n	8002dd2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da6:	f7fe fff1 	bl	8001d8c <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7fe ffed 	bl	8001d8c <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e113      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dc4:	4b7f      	ldr	r3, [pc, #508]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1ed      	bne.n	8002dae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dd2:	7ffb      	ldrb	r3, [r7, #31]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d105      	bne.n	8002de4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd8:	4b7a      	ldr	r3, [pc, #488]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ddc:	4a79      	ldr	r2, [pc, #484]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002dde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f000 80fe 	beq.w	8002fea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	f040 80d0 	bne.w	8002f98 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002df8:	4b72      	ldr	r3, [pc, #456]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f003 0203 	and.w	r2, r3, #3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d130      	bne.n	8002e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	3b01      	subs	r3, #1
 8002e18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d127      	bne.n	8002e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d11f      	bne.n	8002e6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e38:	2a07      	cmp	r2, #7
 8002e3a:	bf14      	ite	ne
 8002e3c:	2201      	movne	r2, #1
 8002e3e:	2200      	moveq	r2, #0
 8002e40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d113      	bne.n	8002e6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e50:	085b      	lsrs	r3, r3, #1
 8002e52:	3b01      	subs	r3, #1
 8002e54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d109      	bne.n	8002e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	085b      	lsrs	r3, r3, #1
 8002e66:	3b01      	subs	r3, #1
 8002e68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d06e      	beq.n	8002f4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	2b0c      	cmp	r3, #12
 8002e72:	d069      	beq.n	8002f48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e74:	4b53      	ldr	r3, [pc, #332]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d105      	bne.n	8002e8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e80:	4b50      	ldr	r3, [pc, #320]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e0ad      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e90:	4b4c      	ldr	r3, [pc, #304]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a4b      	ldr	r2, [pc, #300]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002e96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e9c:	f7fe ff76 	bl	8001d8c <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe ff72 	bl	8001d8c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e09a      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb6:	4b43      	ldr	r3, [pc, #268]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d1f0      	bne.n	8002ea4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ec2:	4b40      	ldr	r3, [pc, #256]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	4b40      	ldr	r3, [pc, #256]	; (8002fc8 <HAL_RCC_OscConfig+0x784>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ed2:	3a01      	subs	r2, #1
 8002ed4:	0112      	lsls	r2, r2, #4
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002edc:	0212      	lsls	r2, r2, #8
 8002ede:	4311      	orrs	r1, r2
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ee4:	0852      	lsrs	r2, r2, #1
 8002ee6:	3a01      	subs	r2, #1
 8002ee8:	0552      	lsls	r2, r2, #21
 8002eea:	4311      	orrs	r1, r2
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002ef0:	0852      	lsrs	r2, r2, #1
 8002ef2:	3a01      	subs	r2, #1
 8002ef4:	0652      	lsls	r2, r2, #25
 8002ef6:	4311      	orrs	r1, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002efc:	0912      	lsrs	r2, r2, #4
 8002efe:	0452      	lsls	r2, r2, #17
 8002f00:	430a      	orrs	r2, r1
 8002f02:	4930      	ldr	r1, [pc, #192]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f08:	4b2e      	ldr	r3, [pc, #184]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a2d      	ldr	r2, [pc, #180]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f14:	4b2b      	ldr	r3, [pc, #172]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	4a2a      	ldr	r2, [pc, #168]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f20:	f7fe ff34 	bl	8001d8c <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fe ff30 	bl	8001d8c <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e058      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f3a:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f46:	e050      	b.n	8002fea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e04f      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f4c:	4b1d      	ldr	r3, [pc, #116]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d148      	bne.n	8002fea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f58:	4b1a      	ldr	r3, [pc, #104]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a19      	ldr	r2, [pc, #100]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f64:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	4a16      	ldr	r2, [pc, #88]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f70:	f7fe ff0c 	bl	8001d8c <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f76:	e008      	b.n	8002f8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f78:	f7fe ff08 	bl	8001d8c <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d901      	bls.n	8002f8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e030      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f8a:	4b0e      	ldr	r3, [pc, #56]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0f0      	beq.n	8002f78 <HAL_RCC_OscConfig+0x734>
 8002f96:	e028      	b.n	8002fea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2b0c      	cmp	r3, #12
 8002f9c:	d023      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f9e:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a08      	ldr	r2, [pc, #32]	; (8002fc4 <HAL_RCC_OscConfig+0x780>)
 8002fa4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002faa:	f7fe feef 	bl	8001d8c <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fb0:	e00c      	b.n	8002fcc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb2:	f7fe feeb 	bl	8001d8c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d905      	bls.n	8002fcc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e013      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fcc:	4b09      	ldr	r3, [pc, #36]	; (8002ff4 <HAL_RCC_OscConfig+0x7b0>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1ec      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fd8:	4b06      	ldr	r3, [pc, #24]	; (8002ff4 <HAL_RCC_OscConfig+0x7b0>)
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	4905      	ldr	r1, [pc, #20]	; (8002ff4 <HAL_RCC_OscConfig+0x7b0>)
 8002fde:	4b06      	ldr	r3, [pc, #24]	; (8002ff8 <HAL_RCC_OscConfig+0x7b4>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	60cb      	str	r3, [r1, #12]
 8002fe4:	e001      	b.n	8002fea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3720      	adds	r7, #32
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	feeefffc 	.word	0xfeeefffc

08002ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d101      	bne.n	8003010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0e7      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003010:	4b75      	ldr	r3, [pc, #468]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0307 	and.w	r3, r3, #7
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d910      	bls.n	8003040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301e:	4b72      	ldr	r3, [pc, #456]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f023 0207 	bic.w	r2, r3, #7
 8003026:	4970      	ldr	r1, [pc, #448]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800302e:	4b6e      	ldr	r3, [pc, #440]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d001      	beq.n	8003040 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0cf      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d010      	beq.n	800306e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	4b66      	ldr	r3, [pc, #408]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003058:	429a      	cmp	r2, r3
 800305a:	d908      	bls.n	800306e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800305c:	4b63      	ldr	r3, [pc, #396]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4960      	ldr	r1, [pc, #384]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800306a:	4313      	orrs	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d04c      	beq.n	8003114 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b03      	cmp	r3, #3
 8003080:	d107      	bne.n	8003092 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003082:	4b5a      	ldr	r3, [pc, #360]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d121      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e0a6      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b02      	cmp	r3, #2
 8003098:	d107      	bne.n	80030aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800309a:	4b54      	ldr	r3, [pc, #336]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d115      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e09a      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d107      	bne.n	80030c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030b2:	4b4e      	ldr	r3, [pc, #312]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d109      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e08e      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030c2:	4b4a      	ldr	r3, [pc, #296]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e086      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030d2:	4b46      	ldr	r3, [pc, #280]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f023 0203 	bic.w	r2, r3, #3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4943      	ldr	r1, [pc, #268]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030e4:	f7fe fe52 	bl	8001d8c <HAL_GetTick>
 80030e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ea:	e00a      	b.n	8003102 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ec:	f7fe fe4e 	bl	8001d8c <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e06e      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003102:	4b3a      	ldr	r3, [pc, #232]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 020c 	and.w	r2, r3, #12
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	429a      	cmp	r2, r3
 8003112:	d1eb      	bne.n	80030ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d010      	beq.n	8003142 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800312c:	429a      	cmp	r2, r3
 800312e:	d208      	bcs.n	8003142 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003130:	4b2e      	ldr	r3, [pc, #184]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	492b      	ldr	r1, [pc, #172]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800313e:	4313      	orrs	r3, r2
 8003140:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003142:	4b29      	ldr	r3, [pc, #164]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d210      	bcs.n	8003172 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f023 0207 	bic.w	r2, r3, #7
 8003158:	4923      	ldr	r1, [pc, #140]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	4313      	orrs	r3, r2
 800315e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003160:	4b21      	ldr	r3, [pc, #132]	; (80031e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0307 	and.w	r3, r3, #7
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	429a      	cmp	r2, r3
 800316c:	d001      	beq.n	8003172 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e036      	b.n	80031e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	2b00      	cmp	r3, #0
 800317c:	d008      	beq.n	8003190 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800317e:	4b1b      	ldr	r3, [pc, #108]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	4918      	ldr	r1, [pc, #96]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	4313      	orrs	r3, r2
 800318e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d009      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800319c:	4b13      	ldr	r3, [pc, #76]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4910      	ldr	r1, [pc, #64]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031b0:	f000 f824 	bl	80031fc <HAL_RCC_GetSysClockFreq>
 80031b4:	4602      	mov	r2, r0
 80031b6:	4b0d      	ldr	r3, [pc, #52]	; (80031ec <HAL_RCC_ClockConfig+0x1f0>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	091b      	lsrs	r3, r3, #4
 80031bc:	f003 030f 	and.w	r3, r3, #15
 80031c0:	490b      	ldr	r1, [pc, #44]	; (80031f0 <HAL_RCC_ClockConfig+0x1f4>)
 80031c2:	5ccb      	ldrb	r3, [r1, r3]
 80031c4:	f003 031f 	and.w	r3, r3, #31
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
 80031cc:	4a09      	ldr	r2, [pc, #36]	; (80031f4 <HAL_RCC_ClockConfig+0x1f8>)
 80031ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <HAL_RCC_ClockConfig+0x1fc>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fe fd89 	bl	8001cec <HAL_InitTick>
 80031da:	4603      	mov	r3, r0
 80031dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80031de:	7afb      	ldrb	r3, [r7, #11]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40022000 	.word	0x40022000
 80031ec:	40021000 	.word	0x40021000
 80031f0:	0800443c 	.word	0x0800443c
 80031f4:	20000020 	.word	0x20000020
 80031f8:	20000024 	.word	0x20000024

080031fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	; 0x24
 8003200:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800320a:	4b3e      	ldr	r3, [pc, #248]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003214:	4b3b      	ldr	r3, [pc, #236]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	f003 0303 	and.w	r3, r3, #3
 800321c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d005      	beq.n	8003230 <HAL_RCC_GetSysClockFreq+0x34>
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	2b0c      	cmp	r3, #12
 8003228:	d121      	bne.n	800326e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d11e      	bne.n	800326e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003230:	4b34      	ldr	r3, [pc, #208]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0308 	and.w	r3, r3, #8
 8003238:	2b00      	cmp	r3, #0
 800323a:	d107      	bne.n	800324c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800323c:	4b31      	ldr	r3, [pc, #196]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 800323e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003242:	0a1b      	lsrs	r3, r3, #8
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	61fb      	str	r3, [r7, #28]
 800324a:	e005      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800324c:	4b2d      	ldr	r3, [pc, #180]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003258:	4a2b      	ldr	r2, [pc, #172]	; (8003308 <HAL_RCC_GetSysClockFreq+0x10c>)
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003260:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d10d      	bne.n	8003284 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b04      	cmp	r3, #4
 8003272:	d102      	bne.n	800327a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003274:	4b25      	ldr	r3, [pc, #148]	; (800330c <HAL_RCC_GetSysClockFreq+0x110>)
 8003276:	61bb      	str	r3, [r7, #24]
 8003278:	e004      	b.n	8003284 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d101      	bne.n	8003284 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003280:	4b23      	ldr	r3, [pc, #140]	; (8003310 <HAL_RCC_GetSysClockFreq+0x114>)
 8003282:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	2b0c      	cmp	r3, #12
 8003288:	d134      	bne.n	80032f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800328a:	4b1e      	ldr	r3, [pc, #120]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d003      	beq.n	80032a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b03      	cmp	r3, #3
 800329e:	d003      	beq.n	80032a8 <HAL_RCC_GetSysClockFreq+0xac>
 80032a0:	e005      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032a2:	4b1a      	ldr	r3, [pc, #104]	; (800330c <HAL_RCC_GetSysClockFreq+0x110>)
 80032a4:	617b      	str	r3, [r7, #20]
      break;
 80032a6:	e005      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032a8:	4b19      	ldr	r3, [pc, #100]	; (8003310 <HAL_RCC_GetSysClockFreq+0x114>)
 80032aa:	617b      	str	r3, [r7, #20]
      break;
 80032ac:	e002      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	617b      	str	r3, [r7, #20]
      break;
 80032b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032b4:	4b13      	ldr	r3, [pc, #76]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	3301      	adds	r3, #1
 80032c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	0a1b      	lsrs	r3, r3, #8
 80032c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	fb03 f202 	mul.w	r2, r3, r2
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_RCC_GetSysClockFreq+0x108>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	0e5b      	lsrs	r3, r3, #25
 80032e0:	f003 0303 	and.w	r3, r3, #3
 80032e4:	3301      	adds	r3, #1
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032f4:	69bb      	ldr	r3, [r7, #24]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3724      	adds	r7, #36	; 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
 8003308:	0800444c 	.word	0x0800444c
 800330c:	00f42400 	.word	0x00f42400
 8003310:	007a1200 	.word	0x007a1200

08003314 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b086      	sub	sp, #24
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800331c:	2300      	movs	r3, #0
 800331e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003320:	4b2a      	ldr	r3, [pc, #168]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003324:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800332c:	f7ff fa26 	bl	800277c <HAL_PWREx_GetVoltageRange>
 8003330:	6178      	str	r0, [r7, #20]
 8003332:	e014      	b.n	800335e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003334:	4b25      	ldr	r3, [pc, #148]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003338:	4a24      	ldr	r2, [pc, #144]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800333a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800333e:	6593      	str	r3, [r2, #88]	; 0x58
 8003340:	4b22      	ldr	r3, [pc, #136]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800334c:	f7ff fa16 	bl	800277c <HAL_PWREx_GetVoltageRange>
 8003350:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003352:	4b1e      	ldr	r3, [pc, #120]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003356:	4a1d      	ldr	r2, [pc, #116]	; (80033cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800335c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003364:	d10b      	bne.n	800337e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b80      	cmp	r3, #128	; 0x80
 800336a:	d919      	bls.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2ba0      	cmp	r3, #160	; 0xa0
 8003370:	d902      	bls.n	8003378 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003372:	2302      	movs	r3, #2
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	e013      	b.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003378:	2301      	movs	r3, #1
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	e010      	b.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2b80      	cmp	r3, #128	; 0x80
 8003382:	d902      	bls.n	800338a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003384:	2303      	movs	r3, #3
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	e00a      	b.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2b80      	cmp	r3, #128	; 0x80
 800338e:	d102      	bne.n	8003396 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003390:	2302      	movs	r3, #2
 8003392:	613b      	str	r3, [r7, #16]
 8003394:	e004      	b.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b70      	cmp	r3, #112	; 0x70
 800339a:	d101      	bne.n	80033a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800339c:	2301      	movs	r3, #1
 800339e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033a0:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f023 0207 	bic.w	r2, r3, #7
 80033a8:	4909      	ldr	r1, [pc, #36]	; (80033d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033b0:	4b07      	ldr	r3, [pc, #28]	; (80033d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d001      	beq.n	80033c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3718      	adds	r7, #24
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40021000 	.word	0x40021000
 80033d0:	40022000 	.word	0x40022000

080033d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033dc:	2300      	movs	r3, #0
 80033de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033e0:	2300      	movs	r3, #0
 80033e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d041      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033f8:	d02a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033fa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80033fe:	d824      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003400:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003404:	d008      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003406:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800340a:	d81e      	bhi.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00a      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003410:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003414:	d010      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003416:	e018      	b.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003418:	4b86      	ldr	r3, [pc, #536]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	4a85      	ldr	r2, [pc, #532]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003422:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003424:	e015      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	3304      	adds	r3, #4
 800342a:	2100      	movs	r1, #0
 800342c:	4618      	mov	r0, r3
 800342e:	f000 facb 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 8003432:	4603      	mov	r3, r0
 8003434:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003436:	e00c      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3320      	adds	r3, #32
 800343c:	2100      	movs	r1, #0
 800343e:	4618      	mov	r0, r3
 8003440:	f000 fbb6 	bl	8003bb0 <RCCEx_PLLSAI2_Config>
 8003444:	4603      	mov	r3, r0
 8003446:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003448:	e003      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	74fb      	strb	r3, [r7, #19]
      break;
 800344e:	e000      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003450:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10b      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003458:	4b76      	ldr	r3, [pc, #472]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003466:	4973      	ldr	r1, [pc, #460]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800346e:	e001      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003470:	7cfb      	ldrb	r3, [r7, #19]
 8003472:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d041      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003484:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003488:	d02a      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800348a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800348e:	d824      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003490:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003494:	d008      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003496:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800349a:	d81e      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x106>
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80034a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034a4:	d010      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80034a6:	e018      	b.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034a8:	4b62      	ldr	r3, [pc, #392]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	4a61      	ldr	r2, [pc, #388]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034b4:	e015      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2100      	movs	r1, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 fa83 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 80034c2:	4603      	mov	r3, r0
 80034c4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034c6:	e00c      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3320      	adds	r3, #32
 80034cc:	2100      	movs	r1, #0
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fb6e 	bl	8003bb0 <RCCEx_PLLSAI2_Config>
 80034d4:	4603      	mov	r3, r0
 80034d6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034d8:	e003      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	74fb      	strb	r3, [r7, #19]
      break;
 80034de:	e000      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034e2:	7cfb      	ldrb	r3, [r7, #19]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10b      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034e8:	4b52      	ldr	r3, [pc, #328]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ee:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034f6:	494f      	ldr	r1, [pc, #316]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034fe:	e001      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003500:	7cfb      	ldrb	r3, [r7, #19]
 8003502:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 80a0 	beq.w	8003652 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003512:	2300      	movs	r3, #0
 8003514:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003516:	4b47      	ldr	r3, [pc, #284]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800351a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003526:	2300      	movs	r3, #0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00d      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800352c:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800352e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003530:	4a40      	ldr	r2, [pc, #256]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003536:	6593      	str	r3, [r2, #88]	; 0x58
 8003538:	4b3e      	ldr	r3, [pc, #248]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800353c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003540:	60bb      	str	r3, [r7, #8]
 8003542:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003544:	2301      	movs	r3, #1
 8003546:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003548:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a3a      	ldr	r2, [pc, #232]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800354e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003552:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003554:	f7fe fc1a 	bl	8001d8c <HAL_GetTick>
 8003558:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800355a:	e009      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355c:	f7fe fc16 	bl	8001d8c <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d902      	bls.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	74fb      	strb	r3, [r7, #19]
        break;
 800356e:	e005      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003570:	4b31      	ldr	r3, [pc, #196]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ef      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800357c:	7cfb      	ldrb	r3, [r7, #19]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d15c      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003582:	4b2c      	ldr	r3, [pc, #176]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003588:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800358c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01f      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	429a      	cmp	r2, r3
 800359e:	d019      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035a0:	4b24      	ldr	r3, [pc, #144]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035ac:	4b21      	ldr	r3, [pc, #132]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035b2:	4a20      	ldr	r2, [pc, #128]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035bc:	4b1d      	ldr	r3, [pc, #116]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c2:	4a1c      	ldr	r2, [pc, #112]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035cc:	4a19      	ldr	r2, [pc, #100]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d016      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035de:	f7fe fbd5 	bl	8001d8c <HAL_GetTick>
 80035e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035e4:	e00b      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035e6:	f7fe fbd1 	bl	8001d8c <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d902      	bls.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	74fb      	strb	r3, [r7, #19]
            break;
 80035fc:	e006      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035fe:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d0ec      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800360c:	7cfb      	ldrb	r3, [r7, #19]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10c      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003612:	4b08      	ldr	r3, [pc, #32]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003614:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003618:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003622:	4904      	ldr	r1, [pc, #16]	; (8003634 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800362a:	e009      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800362c:	7cfb      	ldrb	r3, [r7, #19]
 800362e:	74bb      	strb	r3, [r7, #18]
 8003630:	e006      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003632:	bf00      	nop
 8003634:	40021000 	.word	0x40021000
 8003638:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800363c:	7cfb      	ldrb	r3, [r7, #19]
 800363e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003640:	7c7b      	ldrb	r3, [r7, #17]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d105      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003646:	4b9e      	ldr	r3, [pc, #632]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800364a:	4a9d      	ldr	r2, [pc, #628]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003650:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	2b00      	cmp	r3, #0
 800365c:	d00a      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800365e:	4b98      	ldr	r3, [pc, #608]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003660:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003664:	f023 0203 	bic.w	r2, r3, #3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366c:	4994      	ldr	r1, [pc, #592]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366e:	4313      	orrs	r3, r2
 8003670:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003680:	4b8f      	ldr	r3, [pc, #572]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003686:	f023 020c 	bic.w	r2, r3, #12
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800368e:	498c      	ldr	r1, [pc, #560]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003690:	4313      	orrs	r3, r2
 8003692:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036a2:	4b87      	ldr	r3, [pc, #540]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	4983      	ldr	r1, [pc, #524]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0308 	and.w	r3, r3, #8
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036c4:	4b7e      	ldr	r3, [pc, #504]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d2:	497b      	ldr	r1, [pc, #492]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036e6:	4b76      	ldr	r3, [pc, #472]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f4:	4972      	ldr	r1, [pc, #456]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003708:	4b6d      	ldr	r3, [pc, #436]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	496a      	ldr	r1, [pc, #424]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800372a:	4b65      	ldr	r3, [pc, #404]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003730:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003738:	4961      	ldr	r1, [pc, #388]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800374c:	4b5c      	ldr	r3, [pc, #368]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003752:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800375a:	4959      	ldr	r1, [pc, #356]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800376e:	4b54      	ldr	r3, [pc, #336]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003774:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800377c:	4950      	ldr	r1, [pc, #320]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377e:	4313      	orrs	r3, r2
 8003780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003790:	4b4b      	ldr	r3, [pc, #300]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003796:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800379e:	4948      	ldr	r1, [pc, #288]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037b2:	4b43      	ldr	r3, [pc, #268]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c0:	493f      	ldr	r1, [pc, #252]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d028      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037d4:	4b3a      	ldr	r3, [pc, #232]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037e2:	4937      	ldr	r1, [pc, #220]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037f2:	d106      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037f4:	4b32      	ldr	r3, [pc, #200]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	4a31      	ldr	r2, [pc, #196]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037fe:	60d3      	str	r3, [r2, #12]
 8003800:	e011      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003806:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800380a:	d10c      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3304      	adds	r3, #4
 8003810:	2101      	movs	r1, #1
 8003812:	4618      	mov	r0, r3
 8003814:	f000 f8d8 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 8003818:	4603      	mov	r3, r0
 800381a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800381c:	7cfb      	ldrb	r3, [r7, #19]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003822:	7cfb      	ldrb	r3, [r7, #19]
 8003824:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d028      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003832:	4b23      	ldr	r3, [pc, #140]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003838:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003840:	491f      	ldr	r1, [pc, #124]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003850:	d106      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003852:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	4a1a      	ldr	r2, [pc, #104]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800385c:	60d3      	str	r3, [r2, #12]
 800385e:	e011      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003864:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003868:	d10c      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3304      	adds	r3, #4
 800386e:	2101      	movs	r1, #1
 8003870:	4618      	mov	r0, r3
 8003872:	f000 f8a9 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 8003876:	4603      	mov	r3, r0
 8003878:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800387a:	7cfb      	ldrb	r3, [r7, #19]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d02b      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003896:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800389e:	4908      	ldr	r1, [pc, #32]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038ae:	d109      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038b0:	4b03      	ldr	r3, [pc, #12]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	4a02      	ldr	r2, [pc, #8]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038ba:	60d3      	str	r3, [r2, #12]
 80038bc:	e014      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80038be:	bf00      	nop
 80038c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3304      	adds	r3, #4
 80038d2:	2101      	movs	r1, #1
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f877 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 80038da:	4603      	mov	r3, r0
 80038dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038de:	7cfb      	ldrb	r3, [r7, #19]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d02f      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038f4:	4b2b      	ldr	r3, [pc, #172]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003902:	4928      	ldr	r1, [pc, #160]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800390e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003912:	d10d      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3304      	adds	r3, #4
 8003918:	2102      	movs	r1, #2
 800391a:	4618      	mov	r0, r3
 800391c:	f000 f854 	bl	80039c8 <RCCEx_PLLSAI1_Config>
 8003920:	4603      	mov	r3, r0
 8003922:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003924:	7cfb      	ldrb	r3, [r7, #19]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d014      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	74bb      	strb	r3, [r7, #18]
 800392e:	e011      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003934:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003938:	d10c      	bne.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3320      	adds	r3, #32
 800393e:	2102      	movs	r1, #2
 8003940:	4618      	mov	r0, r3
 8003942:	f000 f935 	bl	8003bb0 <RCCEx_PLLSAI2_Config>
 8003946:	4603      	mov	r3, r0
 8003948:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800394a:	7cfb      	ldrb	r3, [r7, #19]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d00a      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003960:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003966:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800396e:	490d      	ldr	r1, [pc, #52]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003970:	4313      	orrs	r3, r2
 8003972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00b      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003982:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003988:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003992:	4904      	ldr	r1, [pc, #16]	; (80039a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800399a:	7cbb      	ldrb	r3, [r7, #18]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40021000 	.word	0x40021000

080039a8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80039ac:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a04      	ldr	r2, [pc, #16]	; (80039c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80039b2:	f043 0304 	orr.w	r3, r3, #4
 80039b6:	6013      	str	r3, [r2, #0]
}
 80039b8:	bf00      	nop
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000

080039c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039d2:	2300      	movs	r3, #0
 80039d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039d6:	4b75      	ldr	r3, [pc, #468]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	f003 0303 	and.w	r3, r3, #3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d018      	beq.n	8003a14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039e2:	4b72      	ldr	r3, [pc, #456]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f003 0203 	and.w	r2, r3, #3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d10d      	bne.n	8003a0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
       ||
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d009      	beq.n	8003a0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039fa:	4b6c      	ldr	r3, [pc, #432]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	091b      	lsrs	r3, r3, #4
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	1c5a      	adds	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	685b      	ldr	r3, [r3, #4]
       ||
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d047      	beq.n	8003a9e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]
 8003a12:	e044      	b.n	8003a9e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b03      	cmp	r3, #3
 8003a1a:	d018      	beq.n	8003a4e <RCCEx_PLLSAI1_Config+0x86>
 8003a1c:	2b03      	cmp	r3, #3
 8003a1e:	d825      	bhi.n	8003a6c <RCCEx_PLLSAI1_Config+0xa4>
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d002      	beq.n	8003a2a <RCCEx_PLLSAI1_Config+0x62>
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d009      	beq.n	8003a3c <RCCEx_PLLSAI1_Config+0x74>
 8003a28:	e020      	b.n	8003a6c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a2a:	4b60      	ldr	r3, [pc, #384]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d11d      	bne.n	8003a72 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a3a:	e01a      	b.n	8003a72 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a3c:	4b5b      	ldr	r3, [pc, #364]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d116      	bne.n	8003a76 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a4c:	e013      	b.n	8003a76 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a4e:	4b57      	ldr	r3, [pc, #348]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d10f      	bne.n	8003a7a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a5a:	4b54      	ldr	r3, [pc, #336]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d109      	bne.n	8003a7a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a6a:	e006      	b.n	8003a7a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a70:	e004      	b.n	8003a7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a72:	bf00      	nop
 8003a74:	e002      	b.n	8003a7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a76:	bf00      	nop
 8003a78:	e000      	b.n	8003a7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10d      	bne.n	8003a9e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a82:	4b4a      	ldr	r3, [pc, #296]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6819      	ldr	r1, [r3, #0]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	430b      	orrs	r3, r1
 8003a98:	4944      	ldr	r1, [pc, #272]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d17d      	bne.n	8003ba0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003aa4:	4b41      	ldr	r3, [pc, #260]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a40      	ldr	r2, [pc, #256]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aaa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003aae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ab0:	f7fe f96c 	bl	8001d8c <HAL_GetTick>
 8003ab4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ab6:	e009      	b.n	8003acc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ab8:	f7fe f968 	bl	8001d8c <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d902      	bls.n	8003acc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	73fb      	strb	r3, [r7, #15]
        break;
 8003aca:	e005      	b.n	8003ad8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003acc:	4b37      	ldr	r3, [pc, #220]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1ef      	bne.n	8003ab8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d160      	bne.n	8003ba0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d111      	bne.n	8003b08 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ae4:	4b31      	ldr	r3, [pc, #196]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6892      	ldr	r2, [r2, #8]
 8003af4:	0211      	lsls	r1, r2, #8
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	68d2      	ldr	r2, [r2, #12]
 8003afa:	0912      	lsrs	r2, r2, #4
 8003afc:	0452      	lsls	r2, r2, #17
 8003afe:	430a      	orrs	r2, r1
 8003b00:	492a      	ldr	r1, [pc, #168]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	610b      	str	r3, [r1, #16]
 8003b06:	e027      	b.n	8003b58 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d112      	bne.n	8003b34 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b0e:	4b27      	ldr	r3, [pc, #156]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b16:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6892      	ldr	r2, [r2, #8]
 8003b1e:	0211      	lsls	r1, r2, #8
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6912      	ldr	r2, [r2, #16]
 8003b24:	0852      	lsrs	r2, r2, #1
 8003b26:	3a01      	subs	r2, #1
 8003b28:	0552      	lsls	r2, r2, #21
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	491f      	ldr	r1, [pc, #124]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	610b      	str	r3, [r1, #16]
 8003b32:	e011      	b.n	8003b58 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b34:	4b1d      	ldr	r3, [pc, #116]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	6892      	ldr	r2, [r2, #8]
 8003b44:	0211      	lsls	r1, r2, #8
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6952      	ldr	r2, [r2, #20]
 8003b4a:	0852      	lsrs	r2, r2, #1
 8003b4c:	3a01      	subs	r2, #1
 8003b4e:	0652      	lsls	r2, r2, #25
 8003b50:	430a      	orrs	r2, r1
 8003b52:	4916      	ldr	r1, [pc, #88]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b54:	4313      	orrs	r3, r2
 8003b56:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a13      	ldr	r2, [pc, #76]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b64:	f7fe f912 	bl	8001d8c <HAL_GetTick>
 8003b68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b6a:	e009      	b.n	8003b80 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b6c:	f7fe f90e 	bl	8001d8c <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d902      	bls.n	8003b80 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b7e:	e005      	b.n	8003b8c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b80:	4b0a      	ldr	r3, [pc, #40]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d0ef      	beq.n	8003b6c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b92:	4b06      	ldr	r3, [pc, #24]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	4904      	ldr	r1, [pc, #16]	; (8003bac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40021000 	.word	0x40021000

08003bb0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bbe:	4b6a      	ldr	r3, [pc, #424]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d018      	beq.n	8003bfc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bca:	4b67      	ldr	r3, [pc, #412]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f003 0203 	and.w	r2, r3, #3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d10d      	bne.n	8003bf6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
       ||
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d009      	beq.n	8003bf6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003be2:	4b61      	ldr	r3, [pc, #388]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	091b      	lsrs	r3, r3, #4
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
       ||
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d047      	beq.n	8003c86 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	73fb      	strb	r3, [r7, #15]
 8003bfa:	e044      	b.n	8003c86 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d018      	beq.n	8003c36 <RCCEx_PLLSAI2_Config+0x86>
 8003c04:	2b03      	cmp	r3, #3
 8003c06:	d825      	bhi.n	8003c54 <RCCEx_PLLSAI2_Config+0xa4>
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d002      	beq.n	8003c12 <RCCEx_PLLSAI2_Config+0x62>
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d009      	beq.n	8003c24 <RCCEx_PLLSAI2_Config+0x74>
 8003c10:	e020      	b.n	8003c54 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c12:	4b55      	ldr	r3, [pc, #340]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11d      	bne.n	8003c5a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c22:	e01a      	b.n	8003c5a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c24:	4b50      	ldr	r3, [pc, #320]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d116      	bne.n	8003c5e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c34:	e013      	b.n	8003c5e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c36:	4b4c      	ldr	r3, [pc, #304]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10f      	bne.n	8003c62 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c42:	4b49      	ldr	r3, [pc, #292]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c52:	e006      	b.n	8003c62 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	73fb      	strb	r3, [r7, #15]
      break;
 8003c58:	e004      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c5a:	bf00      	nop
 8003c5c:	e002      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c5e:	bf00      	nop
 8003c60:	e000      	b.n	8003c64 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c62:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c64:	7bfb      	ldrb	r3, [r7, #15]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10d      	bne.n	8003c86 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c6a:	4b3f      	ldr	r3, [pc, #252]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6819      	ldr	r1, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	430b      	orrs	r3, r1
 8003c80:	4939      	ldr	r1, [pc, #228]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d167      	bne.n	8003d5c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c8c:	4b36      	ldr	r3, [pc, #216]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a35      	ldr	r2, [pc, #212]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c98:	f7fe f878 	bl	8001d8c <HAL_GetTick>
 8003c9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c9e:	e009      	b.n	8003cb4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ca0:	f7fe f874 	bl	8001d8c <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d902      	bls.n	8003cb4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	73fb      	strb	r3, [r7, #15]
        break;
 8003cb2:	e005      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cb4:	4b2c      	ldr	r3, [pc, #176]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1ef      	bne.n	8003ca0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d14a      	bne.n	8003d5c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d111      	bne.n	8003cf0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ccc:	4b26      	ldr	r3, [pc, #152]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6892      	ldr	r2, [r2, #8]
 8003cdc:	0211      	lsls	r1, r2, #8
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	68d2      	ldr	r2, [r2, #12]
 8003ce2:	0912      	lsrs	r2, r2, #4
 8003ce4:	0452      	lsls	r2, r2, #17
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	491f      	ldr	r1, [pc, #124]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	614b      	str	r3, [r1, #20]
 8003cee:	e011      	b.n	8003d14 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cf0:	4b1d      	ldr	r3, [pc, #116]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003cf8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6892      	ldr	r2, [r2, #8]
 8003d00:	0211      	lsls	r1, r2, #8
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6912      	ldr	r2, [r2, #16]
 8003d06:	0852      	lsrs	r2, r2, #1
 8003d08:	3a01      	subs	r2, #1
 8003d0a:	0652      	lsls	r2, r2, #25
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	4916      	ldr	r1, [pc, #88]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d10:	4313      	orrs	r3, r2
 8003d12:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d14:	4b14      	ldr	r3, [pc, #80]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a13      	ldr	r2, [pc, #76]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d20:	f7fe f834 	bl	8001d8c <HAL_GetTick>
 8003d24:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d26:	e009      	b.n	8003d3c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d28:	f7fe f830 	bl	8001d8c <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d902      	bls.n	8003d3c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	73fb      	strb	r3, [r7, #15]
          break;
 8003d3a:	e005      	b.n	8003d48 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d3c:	4b0a      	ldr	r3, [pc, #40]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0ef      	beq.n	8003d28 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d4e:	4b06      	ldr	r3, [pc, #24]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d50:	695a      	ldr	r2, [r3, #20]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	4904      	ldr	r1, [pc, #16]	; (8003d68 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}
 8003d66:	bf00      	nop
 8003d68:	40021000 	.word	0x40021000

08003d6c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d079      	beq.n	8003e72 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d106      	bne.n	8003d98 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fd fefa 	bl	8001b8c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0310 	and.w	r3, r3, #16
 8003daa:	2b10      	cmp	r3, #16
 8003dac:	d058      	beq.n	8003e60 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	22ca      	movs	r2, #202	; 0xca
 8003db4:	625a      	str	r2, [r3, #36]	; 0x24
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2253      	movs	r2, #83	; 0x53
 8003dbc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f9c6 	bl	8004150 <RTC_EnterInitMode>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003dc8:	7bfb      	ldrb	r3, [r7, #15]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d127      	bne.n	8003e1e <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6812      	ldr	r2, [r2, #0]
 8003dd8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003de0:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6899      	ldr	r1, [r3, #8]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	68d2      	ldr	r2, [r2, #12]
 8003e08:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6919      	ldr	r1, [r3, #16]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	041a      	lsls	r2, r3, #16
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f9ca 	bl	80041b8 <RTC_ExitInitMode>
 8003e24:	4603      	mov	r3, r0
 8003e26:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d113      	bne.n	8003e56 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0203 	bic.w	r2, r2, #3
 8003e3c:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	69da      	ldr	r2, [r3, #28]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	430a      	orrs	r2, r1
 8003e54:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	22ff      	movs	r2, #255	; 0xff
 8003e5c:	625a      	str	r2, [r3, #36]	; 0x24
 8003e5e:	e001      	b.n	8003e64 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d103      	bne.n	8003e72 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e7c:	b590      	push	{r4, r7, lr}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d101      	bne.n	8003e96 <HAL_RTC_SetTime+0x1a>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e08b      	b.n	8003fae <HAL_RTC_SetTime+0x132>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2201      	movs	r2, #1
 8003e9a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	22ca      	movs	r2, #202	; 0xca
 8003eac:	625a      	str	r2, [r3, #36]	; 0x24
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2253      	movs	r2, #83	; 0x53
 8003eb4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f94a 	bl	8004150 <RTC_EnterInitMode>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003ec0:	7cfb      	ldrb	r3, [r7, #19]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d163      	bne.n	8003f8e <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d126      	bne.n	8003f1a <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d102      	bne.n	8003ee0 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	2200      	movs	r2, #0
 8003ede:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 f9a5 	bl	8004234 <RTC_ByteToBcd2>
 8003eea:	4603      	mov	r3, r0
 8003eec:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	785b      	ldrb	r3, [r3, #1]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 f99e 	bl	8004234 <RTC_ByteToBcd2>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003efc:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	789b      	ldrb	r3, [r3, #2]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 f996 	bl	8004234 <RTC_ByteToBcd2>
 8003f08:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003f0a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	78db      	ldrb	r3, [r3, #3]
 8003f12:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003f14:	4313      	orrs	r3, r2
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	e018      	b.n	8003f4c <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d102      	bne.n	8003f2e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	785b      	ldrb	r3, [r3, #1]
 8003f38:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003f3a:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003f40:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	78db      	ldrb	r3, [r3, #3]
 8003f46:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003f56:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003f5a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	689a      	ldr	r2, [r3, #8]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f6a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6899      	ldr	r1, [r3, #8]
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 f917 	bl	80041b8 <RTC_ExitInitMode>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	22ff      	movs	r2, #255	; 0xff
 8003f94:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003f96:	7cfb      	ldrb	r3, [r7, #19]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d103      	bne.n	8003fa4 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003fac:	7cfb      	ldrb	r3, [r7, #19]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	371c      	adds	r7, #28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd90      	pop	{r4, r7, pc}

08003fb6 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b086      	sub	sp, #24
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003fe4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003fe8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	0c1b      	lsrs	r3, r3, #16
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	0a1b      	lsrs	r3, r3, #8
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004004:	b2da      	uxtb	r2, r3
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004012:	b2da      	uxtb	r2, r3
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	0d9b      	lsrs	r3, r3, #22
 800401c:	b2db      	uxtb	r3, r3
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	b2da      	uxtb	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11a      	bne.n	8004064 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f000 f91e 	bl	8004274 <RTC_Bcd2ToByte>
 8004038:	4603      	mov	r3, r0
 800403a:	461a      	mov	r2, r3
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	785b      	ldrb	r3, [r3, #1]
 8004044:	4618      	mov	r0, r3
 8004046:	f000 f915 	bl	8004274 <RTC_Bcd2ToByte>
 800404a:	4603      	mov	r3, r0
 800404c:	461a      	mov	r2, r3
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	789b      	ldrb	r3, [r3, #2]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f90c 	bl	8004274 <RTC_Bcd2ToByte>
 800405c:	4603      	mov	r3, r0
 800405e:	461a      	mov	r2, r3
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3718      	adds	r7, #24
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b086      	sub	sp, #24
 8004072:	af00      	add	r7, sp, #0
 8004074:	60f8      	str	r0, [r7, #12]
 8004076:	60b9      	str	r1, [r7, #8]
 8004078:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004084:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004088:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	0c1b      	lsrs	r3, r3, #16
 800408e:	b2da      	uxtb	r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	0a1b      	lsrs	r3, r3, #8
 8004098:	b2db      	uxtb	r3, r3
 800409a:	f003 031f 	and.w	r3, r3, #31
 800409e:	b2da      	uxtb	r2, r3
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	0b5b      	lsrs	r3, r3, #13
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d11a      	bne.n	80040fe <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	78db      	ldrb	r3, [r3, #3]
 80040cc:	4618      	mov	r0, r3
 80040ce:	f000 f8d1 	bl	8004274 <RTC_Bcd2ToByte>
 80040d2:	4603      	mov	r3, r0
 80040d4:	461a      	mov	r2, r3
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	785b      	ldrb	r3, [r3, #1]
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 f8c8 	bl	8004274 <RTC_Bcd2ToByte>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	789b      	ldrb	r3, [r3, #2]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 f8bf 	bl	8004274 <RTC_Bcd2ToByte>
 80040f6:	4603      	mov	r3, r0
 80040f8:	461a      	mov	r2, r3
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a0d      	ldr	r2, [pc, #52]	; (800414c <HAL_RTC_WaitForSynchro+0x44>)
 8004116:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004118:	f7fd fe38 	bl	8001d8c <HAL_GetTick>
 800411c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800411e:	e009      	b.n	8004134 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004120:	f7fd fe34 	bl	8001d8c <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800412e:	d901      	bls.n	8004134 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e007      	b.n	8004144 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	f003 0320 	and.w	r3, r3, #32
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0ee      	beq.n	8004120 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	0003ff5f 	.word	0x0003ff5f

08004150 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68db      	ldr	r3, [r3, #12]
 8004162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004166:	2b00      	cmp	r3, #0
 8004168:	d120      	bne.n	80041ac <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f04f 32ff 	mov.w	r2, #4294967295
 8004172:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004174:	f7fd fe0a 	bl	8001d8c <HAL_GetTick>
 8004178:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800417a:	e00d      	b.n	8004198 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800417c:	f7fd fe06 	bl	8001d8c <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800418a:	d905      	bls.n	8004198 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2203      	movs	r2, #3
 8004194:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d102      	bne.n	80041ac <RTC_EnterInitMode+0x5c>
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	2b03      	cmp	r3, #3
 80041aa:	d1e7      	bne.n	800417c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80041ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
	...

080041b8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041c0:	2300      	movs	r3, #0
 80041c2:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80041c4:	4b1a      	ldr	r3, [pc, #104]	; (8004230 <RTC_ExitInitMode+0x78>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4a19      	ldr	r2, [pc, #100]	; (8004230 <RTC_ExitInitMode+0x78>)
 80041ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ce:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80041d0:	4b17      	ldr	r3, [pc, #92]	; (8004230 <RTC_ExitInitMode+0x78>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10c      	bne.n	80041f6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f7ff ff93 	bl	8004108 <HAL_RTC_WaitForSynchro>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01e      	beq.n	8004226 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2203      	movs	r2, #3
 80041ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	73fb      	strb	r3, [r7, #15]
 80041f4:	e017      	b.n	8004226 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80041f6:	4b0e      	ldr	r3, [pc, #56]	; (8004230 <RTC_ExitInitMode+0x78>)
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	4a0d      	ldr	r2, [pc, #52]	; (8004230 <RTC_ExitInitMode+0x78>)
 80041fc:	f023 0320 	bic.w	r3, r3, #32
 8004200:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff ff80 	bl	8004108 <HAL_RTC_WaitForSynchro>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d005      	beq.n	800421a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2203      	movs	r2, #3
 8004212:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800421a:	4b05      	ldr	r3, [pc, #20]	; (8004230 <RTC_ExitInitMode+0x78>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	4a04      	ldr	r2, [pc, #16]	; (8004230 <RTC_ExitInitMode+0x78>)
 8004220:	f043 0320 	orr.w	r3, r3, #32
 8004224:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004226:	7bfb      	ldrb	r3, [r7, #15]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3710      	adds	r7, #16
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	40002800 	.word	0x40002800

08004234 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	4603      	mov	r3, r0
 800423c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004242:	79fb      	ldrb	r3, [r7, #7]
 8004244:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004246:	e005      	b.n	8004254 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	3301      	adds	r3, #1
 800424c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800424e:	7afb      	ldrb	r3, [r7, #11]
 8004250:	3b0a      	subs	r3, #10
 8004252:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004254:	7afb      	ldrb	r3, [r7, #11]
 8004256:	2b09      	cmp	r3, #9
 8004258:	d8f6      	bhi.n	8004248 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	b2db      	uxtb	r3, r3
 800425e:	011b      	lsls	r3, r3, #4
 8004260:	b2da      	uxtb	r2, r3
 8004262:	7afb      	ldrb	r3, [r7, #11]
 8004264:	4313      	orrs	r3, r2
 8004266:	b2db      	uxtb	r3, r3
}
 8004268:	4618      	mov	r0, r3
 800426a:	3714      	adds	r7, #20
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	091b      	lsrs	r3, r3, #4
 8004282:	b2db      	uxtb	r3, r3
 8004284:	461a      	mov	r2, r3
 8004286:	0092      	lsls	r2, r2, #2
 8004288:	4413      	add	r3, r2
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800428e:	79fb      	ldrb	r3, [r7, #7]
 8004290:	f003 030f 	and.w	r3, r3, #15
 8004294:	b2da      	uxtb	r2, r3
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	4413      	add	r3, r2
 800429a:	b2db      	uxtb	r3, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <__itoa>:
 80042a8:	1e93      	subs	r3, r2, #2
 80042aa:	2b22      	cmp	r3, #34	; 0x22
 80042ac:	b510      	push	{r4, lr}
 80042ae:	460c      	mov	r4, r1
 80042b0:	d904      	bls.n	80042bc <__itoa+0x14>
 80042b2:	2300      	movs	r3, #0
 80042b4:	700b      	strb	r3, [r1, #0]
 80042b6:	461c      	mov	r4, r3
 80042b8:	4620      	mov	r0, r4
 80042ba:	bd10      	pop	{r4, pc}
 80042bc:	2a0a      	cmp	r2, #10
 80042be:	d109      	bne.n	80042d4 <__itoa+0x2c>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	da07      	bge.n	80042d4 <__itoa+0x2c>
 80042c4:	232d      	movs	r3, #45	; 0x2d
 80042c6:	700b      	strb	r3, [r1, #0]
 80042c8:	4240      	negs	r0, r0
 80042ca:	2101      	movs	r1, #1
 80042cc:	4421      	add	r1, r4
 80042ce:	f000 f805 	bl	80042dc <__utoa>
 80042d2:	e7f1      	b.n	80042b8 <__itoa+0x10>
 80042d4:	2100      	movs	r1, #0
 80042d6:	e7f9      	b.n	80042cc <__itoa+0x24>

080042d8 <itoa>:
 80042d8:	f7ff bfe6 	b.w	80042a8 <__itoa>

080042dc <__utoa>:
 80042dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042de:	4c1f      	ldr	r4, [pc, #124]	; (800435c <__utoa+0x80>)
 80042e0:	b08b      	sub	sp, #44	; 0x2c
 80042e2:	4605      	mov	r5, r0
 80042e4:	460b      	mov	r3, r1
 80042e6:	466e      	mov	r6, sp
 80042e8:	f104 0c20 	add.w	ip, r4, #32
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	6861      	ldr	r1, [r4, #4]
 80042f0:	4637      	mov	r7, r6
 80042f2:	c703      	stmia	r7!, {r0, r1}
 80042f4:	3408      	adds	r4, #8
 80042f6:	4564      	cmp	r4, ip
 80042f8:	463e      	mov	r6, r7
 80042fa:	d1f7      	bne.n	80042ec <__utoa+0x10>
 80042fc:	7921      	ldrb	r1, [r4, #4]
 80042fe:	7139      	strb	r1, [r7, #4]
 8004300:	1e91      	subs	r1, r2, #2
 8004302:	6820      	ldr	r0, [r4, #0]
 8004304:	6038      	str	r0, [r7, #0]
 8004306:	2922      	cmp	r1, #34	; 0x22
 8004308:	f04f 0100 	mov.w	r1, #0
 800430c:	d904      	bls.n	8004318 <__utoa+0x3c>
 800430e:	7019      	strb	r1, [r3, #0]
 8004310:	460b      	mov	r3, r1
 8004312:	4618      	mov	r0, r3
 8004314:	b00b      	add	sp, #44	; 0x2c
 8004316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004318:	1e58      	subs	r0, r3, #1
 800431a:	4684      	mov	ip, r0
 800431c:	fbb5 f7f2 	udiv	r7, r5, r2
 8004320:	fb02 5617 	mls	r6, r2, r7, r5
 8004324:	3628      	adds	r6, #40	; 0x28
 8004326:	446e      	add	r6, sp
 8004328:	460c      	mov	r4, r1
 800432a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800432e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004332:	462e      	mov	r6, r5
 8004334:	42b2      	cmp	r2, r6
 8004336:	f101 0101 	add.w	r1, r1, #1
 800433a:	463d      	mov	r5, r7
 800433c:	d9ee      	bls.n	800431c <__utoa+0x40>
 800433e:	2200      	movs	r2, #0
 8004340:	545a      	strb	r2, [r3, r1]
 8004342:	1919      	adds	r1, r3, r4
 8004344:	1aa5      	subs	r5, r4, r2
 8004346:	42aa      	cmp	r2, r5
 8004348:	dae3      	bge.n	8004312 <__utoa+0x36>
 800434a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800434e:	780e      	ldrb	r6, [r1, #0]
 8004350:	7006      	strb	r6, [r0, #0]
 8004352:	3201      	adds	r2, #1
 8004354:	f801 5901 	strb.w	r5, [r1], #-1
 8004358:	e7f4      	b.n	8004344 <__utoa+0x68>
 800435a:	bf00      	nop
 800435c:	0800447c 	.word	0x0800447c

08004360 <memset>:
 8004360:	4402      	add	r2, r0
 8004362:	4603      	mov	r3, r0
 8004364:	4293      	cmp	r3, r2
 8004366:	d100      	bne.n	800436a <memset+0xa>
 8004368:	4770      	bx	lr
 800436a:	f803 1b01 	strb.w	r1, [r3], #1
 800436e:	e7f9      	b.n	8004364 <memset+0x4>

08004370 <__libc_init_array>:
 8004370:	b570      	push	{r4, r5, r6, lr}
 8004372:	4d0d      	ldr	r5, [pc, #52]	; (80043a8 <__libc_init_array+0x38>)
 8004374:	4c0d      	ldr	r4, [pc, #52]	; (80043ac <__libc_init_array+0x3c>)
 8004376:	1b64      	subs	r4, r4, r5
 8004378:	10a4      	asrs	r4, r4, #2
 800437a:	2600      	movs	r6, #0
 800437c:	42a6      	cmp	r6, r4
 800437e:	d109      	bne.n	8004394 <__libc_init_array+0x24>
 8004380:	4d0b      	ldr	r5, [pc, #44]	; (80043b0 <__libc_init_array+0x40>)
 8004382:	4c0c      	ldr	r4, [pc, #48]	; (80043b4 <__libc_init_array+0x44>)
 8004384:	f000 f818 	bl	80043b8 <_init>
 8004388:	1b64      	subs	r4, r4, r5
 800438a:	10a4      	asrs	r4, r4, #2
 800438c:	2600      	movs	r6, #0
 800438e:	42a6      	cmp	r6, r4
 8004390:	d105      	bne.n	800439e <__libc_init_array+0x2e>
 8004392:	bd70      	pop	{r4, r5, r6, pc}
 8004394:	f855 3b04 	ldr.w	r3, [r5], #4
 8004398:	4798      	blx	r3
 800439a:	3601      	adds	r6, #1
 800439c:	e7ee      	b.n	800437c <__libc_init_array+0xc>
 800439e:	f855 3b04 	ldr.w	r3, [r5], #4
 80043a2:	4798      	blx	r3
 80043a4:	3601      	adds	r6, #1
 80043a6:	e7f2      	b.n	800438e <__libc_init_array+0x1e>
 80043a8:	080044a4 	.word	0x080044a4
 80043ac:	080044a4 	.word	0x080044a4
 80043b0:	080044a4 	.word	0x080044a4
 80043b4:	080044a8 	.word	0x080044a8

080043b8 <_init>:
 80043b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ba:	bf00      	nop
 80043bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043be:	bc08      	pop	{r3}
 80043c0:	469e      	mov	lr, r3
 80043c2:	4770      	bx	lr

080043c4 <_fini>:
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	bf00      	nop
 80043c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ca:	bc08      	pop	{r3}
 80043cc:	469e      	mov	lr, r3
 80043ce:	4770      	bx	lr
