# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/ec67/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/02c8/hdl/verilog" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/1313/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/e2dd/hdl/verilog" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_processing_system7_0_0/sim/arm_processing_system7_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_xlconcat_0_0/sim/arm_xlconcat_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/sim/bd_6eb4.v" \

sv xil_defaultlib  --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/ec67/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/02c8/hdl/verilog" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/1313/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/e2dd/hdl/verilog" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_6eb4_s00a2s_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_6eb4_s01a2s_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_6eb4_m00s2a_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_6eb4_m00e_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_6eb4_m00arn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_6eb4_m00rn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_6eb4_m00awn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_6eb4_m00wn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_6eb4_m00bn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_6eb4_sawn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_6eb4_swn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_6eb4_sbn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_6eb4_s01mmu_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_6eb4_s01tr_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_6eb4_s01sic_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_6eb4_sarn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_6eb4_srn_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_6eb4_s00mmu_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_6eb4_s00tr_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_6eb4_s00sic_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_6eb4_arsw_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_6eb4_rsw_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_6eb4_awsw_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_6eb4_wsw_0.sv" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_6eb4_bsw_0.sv" \

verilog xil_defaultlib  --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/ec67/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/02c8/hdl/verilog" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/1313/hdl" --include "../../../../fhm.srcs/sources_1/bd/arm/ipshared/e2dd/hdl/verilog" --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_6eb4_one_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_smartconnect_0_0/sim/arm_smartconnect_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ipshared/e304/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v" \
"../../../../fhm.ip_user_files/bd/arm/ipshared/e304/hdl/axi_read_item_and_tid_v1_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_axi_read_item_and_tid_0_0/sim/arm_axi_read_item_and_tid_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ipshared/2e09/hdl/twutops_v1_0_M00_AXIS.v" \
"../../../../fhm.ip_user_files/bd/arm/ipshared/2e09/hdl/twutops_v1_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_twutops_0_0/sim/arm_twutops_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/sim/arm.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/sim/bd_01d2.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_0/sim/bd_01d2_ila_lib_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_1/bd_01d2_g_inst_0_gigantic_mux.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_1/sim/bd_01d2_g_inst_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_2/sim/bd_01d2_slot_0_aw_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_3/sim/bd_01d2_slot_0_w_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_4/sim/bd_01d2_slot_0_b_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_5/sim/bd_01d2_slot_0_ar_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_6/sim/bd_01d2_slot_0_r_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_7/sim/bd_01d2_slot_1_aw_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_8/sim/bd_01d2_slot_1_w_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_9/sim/bd_01d2_slot_1_b_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_10/sim/bd_01d2_slot_1_ar_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/bd_0/ip/ip_11/sim/bd_01d2_slot_1_r_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_system_ila_0_0/sim/arm_system_ila_0_0.v" \
"../../../../fhm.ip_user_files/bd/arm/ip/arm_auto_pc_0/sim/arm_auto_pc_0.v" \
"../../../../fhm.srcs/sources_1/bd/arm/hdl/arm_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
