
---------- Begin Simulation Statistics ----------
final_tick                               111835489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708616                       # Number of bytes of host memory used
host_op_rate                                   391827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.54                       # Real time elapsed on the host
host_tick_rate                              401506365                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111835                       # Number of seconds simulated
sim_ticks                                111835489000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.953559                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8063025                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8674251                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88902                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15820146                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287875                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           264117                       # Number of indirect misses.
system.cpu.branchPred.lookups                19660608                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050656                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          996                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.118355                       # CPI: cycles per instruction
system.cpu.discardedOps                        432617                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49085139                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083837                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5022052                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.894171                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111835489                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106813437                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         81877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       195964                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          556                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       392663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            592                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36347                       # Transaction distribution
system.membus.trans_dist::CleanEvict              238                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7351                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 127169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5224896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45292                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45292    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45292                       # Request fanout histogram
system.membus.respLayer1.occupancy          244858000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           227265000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            101008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       168450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95693                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       100228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       587507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                589364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20993536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21062464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37163                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2326208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099199                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231649     99.05%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2179      0.93%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     36      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          657463000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         587763999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2340999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               151140                       # number of demand (read+write) hits
system.l2.demand_hits::total                   151407                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 267                       # number of overall hits
system.l2.overall_hits::.cpu.data              151140                       # number of overall hits
system.l2.overall_hits::total                  151407                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44781                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45294                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             44781                       # number of overall misses
system.l2.overall_misses::total                 45294                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4660903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4710450000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49547000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4660903000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4710450000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           195921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               196701                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          195921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              196701                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.657692                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228567                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.657692                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228567                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96582.846004                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104082.155378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103997.218175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96582.846004                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104082.155378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103997.218175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36347                       # number of writebacks
system.l2.writebacks::total                     36347                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45292                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45292                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3765216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3804449000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3765216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3804449000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.656410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.228562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.656410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.228562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230258                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76626.953125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84082.536847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83998.255763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76626.953125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84082.536847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83998.255763                       # average overall mshr miss latency
system.l2.replacements                          37163                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              296                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          296                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             57752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57752                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3915547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3915547000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         95693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103200.943570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103200.943570                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3156727000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3156727000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83200.943570                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83200.943570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            780                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.657692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.657692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96582.846004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96582.846004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.656410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.656410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76626.953125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76626.953125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    745356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    745356000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       100228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108970.175439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108970.175439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6839                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    608489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    608489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88973.387922                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88973.387922                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7962.902079                       # Cycle average of tags in use
system.l2.tags.total_refs                      391026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.621453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.994226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.862216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7935.045637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    827439                       # Number of tag accesses
system.l2.tags.data_accesses                   827439                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2898688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2326208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2326208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           44780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            293002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25626212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25919214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       293002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           293002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20800267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20800267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20800267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           293002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25626212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46719481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002827010500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45292                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36347                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    627531250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1476306250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13862.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32612.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18432                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27104                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    144.809228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.294091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.317665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19946     55.31%     55.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11532     31.98%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2200      6.10%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          644      1.79%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          353      0.98%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          330      0.92%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      0.77%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          310      0.86%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          470      1.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36064                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.190196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.173555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.914931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2034     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.809804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.793003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              270     13.24%     13.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.20%     13.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1610     78.92%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      7.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2897152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2325248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2898688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2326208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111833283000                       # Total gap between requests
system.mem_ctrls.avgGap                    1369851.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2864384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2325248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293001.803747645812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25612477.985409446061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20791682.683123961091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12965250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1463341000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2581361576250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25322.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32678.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  71019934.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            125257020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66575685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157437000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92514060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8828074320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24498079590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22314866400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56082804075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.475914                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57763222000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3734380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50337887000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            132239940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             70287195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165776520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97138980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8828074320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25360913670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21588269280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56242699905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.905656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55863671250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3734380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  52237437750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26998893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26998893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26998893                       # number of overall hits
system.cpu.icache.overall_hits::total        26998893                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          780                       # number of overall misses
system.cpu.icache.overall_misses::total           780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59071000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59071000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59071000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59071000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26999673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26999673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26999673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26999673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75732.051282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75732.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75732.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75732.051282                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          780                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57511000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57511000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73732.051282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73732.051282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73732.051282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73732.051282                       # average overall mshr miss latency
system.cpu.icache.replacements                    297                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26998893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26998893                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59071000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59071000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26999673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26999673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75732.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75732.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73732.051282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73732.051282                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           482.037612                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26999673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34614.965385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.037612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.235370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.235370                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.235840                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27000453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27000453                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34853707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34853707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34856671                       # number of overall hits
system.cpu.dcache.overall_hits::total        34856671                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       276651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         276651                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       276816                       # number of overall misses
system.cpu.dcache.overall_misses::total        276816                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11401996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11401996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11401996000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11401996000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35130358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35130358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35133487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35133487                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007879                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41214.367561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41214.367561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41189.801168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41189.801168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       132103                       # number of writebacks
system.cpu.dcache.writebacks::total            132103                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        80891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        80891                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80891                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       195760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       195760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       195921                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       195921                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8559623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8559623000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8565016000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8565016000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43725.086841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43725.086841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43716.681724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43716.681724                       # average overall mshr miss latency
system.cpu.dcache.replacements                 195665                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20751021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20751021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       112351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3659247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3659247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20863372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20863372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32569.776860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32569.776860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3078087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3078087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30759.338463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30759.338463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14102686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14102686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       164300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       164300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7742749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7742749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47125.678637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47125.678637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        68610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        68610                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        95690                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        95690                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5481536000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5481536000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57284.313930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57284.313930                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5393000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5393000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33496.894410                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33496.894410                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.769256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35223812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            195921                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.785791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.769256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35500628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35500628                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111835489000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
