{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481493067006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481493067012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 16:51:06 2016 " "Processing started: Sun Dec 11 16:51:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481493067012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493067012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPS -c GPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPS -c GPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493067012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481493067457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481493067457 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "chip_freq_NCO.qsys " "Elaborating Qsys system entity \"chip_freq_NCO.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493076551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Loading src/chip_freq_NCO.qsys " "2016.12.11.16:51:20 Progress: Loading src/chip_freq_NCO.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Reading input file " "2016.12.11.16:51:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Adding nco_ii_0 \[altera_nco_ii 16.1\] " "2016.12.11.16:51:20 Progress: Adding nco_ii_0 \[altera_nco_ii 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Parameterizing module nco_ii_0 " "2016.12.11.16:51:20 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Building connections " "2016.12.11.16:51:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Parameterizing connections " "2016.12.11.16:51:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:20 Progress: Validating " "2016.12.11.16:51:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493080967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:21 Progress: Done reading input file " "2016.12.11.16:51:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493081756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chip_freq_NCO: Generating chip_freq_NCO \"chip_freq_NCO\" for QUARTUS_SYNTH " "Chip_freq_NCO: Generating chip_freq_NCO \"chip_freq_NCO\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493082525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"chip_freq_NCO\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"chip_freq_NCO\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493083638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Chip_freq_NCO: Done \"chip_freq_NCO\" with 2 modules, 15 files " "Chip_freq_NCO: Done \"chip_freq_NCO\" with 2 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493083677 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "chip_freq_NCO.qsys " "Finished elaborating Qsys system entity \"chip_freq_NCO.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493084385 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_cpu.qsys " "Elaborating Qsys system entity \"nios_cpu.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493084423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:28 Progress: Loading src/nios_cpu.qsys " "2016.12.11.16:51:28 Progress: Loading src/nios_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493088226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:28 Progress: Reading input file " "2016.12.11.16:51:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493088661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:28 Progress: Adding clk_50 \[clock_source 16.1\] " "2016.12.11.16:51:28 Progress: Adding clk_50 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493088745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module clk_50 " "2016.12.11.16:51:29 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\] " "2016.12.11.16:51:29 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module jtag_uart " "2016.12.11.16:51:29 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding led_green \[altera_avalon_pio 16.1\] " "2016.12.11.16:51:29 Progress: Adding led_green \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module led_green " "2016.12.11.16:51:29 Progress: Parameterizing module led_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding led_red \[altera_avalon_pio 16.1\] " "2016.12.11.16:51:29 Progress: Adding led_red \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module led_red " "2016.12.11.16:51:29 Progress: Parameterizing module led_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding nios_cpu \[altera_nios2_gen2 16.1\] " "2016.12.11.16:51:29 Progress: Adding nios_cpu \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module nios_cpu " "2016.12.11.16:51:29 Progress: Parameterizing module nios_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 16.1\] " "2016.12.11.16:51:29 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module onchip_memory " "2016.12.11.16:51:29 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding push_btns \[altera_avalon_pio 16.1\] " "2016.12.11.16:51:29 Progress: Adding push_btns \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module push_btns " "2016.12.11.16:51:29 Progress: Parameterizing module push_btns" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding switches \[altera_avalon_pio 16.1\] " "2016.12.11.16:51:29 Progress: Adding switches \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Parameterizing module switches " "2016.12.11.16:51:29 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:29 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.1\] " "2016.12.11.16:51:29 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493089925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:30 Progress: Parameterizing module sysid_qsys_0 " "2016.12.11.16:51:30 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493090268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:30 Progress: Building connections " "2016.12.11.16:51:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493090268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:30 Progress: Parameterizing connections " "2016.12.11.16:51:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493090321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:30 Progress: Validating " "2016.12.11.16:51:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493090323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.11.16:51:30 Progress: Done reading input file " "2016.12.11.16:51:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493090953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493091599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu.push_btns: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_cpu.push_btns: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493091600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_cpu.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493091600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_cpu.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493091600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios_cpu.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493091601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu: Generating nios_cpu \"nios_cpu\" for QUARTUS_SYNTH " "Nios_cpu: Generating nios_cpu \"nios_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493092258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_cpu_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_cpu_jtag_uart --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0001_jtag_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0001_jtag_uart_gen//nios_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_cpu_jtag_uart --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0001_jtag_uart_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0001_jtag_uart_gen//nios_cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_cpu_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_cpu_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios_cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios_cpu\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Starting RTL generation for module 'nios_cpu_led_green' " "Led_green: Starting RTL generation for module 'nios_cpu_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_led_green --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0002_led_green_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0002_led_green_gen//nios_cpu_led_green_component_configuration.pl  --do_build_sim=0  \] " "Led_green:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_led_green --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0002_led_green_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0002_led_green_gen//nios_cpu_led_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Done RTL generation for module 'nios_cpu_led_green' " "Led_green: Done RTL generation for module 'nios_cpu_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: \"nios_cpu\" instantiated altera_avalon_pio \"led_green\" " "Led_green: \"nios_cpu\" instantiated altera_avalon_pio \"led_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Starting RTL generation for module 'nios_cpu_led_red' " "Led_red: Starting RTL generation for module 'nios_cpu_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_led_red --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0003_led_red_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0003_led_red_gen//nios_cpu_led_red_component_configuration.pl  --do_build_sim=0  \] " "Led_red:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_led_red --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0003_led_red_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0003_led_red_gen//nios_cpu_led_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Done RTL generation for module 'nios_cpu_led_red' " "Led_red: Done RTL generation for module 'nios_cpu_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: \"nios_cpu\" instantiated altera_avalon_pio \"led_red\" " "Led_red: \"nios_cpu\" instantiated altera_avalon_pio \"led_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493096862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu: \"nios_cpu\" instantiated altera_nios2_gen2 \"nios_cpu\" " "Nios_cpu: \"nios_cpu\" instantiated altera_nios2_gen2 \"nios_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493097120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_cpu_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_cpu_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493097126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_cpu_onchip_memory --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0004_onchip_memory_gen//nios_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_cpu_onchip_memory --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0004_onchip_memory_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0004_onchip_memory_gen//nios_cpu_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493097126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_cpu_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_cpu_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios_cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios_cpu\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Push_btns: Starting RTL generation for module 'nios_cpu_push_btns' " "Push_btns: Starting RTL generation for module 'nios_cpu_push_btns'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Push_btns:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_push_btns --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0005_push_btns_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0005_push_btns_gen//nios_cpu_push_btns_component_configuration.pl  --do_build_sim=0  \] " "Push_btns:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_push_btns --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0005_push_btns_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0005_push_btns_gen//nios_cpu_push_btns_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Push_btns: Done RTL generation for module 'nios_cpu_push_btns' " "Push_btns: Done RTL generation for module 'nios_cpu_push_btns'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Push_btns: \"nios_cpu\" instantiated altera_avalon_pio \"push_btns\" " "Push_btns: \"nios_cpu\" instantiated altera_avalon_pio \"push_btns\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios_cpu_switches' " "Switches: Starting RTL generation for module 'nios_cpu_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_switches --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0006_switches_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0006_switches_gen//nios_cpu_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/16.1/quartus/bin64/perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_cpu_switches --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0006_switches_gen/ --quartus_dir=C:/intelfpga/16.1/quartus --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0006_switches_gen//nios_cpu_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios_cpu_switches' " "Switches: Done RTL generation for module 'nios_cpu_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios_cpu\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios_cpu\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios_cpu\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios_cpu\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493098409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493100321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493100470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493100619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493100779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493100923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493101072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493101225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493101374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493102765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493102786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493102797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_cpu_nios_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_cpu_nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493102820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_nios_cpu_cpu --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0010_cpu_gen//nios_cpu_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/16.1/quartus/bin64//perl/lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/16.1/quartus/sopc_builder/bin -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_nios_cpu_cpu --dir=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA/16.1/quartus/bin64/ --verilog --config=C:/Users/Josh/AppData/Local/Temp/alt7146_6259650036585607842.dir/0010_cpu_gen//nios_cpu_nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493102821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:43 (*) Starting Nios II generation " "Cpu: # 2016.12.11 16:51:43 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:43 (*)   Checking for plaintext license. " "Cpu: # 2016.12.11 16:51:43 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:43 (*)   Plaintext license not found. " "Cpu: # 2016.12.11 16:51:43 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:43 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.12.11 16:51:43 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.12.11 16:51:44 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.12.11 16:51:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)   Creating all objects for CPU " "Cpu: # 2016.12.11 16:51:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)     Testbench " "Cpu: # 2016.12.11 16:51:44 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)     Instruction decoding " "Cpu: # 2016.12.11 16:51:44 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)       Instruction fields " "Cpu: # 2016.12.11 16:51:44 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:44 (*)       Instruction decodes " "Cpu: # 2016.12.11 16:51:44 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:45 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.12.11 16:51:45 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:45 (*)       Instruction controls " "Cpu: # 2016.12.11 16:51:45 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:45 (*)     Pipeline frontend " "Cpu: # 2016.12.11 16:51:45 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:45 (*)     Pipeline backend " "Cpu: # 2016.12.11 16:51:45 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:47 (*)   Generating RTL from CPU objects " "Cpu: # 2016.12.11 16:51:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:49 (*)   Creating encrypted RTL " "Cpu: # 2016.12.11 16:51:49 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.11 16:51:50 (*) Done Nios II generation " "Cpu: # 2016.12.11 16:51:50 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_cpu_nios_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_cpu_nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_cpu_data_master_translator\" " "Nios_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_cpu_data_master_agent\" " "Nios_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios_cpu_data_master_limiter\" " "Nios_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios_cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_cpu: Done \"nios_cpu\" with 33 modules, 53 files " "Nios_cpu: Done \"nios_cpu\" with 33 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493110792 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_cpu.qsys " "Finished elaborating Qsys system entity \"nios_cpu.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493111768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_freq_nco/synthesis/chip_freq_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file chip_freq_nco/synthesis/chip_freq_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_freq_NCO " "Found entity 1: chip_freq_NCO" {  } { { "chip_freq_NCO/synthesis/chip_freq_NCO.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/chip_freq_NCO/synthesis/chip_freq_NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gps.v 1 1 " "Found 1 design units, including 1 entities, in source file gps.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPS " "Found entity 1: GPS" {  } { { "GPS.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/GPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gps_mag_in.v 1 1 " "Found 1 design units, including 1 entities, in source file gps_mag_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 gps_mag_in " "Found entity 1: gps_mag_in" {  } { { "gps_mag_in.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/gps_mag_in.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gps_sign_in.v 1 1 " "Found 1 design units, including 1 entities, in source file gps_sign_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 gps_sign_in " "Found entity 1: gps_sign_in" {  } { { "gps_sign_in.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/gps_sign_in.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cacode.v 1 1 " "Found 1 design units, including 1 entities, in source file cacode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CACODE " "Found entity 1: CACODE" {  } { { "cacode.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/cacode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/chip_freq_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/chip_freq_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_freq_NCO " "Found entity 1: chip_freq_NCO" {  } { { "db/ip/chip_freq_nco/chip_freq_nco.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/chip_freq_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493111910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493111910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/chip_freq_nco/submodules/asj_altqmcpipe.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "db/ip/chip_freq_nco/submodules/asj_dxx.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "db/ip/chip_freq_nco/submodules/asj_dxx_g.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "db/ip/chip_freq_nco/submodules/asj_gal.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "db/ip/chip_freq_nco/submodules/asj_nco_apr_dxx.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/chip_freq_nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/chip_freq_nco/submodules/asj_nco_isdr.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "db/ip/chip_freq_nco/submodules/asj_nco_mob_rw.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/chip_freq_nco/submodules/chip_freq_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/chip_freq_nco/submodules/chip_freq_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip_freq_NCO_nco_ii_0 " "Found entity 1: chip_freq_NCO_nco_ii_0" {  } { { "db/ip/chip_freq_nco/submodules/chip_freq_nco_nco_ii_0.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/chip_freq_nco/submodules/chip_freq_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "db/ip/nios_cpu/nios_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/nios_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112824 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112831 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_cpu/submodules/altera_reset_controller.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112846 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_scfifo_w" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112846 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112846 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_scfifo_r" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112846 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart " "Found entity 5: nios_cpu_jtag_uart" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_led_green " "Found entity 1: nios_cpu_led_green" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_led_green.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_led_red " "Found entity 1: nios_cpu_led_red" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_led_red.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112869 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112871 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112873 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481493112874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112875 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_004 " "Found entity 2: nios_cpu_mm_interconnect_0_router_004" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu " "Found entity 1: nios_cpu_nios_cpu" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493112882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493112882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_ic_data_module " "Found entity 1: nios_cpu_nios_cpu_cpu_ic_data_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios_cpu_cpu_ic_tag_module " "Found entity 2: nios_cpu_nios_cpu_cpu_ic_tag_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios_cpu_cpu_bht_module " "Found entity 3: nios_cpu_nios_cpu_cpu_bht_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios_cpu_cpu_register_bank_a_module " "Found entity 4: nios_cpu_nios_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios_cpu_cpu_register_bank_b_module " "Found entity 5: nios_cpu_nios_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios_cpu_cpu_dc_tag_module " "Found entity 6: nios_cpu_nios_cpu_cpu_dc_tag_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios_cpu_cpu_dc_data_module " "Found entity 7: nios_cpu_nios_cpu_cpu_dc_data_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios_cpu_cpu_dc_victim_module " "Found entity 8: nios_cpu_nios_cpu_cpu_dc_victim_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_cpu_nios_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios_cpu_cpu_nios2_oci_break " "Found entity 10: nios_cpu_nios_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_cpu_nios_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios_cpu_nios_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios_cpu_nios_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios_cpu_nios_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios_cpu_nios_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios_cpu_nios_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios_cpu_cpu_nios2_oci_pib " "Found entity 20: nios_cpu_nios_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios_cpu_cpu_nios2_oci_im " "Found entity 21: nios_cpu_nios_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_cpu_nios_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios_cpu_nios_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_cpu_nios_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios_cpu_nios_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_cpu_nios_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios_cpu_nios_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_cpu_nios_cpu_cpu_nios2_ocimem " "Found entity 25: nios_cpu_nios_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_cpu_nios_cpu_cpu_nios2_oci " "Found entity 26: nios_cpu_nios_cpu_cpu_nios2_oci" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_cpu_nios_cpu_cpu " "Found entity 27: nios_cpu_nios_cpu_cpu" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_tck.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_mult_cell " "Found entity 1: nios_cpu_nios_cpu_cpu_mult_cell" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios_cpu_cpu_test_bench " "Found entity 1: nios_cpu_nios_cpu_cpu_test_bench" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_test_bench.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_onchip_memory " "Found entity 1: nios_cpu_onchip_memory" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_push_btns.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_push_btns.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_push_btns " "Found entity 1: nios_cpu_push_btns" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_push_btns.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_push_btns.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_switches " "Found entity 1: nios_cpu_switches" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_switches.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_cpu/submodules/nios_cpu_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_cpu/submodules/nios_cpu_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_sysid_qsys_0 " "Found entity 1: nios_cpu_sysid_qsys_0" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_sysid_qsys_0.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493113759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493113759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GPS " "Elaborating entity \"GPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481493113953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:u0 " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:u0\"" {  } { { "GPS.v" "u0" { Text "C:/school/ec601GPSproject/sw/fpga/src/GPS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493113970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart " "Elaborating entity \"nios_cpu_jtag_uart\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "jtag_uart" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493113974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_w nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_w\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_w" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493113976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "wfifo" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114164 ""}  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481493114164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/scfifo_dv21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f411 " "Found entity 1: a_dpfifo_f411" {  } { { "db/a_dpfifo_f411.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_dpfifo_f411.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f411 nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo " "Elaborating entity \"a_dpfifo_f411\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/scfifo_dv21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_f411.tdf" "fifo_state" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_dpfifo_f411.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw " "Elaborating entity \"cntr_7s7\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmo1 " "Found entity 1: altsyncram_hmo1" {  } { { "db/altsyncram_hmo1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_hmo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmo1 nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram " "Elaborating entity \"altsyncram_hmo1\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram\"" {  } { { "db/a_dpfifo_f411.tdf" "FIFOram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_dpfifo_f411.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493114365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493114365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_w:the_nios_cpu_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f411.tdf" "rd_ptr_count" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/a_dpfifo_f411.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_scfifo_r nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r " "Elaborating entity \"nios_cpu_jtag_uart_scfifo_r\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|nios_cpu_jtag_uart_scfifo_r:the_nios_cpu_jtag_uart_scfifo_r\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "the_nios_cpu_jtag_uart_scfifo_r" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "nios_cpu_jtag_uart_alt_jtag_atlantic" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493114697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493114697 ""}  } { { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481493114697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115203 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_cpu:u0\|nios_cpu_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_cpu_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_led_green nios_cpu:u0\|nios_cpu_led_green:led_green " "Elaborating entity \"nios_cpu_led_green\" for hierarchy \"nios_cpu:u0\|nios_cpu_led_green:led_green\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "led_green" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_led_red nios_cpu:u0\|nios_cpu_led_red:led_red " "Elaborating entity \"nios_cpu_led_red\" for hierarchy \"nios_cpu:u0\|nios_cpu_led_red:led_red\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "led_red" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu " "Elaborating entity \"nios_cpu_nios_cpu\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "nios_cpu" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu " "Elaborating entity \"nios_cpu_nios_cpu_cpu\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v" "cpu" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_test_bench nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_test_bench:the_nios_cpu_nios_cpu_cpu_test_bench " "Elaborating entity \"nios_cpu_nios_cpu_cpu_test_bench\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_test_bench:the_nios_cpu_nios_cpu_cpu_test_bench\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_test_bench" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_ic_data_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data " "Elaborating entity \"nios_cpu_nios_cpu_cpu_ic_data_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_ic_data" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nd1 " "Found entity 1: altsyncram_6nd1" {  } { { "db/altsyncram_6nd1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_6nd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493115597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493115597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nd1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_6nd1:auto_generated " "Elaborating entity \"altsyncram_6nd1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_data_module:nios_cpu_nios_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_6nd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_ic_tag_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag " "Elaborating entity \"nios_cpu_nios_cpu_cpu_ic_tag_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_ic_tag" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ed1 " "Found entity 1: altsyncram_7ed1" {  } { { "db/altsyncram_7ed1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_7ed1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493115714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493115714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ed1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ed1:auto_generated " "Elaborating entity \"altsyncram_7ed1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_ic_tag_module:nios_cpu_nios_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_bht_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht " "Elaborating entity \"nios_cpu_nios_cpu_cpu_bht_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_bht" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bd1 " "Found entity 1: altsyncram_3bd1" {  } { { "db/altsyncram_3bd1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_3bd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493115821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493115821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bd1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_3bd1:auto_generated " "Elaborating entity \"altsyncram_3bd1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_bht_module:nios_cpu_nios_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_3bd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_register_bank_a_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a " "Elaborating entity \"nios_cpu_nios_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_register_bank_a" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mc1 " "Found entity 1: altsyncram_9mc1" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_9mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493115939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493115939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mc1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9mc1:auto_generated " "Elaborating entity \"altsyncram_9mc1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_a_module:nios_cpu_nios_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_register_bank_b_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_b_module:nios_cpu_nios_cpu_cpu_register_bank_b " "Elaborating entity \"nios_cpu_nios_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_register_bank_b_module:nios_cpu_nios_cpu_cpu_register_bank_b\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_register_bank_b" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493115998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_mult_cell nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell " "Elaborating entity \"nios_cpu_nios_cpu_cpu_mult_cell\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_mult_cell" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_jsp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_jsp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_jsp2 " "Found entity 1: altera_mult_add_jsp2" {  } { { "db/altera_mult_add_jsp2.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altera_mult_add_jsp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493116078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493116078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_jsp2 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated " "Elaborating entity \"altera_mult_add_jsp2\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_jsp2.v" "altera_mult_add_rtl1" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altera_mult_add_jsp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_dc_tag_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag " "Elaborating entity \"nios_cpu_nios_cpu_cpu_dc_tag_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_dc_tag" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmc1 " "Found entity 1: altsyncram_fmc1" {  } { { "db/altsyncram_fmc1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_fmc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493116926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493116926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmc1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fmc1:auto_generated " "Elaborating entity \"altsyncram_fmc1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_tag_module:nios_cpu_nios_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fmc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_dc_data_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data " "Elaborating entity \"nios_cpu_nios_cpu_cpu_dc_data_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_dc_data" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493116992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehf1 " "Found entity 1: altsyncram_ehf1" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_ehf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493117040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493117040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehf1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ehf1:auto_generated " "Elaborating entity \"altsyncram_ehf1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_data_module:nios_cpu_nios_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ehf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_dc_victim_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim " "Elaborating entity \"nios_cpu_nios_cpu_cpu_dc_victim_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_dc_victim" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7d1 " "Found entity 1: altsyncram_l7d1" {  } { { "db/altsyncram_l7d1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_l7d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493117153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493117153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7d1 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_l7d1:auto_generated " "Elaborating entity \"altsyncram_l7d1\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_dc_victim_module:nios_cpu_nios_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_l7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_debug nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_nios_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_nios_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_debug" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_debug:the_nios_cpu_nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_break nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_break:the_nios_cpu_nios_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_break:the_nios_cpu_nios_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_break" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_xbrk nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_xbrk:the_nios_cpu_nios_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_xbrk:the_nios_cpu_nios_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_xbrk" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_dbrk nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dbrk:the_nios_cpu_nios_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dbrk:the_nios_cpu_nios_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_dbrk" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_itrace nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_itrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_itrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_dtrace nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dtrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dtrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_dtrace" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_td_mode nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dtrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_dtrace\|nios_cpu_nios_cpu_cpu_nios2_oci_td_mode:nios_cpu_nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_dtrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_dtrace\|nios_cpu_nios_cpu_cpu_nios2_oci_td_mode:nios_cpu_nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_fifo nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo\|nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_pib nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_pib:the_nios_cpu_nios_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_pib:the_nios_cpu_nios_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_pib" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493117944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_oci_im nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_im:the_nios_cpu_nios_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_oci_im:the_nios_cpu_nios_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_im" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_avalon_reg nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_avalon_reg:the_nios_cpu_nios_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_avalon_reg:the_nios_cpu_nios_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_avalon_reg" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_nios2_ocimem nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_ocimem" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_ociram_sp_ram_module nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_nios_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "nios_cpu_nios_cpu_cpu_ociram_sp_ram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g71 " "Found entity 1: altsyncram_4g71" {  } { { "db/altsyncram_4g71.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_4g71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493118243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493118243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g71 nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated " "Elaborating entity \"altsyncram_4g71\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_nios2_ocimem:the_nios_cpu_nios_cpu_cpu_nios2_ocimem\|nios_cpu_nios_cpu_cpu_ociram_sp_ram_module:nios_cpu_nios_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_debug_slave_wrapper nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_cpu_nios_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_debug_slave_tck nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_nios_cpu_cpu_debug_slave_tck:the_nios_cpu_nios_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_cpu_nios_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_nios_cpu_cpu_debug_slave_tck:the_nios_cpu_nios_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios_cpu_cpu_debug_slave_tck" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios_cpu_cpu_debug_slave_sysclk nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_nios_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_cpu_nios_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|nios_cpu_nios_cpu_cpu_debug_slave_sysclk:the_nios_cpu_nios_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios_cpu_cpu_debug_slave_sysclk" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" "nios_cpu_nios_cpu_cpu_debug_slave_phy" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci\|nios_cpu_nios_cpu_cpu_debug_slave_wrapper:the_nios_cpu_nios_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_onchip_memory nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory " "Elaborating entity \"nios_cpu_onchip_memory\" for hierarchy \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "onchip_memory" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" "the_altsyncram" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_cpu_onchip_memory.hex " "Parameter \"init_file\" = \"nios_cpu_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493118673 ""}  } { { "db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481493118673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79h1 " "Found entity 1: altsyncram_79h1" {  } { { "db/altsyncram_79h1.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_79h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493118748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493118748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79h1 nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated " "Elaborating entity \"altsyncram_79h1\" for hierarchy \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k0b " "Found entity 1: decode_k0b" {  } { { "db/decode_k0b.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/decode_k0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493118796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493118796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k0b nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\|decode_k0b:decode3 " "Elaborating entity \"decode_k0b\" for hierarchy \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\|decode_k0b:decode3\"" {  } { { "db/altsyncram_79h1.tdf" "decode3" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_79h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hsb " "Found entity 1: mux_hsb" {  } { { "db/mux_hsb.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/mux_hsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493118845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493118845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hsb nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\|mux_hsb:mux2 " "Elaborating entity \"mux_hsb\" for hierarchy \"nios_cpu:u0\|nios_cpu_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\|mux_hsb:mux2\"" {  } { { "db/altsyncram_79h1.tdf" "mux2" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/altsyncram_79h1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493118846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_push_btns nios_cpu:u0\|nios_cpu_push_btns:push_btns " "Elaborating entity \"nios_cpu_push_btns\" for hierarchy \"nios_cpu:u0\|nios_cpu_push_btns:push_btns\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "push_btns" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_switches nios_cpu:u0\|nios_cpu_switches:switches " "Elaborating entity \"nios_cpu_switches\" for hierarchy \"nios_cpu:u0\|nios_cpu_switches:switches\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "switches" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_sysid_qsys_0 nios_cpu:u0\|nios_cpu_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_cpu_sysid_qsys_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "sysid_qsys_0" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "mm_interconnect_0" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_data_master_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_data_master_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_cpu_instruction_master_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_instruction_master_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_cpu_debug_mem_slave_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_debug_mem_slave_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_green_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_green_s1_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "led_green_s1_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_data_master_agent\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_data_master_agent" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_cpu_instruction_master_agent\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_instruction_master_agent" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router " "Elaborating entity \"nios_cpu_mm_interconnect_0_router\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "router" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "router_001" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "router_002" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_004 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_004\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "router_004" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_004_default_decode nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\|nios_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_004:router_004\|nios_cpu_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios_cpu_data_master_limiter\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "nios_cpu_data_master_limiter" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux_002 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux_002 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux_001 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0.v" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:u0\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_irq_mapper nios_cpu:u0\|nios_cpu_irq_mapper:irq_mapper " "Elaborating entity \"nios_cpu_irq_mapper\" for hierarchy \"nios_cpu:u0\|nios_cpu_irq_mapper:irq_mapper\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "irq_mapper" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "rst_controller" { Text "C:/school/ec601GPSproject/sw/fpga/src/nios_cpu/synthesis/nios_cpu.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios_cpu/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios_cpu/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493119245 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1481493120431 "|GPS|nios_cpu:u0|nios_cpu_nios_cpu:nios_cpu|nios_cpu_nios_cpu_cpu:cpu|nios_cpu_nios_cpu_cpu_nios2_oci:the_nios_cpu_nios_cpu_cpu_nios2_oci|nios_cpu_nios_cpu_cpu_nios2_oci_itrace:the_nios_cpu_nios_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481493121419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.12.11.16:52:05 Progress: Loading sldfeae01cd/alt_sld_fab_wrapper_hw.tcl " "2016.12.11.16:52:05 Progress: Loading sldfeae01cd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493125264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493127646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493127881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493129685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493129857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493130033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493130232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493130247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493130256 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481493130966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfeae01cd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfeae01cd/alt_sld_fab.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131696 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/sldfeae01cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493131817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493131817 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481493137403 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481493137403 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481493137403 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481493137403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493137519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137519 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481493137519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dt01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dt01 " "Found entity 1: mult_dt01" {  } { { "db/mult_dt01.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/mult_dt01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493137563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493137563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493137628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_cpu:u0\|nios_cpu_nios_cpu:nios_cpu\|nios_cpu_nios_cpu_cpu:cpu\|nios_cpu_nios_cpu_cpu_mult_cell:the_nios_cpu_nios_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481493137628 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481493137628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d411 " "Found entity 1: mult_d411" {  } { { "db/mult_d411.tdf" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/mult_d411.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481493137671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493137671 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "NCO Compiler " "\"NCO Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1481493139090 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1481493139090 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1481493139090 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1481493139141 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1481493139141 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1481493139141 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1481493139141 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1481493139141 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481493139159 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 7641 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_jtag_uart.v" 398 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 4044 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 5902 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 7650 -1 0 } } { "db/ip/nios_cpu/submodules/altera_reset_synchronizer.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" "" { Text "C:/school/ec601GPSproject/sw/fpga/src/db/ip/nios_cpu/submodules/nios_cpu_nios_cpu_cpu.v" 5821 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1481493139336 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1481493139336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493141479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481493145361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493145729 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1481493146300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1481493146300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493146577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "chip_freq_NCO 19 " "Ignored 19 assignments for entity \"chip_freq_NCO\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1481493147208 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "chip_freq_NCO_nco_ii_0 32 " "Ignored 32 assignments for entity \"chip_freq_NCO_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1481493147208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/school/ec601GPSproject/sw/fpga/src/output_files/GPS.map.smsg " "Generated suppressed messages file C:/school/ec601GPSproject/sw/fpga/src/output_files/GPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493147736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481493149726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481493149726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4724 " "Implemented 4724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481493150329 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481493150329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4203 " "Implemented 4203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481493150329 ""} { "Info" "ICUT_CUT_TM_RAMS" "461 " "Implemented 461 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481493150329 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1481493150329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481493150329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "912 " "Peak virtual memory: 912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481493150397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 16:52:30 2016 " "Processing ended: Sun Dec 11 16:52:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481493150397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481493150397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:34 " "Total CPU time (on all processors): 00:02:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481493150397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481493150397 ""}
