
ECU_DTC_Manager.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7f4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  0800c9d4  0800c9d4  0000d9d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cba8  0800cba8  0000e010  2**0
                  CONTENTS
  4 .ARM          00000008  0800cba8  0800cba8  0000dba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbb0  0800cbb0  0000e010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbb0  0800cbb0  0000dbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbb4  0800cbb4  0000dbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800cbb8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004eb4  20000010  0800cbc8  0000e010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ec4  0800cbc8  0000eec4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc57  00000000  00000000  0000e040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040ba  00000000  00000000  0002ac97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001788  00000000  00000000  0002ed58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001269  00000000  00000000  000304e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025355  00000000  00000000  00031749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d07e  00000000  00000000  00056a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2815  00000000  00000000  00073b1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156331  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006270  00000000  00000000  00156374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0015c5e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000010 	.word	0x20000010
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c9bc 	.word	0x0800c9bc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000014 	.word	0x20000014
 800021c:	0800c9bc 	.word	0x0800c9bc

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <EEPROM_CS_LOW>:
#include "eeprom_25lc256.h"

extern SPI_HandleTypeDef hspi1;
osSemaphoreId_t spi_dma_semaphore;

static void EEPROM_CS_LOW(void) {
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EEPROM_CS_PORT, EEPROM_CS_PIN, GPIO_PIN_RESET);
 8000550:	2200      	movs	r2, #0
 8000552:	2101      	movs	r1, #1
 8000554:	4802      	ldr	r0, [pc, #8]	@ (8000560 <EEPROM_CS_LOW+0x14>)
 8000556:	f003 fb85 	bl	8003c64 <HAL_GPIO_WritePin>
}
 800055a:	bf00      	nop
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	40020400 	.word	0x40020400

08000564 <EEPROM_CS_HIGH>:

static void EEPROM_CS_HIGH(void) {
 8000564:	b580      	push	{r7, lr}
 8000566:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EEPROM_CS_PORT, EEPROM_CS_PIN, GPIO_PIN_SET);
 8000568:	2201      	movs	r2, #1
 800056a:	2101      	movs	r1, #1
 800056c:	4802      	ldr	r0, [pc, #8]	@ (8000578 <EEPROM_CS_HIGH+0x14>)
 800056e:	f003 fb79 	bl	8003c64 <HAL_GPIO_WritePin>
}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40020400 	.word	0x40020400

0800057c <EEPROM_WriteEnable>:

/* EEPROM에 데이터를 쓰기 전에 
 * 쓰기 활성화 명령을 전송해야 한다. 
 */
static void EEPROM_WriteEnable(void) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
    uint8_t cmd = EEPROM_CMD_WREN;
 8000582:	2306      	movs	r3, #6
 8000584:	71fb      	strb	r3, [r7, #7]
    EEPROM_CS_LOW();
 8000586:	f7ff ffe1 	bl	800054c <EEPROM_CS_LOW>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 800058a:	1df9      	adds	r1, r7, #7
 800058c:	2364      	movs	r3, #100	@ 0x64
 800058e:	2201      	movs	r2, #1
 8000590:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <EEPROM_WriteEnable+0x28>)
 8000592:	f006 fb4e 	bl	8006c32 <HAL_SPI_Transmit>
    EEPROM_CS_HIGH();
 8000596:	f7ff ffe5 	bl	8000564 <EEPROM_CS_HIGH>
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	200002c8 	.word	0x200002c8

080005a8 <EEPROM_WaitForWriteInProgress>:
/* 
 * EEPROM에 데이터 저장 시간을 고려하여
 * EEPROM의 상태 레지스터를 계속 확인하고
 * 내부 쓰기 작업이 끝나면 다음 명령을 보내기 위함
 */
static void EEPROM_WaitForWriteInProgress(void) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
    uint8_t cmd = EEPROM_CMD_RDSR;
 80005ae:	2305      	movs	r3, #5
 80005b0:	71fb      	strb	r3, [r7, #7]
    uint8_t status;
    EEPROM_CS_LOW();
 80005b2:	f7ff ffcb 	bl	800054c <EEPROM_CS_LOW>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 80005b6:	1df9      	adds	r1, r7, #7
 80005b8:	2364      	movs	r3, #100	@ 0x64
 80005ba:	2201      	movs	r2, #1
 80005bc:	4809      	ldr	r0, [pc, #36]	@ (80005e4 <EEPROM_WaitForWriteInProgress+0x3c>)
 80005be:	f006 fb38 	bl	8006c32 <HAL_SPI_Transmit>
    do {
        HAL_SPI_Receive(&hspi1, &status, 1, 100);
 80005c2:	1db9      	adds	r1, r7, #6
 80005c4:	2364      	movs	r3, #100	@ 0x64
 80005c6:	2201      	movs	r2, #1
 80005c8:	4806      	ldr	r0, [pc, #24]	@ (80005e4 <EEPROM_WaitForWriteInProgress+0x3c>)
 80005ca:	f006 fc6e 	bl	8006eaa <HAL_SPI_Receive>
    } while (status & 0x01); // 상태 레지스터의 WIP(Write-In-Progress) 비트가 0이 될 때까지 대기
 80005ce:	79bb      	ldrb	r3, [r7, #6]
 80005d0:	f003 0301 	and.w	r3, r3, #1
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d1f4      	bne.n	80005c2 <EEPROM_WaitForWriteInProgress+0x1a>
    EEPROM_CS_HIGH();
 80005d8:	f7ff ffc4 	bl	8000564 <EEPROM_CS_HIGH>
}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	200002c8 	.word	0x200002c8

080005e8 <EEPROM_Init>:

void EEPROM_Init(void) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
    // 바이너리 세마포어 생성
    // DMA 콜백 함수에서 Release
    spi_dma_semaphore = osSemaphoreNew(1, 0, NULL);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	2001      	movs	r0, #1
 80005f2:	f008 fdd2 	bl	800919a <osSemaphoreNew>
 80005f6:	4603      	mov	r3, r0
 80005f8:	4a04      	ldr	r2, [pc, #16]	@ (800060c <EEPROM_Init+0x24>)
 80005fa:	6013      	str	r3, [r2, #0]
    if (spi_dma_semaphore == NULL) {
 80005fc:	4b03      	ldr	r3, [pc, #12]	@ (800060c <EEPROM_Init+0x24>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d101      	bne.n	8000608 <EEPROM_Init+0x20>
        Error_Handler();
 8000604:	f000 fc0e 	bl	8000e24 <Error_Handler>
    }
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	2000002c 	.word	0x2000002c

08000610 <EEPROM_Write_DTC>:

HAL_StatusTypeDef EEPROM_Write_DTC(uint16_t address, uint8_t* pData, uint16_t size) {
 8000610:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000614:	b085      	sub	sp, #20
 8000616:	af00      	add	r7, sp, #0
 8000618:	4603      	mov	r3, r0
 800061a:	6039      	str	r1, [r7, #0]
 800061c:	80fb      	strh	r3, [r7, #6]
 800061e:	4613      	mov	r3, r2
 8000620:	80bb      	strh	r3, [r7, #4]
 8000622:	466b      	mov	r3, sp
 8000624:	461e      	mov	r6, r3
    EEPROM_WaitForWriteInProgress();
 8000626:	f7ff ffbf 	bl	80005a8 <EEPROM_WaitForWriteInProgress>
    EEPROM_WriteEnable();
 800062a:	f7ff ffa7 	bl	800057c <EEPROM_WriteEnable>

    uint8_t tx_buffer[size + 3];          // 명령어(1) + 데이터 저장할 주소(2) + 데이터(size) 저장
 800062e:	88bb      	ldrh	r3, [r7, #4]
 8000630:	1cd9      	adds	r1, r3, #3
 8000632:	1e4b      	subs	r3, r1, #1
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	460a      	mov	r2, r1
 8000638:	2300      	movs	r3, #0
 800063a:	4690      	mov	r8, r2
 800063c:	4699      	mov	r9, r3
 800063e:	f04f 0200 	mov.w	r2, #0
 8000642:	f04f 0300 	mov.w	r3, #0
 8000646:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800064a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800064e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000652:	460a      	mov	r2, r1
 8000654:	2300      	movs	r3, #0
 8000656:	4614      	mov	r4, r2
 8000658:	461d      	mov	r5, r3
 800065a:	f04f 0200 	mov.w	r2, #0
 800065e:	f04f 0300 	mov.w	r3, #0
 8000662:	00eb      	lsls	r3, r5, #3
 8000664:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000668:	00e2      	lsls	r2, r4, #3
 800066a:	460b      	mov	r3, r1
 800066c:	3307      	adds	r3, #7
 800066e:	08db      	lsrs	r3, r3, #3
 8000670:	00db      	lsls	r3, r3, #3
 8000672:	ebad 0d03 	sub.w	sp, sp, r3
 8000676:	466b      	mov	r3, sp
 8000678:	3300      	adds	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
    tx_buffer[0] = EEPROM_CMD_WRITE;
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	2202      	movs	r2, #2
 8000680:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = (address >> 8) & 0xFF; // 주소 상위 바이트
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	0a1b      	lsrs	r3, r3, #8
 8000686:	b29b      	uxth	r3, r3
 8000688:	b2da      	uxtb	r2, r3
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = address & 0xFF;        // 주소 하위 바이트
 800068e:	88fb      	ldrh	r3, [r7, #6]
 8000690:	b2da      	uxtb	r2, r3
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	709a      	strb	r2, [r3, #2]
    memcpy(&tx_buffer[3], pData, size);
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	3303      	adds	r3, #3
 800069a:	88ba      	ldrh	r2, [r7, #4]
 800069c:	6839      	ldr	r1, [r7, #0]
 800069e:	4618      	mov	r0, r3
 80006a0:	f00c f97e 	bl	800c9a0 <memcpy>

    EEPROM_CS_LOW();
 80006a4:	f7ff ff52 	bl	800054c <EEPROM_CS_LOW>
    if (HAL_SPI_Transmit_DMA(&hspi1, tx_buffer, size + 3) != HAL_OK) {
 80006a8:	88bb      	ldrh	r3, [r7, #4]
 80006aa:	3303      	adds	r3, #3
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	68b9      	ldr	r1, [r7, #8]
 80006b2:	4810      	ldr	r0, [pc, #64]	@ (80006f4 <EEPROM_Write_DTC+0xe4>)
 80006b4:	f006 feac 	bl	8007410 <HAL_SPI_Transmit_DMA>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d003      	beq.n	80006c6 <EEPROM_Write_DTC+0xb6>
        EEPROM_CS_HIGH();
 80006be:	f7ff ff51 	bl	8000564 <EEPROM_CS_HIGH>
        return HAL_ERROR;
 80006c2:	2301      	movs	r3, #1
 80006c4:	e00f      	b.n	80006e6 <EEPROM_Write_DTC+0xd6>
    }

    // DMA 완료 신호를 받을 때까지 Blocked
    if (osSemaphoreAcquire(spi_dma_semaphore, 100) != osOK) {
 80006c6:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <EEPROM_Write_DTC+0xe8>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	2164      	movs	r1, #100	@ 0x64
 80006cc:	4618      	mov	r0, r3
 80006ce:	f008 fded 	bl	80092ac <osSemaphoreAcquire>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d003      	beq.n	80006e0 <EEPROM_Write_DTC+0xd0>
        EEPROM_CS_HIGH();
 80006d8:	f7ff ff44 	bl	8000564 <EEPROM_CS_HIGH>
        return HAL_TIMEOUT;
 80006dc:	2303      	movs	r3, #3
 80006de:	e002      	b.n	80006e6 <EEPROM_Write_DTC+0xd6>
    }

    EEPROM_CS_HIGH();
 80006e0:	f7ff ff40 	bl	8000564 <EEPROM_CS_HIGH>
    return HAL_OK;
 80006e4:	2300      	movs	r3, #0
 80006e6:	46b5      	mov	sp, r6
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006f2:	bf00      	nop
 80006f4:	200002c8 	.word	0x200002c8
 80006f8:	2000002c 	.word	0x2000002c

080006fc <EEPROM_Read_DTCs>:

HAL_StatusTypeDef EEPROM_Read_DTCs(uint16_t address, uint8_t* pData, uint16_t size) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	6039      	str	r1, [r7, #0]
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	4613      	mov	r3, r2
 800070a:	80bb      	strh	r3, [r7, #4]
    EEPROM_WaitForWriteInProgress();
 800070c:	f7ff ff4c 	bl	80005a8 <EEPROM_WaitForWriteInProgress>

    uint8_t tx_buffer[3]; // 명령어(1) + 주소(2)
    tx_buffer[0] = EEPROM_CMD_READ;
 8000710:	2303      	movs	r3, #3
 8000712:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = (address >> 8) & 0xFF;
 8000714:	88fb      	ldrh	r3, [r7, #6]
 8000716:	0a1b      	lsrs	r3, r3, #8
 8000718:	b29b      	uxth	r3, r3
 800071a:	b2db      	uxtb	r3, r3
 800071c:	737b      	strb	r3, [r7, #13]
    tx_buffer[2] = address & 0xFF;
 800071e:	88fb      	ldrh	r3, [r7, #6]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	73bb      	strb	r3, [r7, #14]

    EEPROM_CS_LOW();
 8000724:	f7ff ff12 	bl	800054c <EEPROM_CS_LOW>
    if (HAL_SPI_TransmitReceive_DMA(&hspi1, tx_buffer, pData, size + 3) != HAL_OK) {
 8000728:	88bb      	ldrh	r3, [r7, #4]
 800072a:	3303      	adds	r3, #3
 800072c:	b29b      	uxth	r3, r3
 800072e:	f107 010c 	add.w	r1, r7, #12
 8000732:	683a      	ldr	r2, [r7, #0]
 8000734:	480e      	ldr	r0, [pc, #56]	@ (8000770 <EEPROM_Read_DTCs+0x74>)
 8000736:	f006 ff21 	bl	800757c <HAL_SPI_TransmitReceive_DMA>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d003      	beq.n	8000748 <EEPROM_Read_DTCs+0x4c>
        EEPROM_CS_HIGH();
 8000740:	f7ff ff10 	bl	8000564 <EEPROM_CS_HIGH>
        return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e00f      	b.n	8000768 <EEPROM_Read_DTCs+0x6c>
    }

    // DMA 완료 신호를 받을 때까지 Blocked
    if (osSemaphoreAcquire(spi_dma_semaphore, 100) != osOK) {
 8000748:	4b0a      	ldr	r3, [pc, #40]	@ (8000774 <EEPROM_Read_DTCs+0x78>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2164      	movs	r1, #100	@ 0x64
 800074e:	4618      	mov	r0, r3
 8000750:	f008 fdac 	bl	80092ac <osSemaphoreAcquire>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <EEPROM_Read_DTCs+0x66>
        EEPROM_CS_HIGH();
 800075a:	f7ff ff03 	bl	8000564 <EEPROM_CS_HIGH>
        return HAL_TIMEOUT;
 800075e:	2303      	movs	r3, #3
 8000760:	e002      	b.n	8000768 <EEPROM_Read_DTCs+0x6c>
    }

    EEPROM_CS_HIGH();
 8000762:	f7ff feff 	bl	8000564 <EEPROM_CS_HIGH>
    return HAL_OK;
 8000766:	2300      	movs	r3, #0
 8000768:	4618      	mov	r0, r3
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200002c8 	.word	0x200002c8
 8000774:	2000002c 	.word	0x2000002c

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f001 fc1e 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f89a 	bl	80008b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 fad4 	bl	8000d30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000788:	f000 fa6c 	bl	8000c64 <MX_DMA_Init>
  MX_ADC1_Init();
 800078c:	f000 f8f2 	bl	8000974 <MX_ADC1_Init>
  MX_CAN1_Init();
 8000790:	f000 f942 	bl	8000a18 <MX_CAN1_Init>
  MX_I2C1_Init();
 8000794:	f000 f974 	bl	8000a80 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000798:	f000 f9a0 	bl	8000adc <MX_I2C2_Init>
  MX_SPI1_Init();
 800079c:	f000 f9cc 	bl	8000b38 <MX_SPI1_Init>
  MX_SPI2_Init();
 80007a0:	f000 fa00 	bl	8000ba4 <MX_SPI2_Init>
  MX_UART4_Init();
 80007a4:	f000 fa34 	bl	8000c10 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  PMIC_Init();
 80007a8:	f000 fb42 	bl	8000e30 <PMIC_Init>
  EEPROM_Init();
 80007ac:	f7ff ff1c 	bl	80005e8 <EEPROM_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007b0:	f008 faee 	bl	8008d90 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of CommMutexHandle */
  CommMutexHandleHandle = osMutexNew(&CommMutexHandle_attributes);
 80007b4:	4827      	ldr	r0, [pc, #156]	@ (8000854 <main+0xdc>)
 80007b6:	f008 fbe2 	bl	8008f7e <osMutexNew>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a26      	ldr	r2, [pc, #152]	@ (8000858 <main+0xe0>)
 80007be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  EepromMutexHandle = osMutexNew(&EepromMutex_attributes);
 80007c0:	4826      	ldr	r0, [pc, #152]	@ (800085c <main+0xe4>)
 80007c2:	f008 fbdc 	bl	8008f7e <osMutexNew>
 80007c6:	4603      	mov	r3, r0
 80007c8:	4a25      	ldr	r2, [pc, #148]	@ (8000860 <main+0xe8>)
 80007ca:	6013      	str	r3, [r2, #0]
  /* Create the queue(s) */
  /* creation of CanQueue */
  
  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  CanQueueHandle = osMessageQueueNew (8, sizeof(CAN_Message_t), &CanQueue_attributes);
 80007cc:	4a25      	ldr	r2, [pc, #148]	@ (8000864 <main+0xec>)
 80007ce:	2124      	movs	r1, #36	@ 0x24
 80007d0:	2008      	movs	r0, #8
 80007d2:	f008 fe01 	bl	80093d8 <osMessageQueueNew>
 80007d6:	4603      	mov	r3, r0
 80007d8:	4a23      	ldr	r2, [pc, #140]	@ (8000868 <main+0xf0>)
 80007da:	6013      	str	r3, [r2, #0]
  DTC_RequestQueueHandle = osMessageQueueNew(16, sizeof(DTC_RequestMessage_t), &DTC_RequestQueue_attributes);
 80007dc:	4a23      	ldr	r2, [pc, #140]	@ (800086c <main+0xf4>)
 80007de:	2104      	movs	r1, #4
 80007e0:	2010      	movs	r0, #16
 80007e2:	f008 fdf9 	bl	80093d8 <osMessageQueueNew>
 80007e6:	4603      	mov	r3, r0
 80007e8:	4a21      	ldr	r2, [pc, #132]	@ (8000870 <main+0xf8>)
 80007ea:	6013      	str	r3, [r2, #0]
  DTC_ResponseQueueHandle = osMessageQueueNew(1, sizeof(DTC_ResponseMessage_t), &DTC_ResponseQueue_attributes);
 80007ec:	4a21      	ldr	r2, [pc, #132]	@ (8000874 <main+0xfc>)
 80007ee:	2122      	movs	r1, #34	@ 0x22
 80007f0:	2001      	movs	r0, #1
 80007f2:	f008 fdf1 	bl	80093d8 <osMessageQueueNew>
 80007f6:	4603      	mov	r3, r0
 80007f8:	4a1f      	ldr	r2, [pc, #124]	@ (8000878 <main+0x100>)
 80007fa:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007fc:	4a1f      	ldr	r2, [pc, #124]	@ (800087c <main+0x104>)
 80007fe:	2100      	movs	r1, #0
 8000800:	481f      	ldr	r0, [pc, #124]	@ (8000880 <main+0x108>)
 8000802:	f008 fb0f 	bl	8008e24 <osThreadNew>
 8000806:	4603      	mov	r3, r0
 8000808:	4a1e      	ldr	r2, [pc, #120]	@ (8000884 <main+0x10c>)
 800080a:	6013      	str	r3, [r2, #0]

  /* creation of I2CTask */
  I2CTaskHandle = osThreadNew(StartI2CTask, NULL, &I2CTask_attributes);
 800080c:	4a1e      	ldr	r2, [pc, #120]	@ (8000888 <main+0x110>)
 800080e:	2100      	movs	r1, #0
 8000810:	481e      	ldr	r0, [pc, #120]	@ (800088c <main+0x114>)
 8000812:	f008 fb07 	bl	8008e24 <osThreadNew>
 8000816:	4603      	mov	r3, r0
 8000818:	4a1d      	ldr	r2, [pc, #116]	@ (8000890 <main+0x118>)
 800081a:	6013      	str	r3, [r2, #0]

  /* creation of SPITask */
  SPITaskHandle = osThreadNew(StartSPITask, NULL, &SPITask_attributes);
 800081c:	4a1d      	ldr	r2, [pc, #116]	@ (8000894 <main+0x11c>)
 800081e:	2100      	movs	r1, #0
 8000820:	481d      	ldr	r0, [pc, #116]	@ (8000898 <main+0x120>)
 8000822:	f008 faff 	bl	8008e24 <osThreadNew>
 8000826:	4603      	mov	r3, r0
 8000828:	4a1c      	ldr	r2, [pc, #112]	@ (800089c <main+0x124>)
 800082a:	6013      	str	r3, [r2, #0]

  /* creation of CANTask */
  CANTaskHandle = osThreadNew(StartCANTask, NULL, &CANTask_attributes);
 800082c:	4a1c      	ldr	r2, [pc, #112]	@ (80008a0 <main+0x128>)
 800082e:	2100      	movs	r1, #0
 8000830:	481c      	ldr	r0, [pc, #112]	@ (80008a4 <main+0x12c>)
 8000832:	f008 faf7 	bl	8008e24 <osThreadNew>
 8000836:	4603      	mov	r3, r0
 8000838:	4a1b      	ldr	r2, [pc, #108]	@ (80008a8 <main+0x130>)
 800083a:	6013      	str	r3, [r2, #0]

  /* creation of UARTTask */
  UARTTaskHandle = osThreadNew(StartUARTTask, NULL, &UARTTask_attributes);
 800083c:	4a1b      	ldr	r2, [pc, #108]	@ (80008ac <main+0x134>)
 800083e:	2100      	movs	r1, #0
 8000840:	481b      	ldr	r0, [pc, #108]	@ (80008b0 <main+0x138>)
 8000842:	f008 faef 	bl	8008e24 <osThreadNew>
 8000846:	4603      	mov	r3, r0
 8000848:	4a1a      	ldr	r2, [pc, #104]	@ (80008b4 <main+0x13c>)
 800084a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800084c:	f008 fac4 	bl	8008dd8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000850:	bf00      	nop
 8000852:	e7fd      	b.n	8000850 <main+0xd8>
 8000854:	0800cb38 	.word	0x0800cb38
 8000858:	20000554 	.word	0x20000554
 800085c:	0800cb78 	.word	0x0800cb78
 8000860:	20000560 	.word	0x20000560
 8000864:	0800cb20 	.word	0x0800cb20
 8000868:	20000550 	.word	0x20000550
 800086c:	0800cb48 	.word	0x0800cb48
 8000870:	20000558 	.word	0x20000558
 8000874:	0800cb60 	.word	0x0800cb60
 8000878:	2000055c 	.word	0x2000055c
 800087c:	0800ca6c 	.word	0x0800ca6c
 8000880:	08001edb 	.word	0x08001edb
 8000884:	2000053c 	.word	0x2000053c
 8000888:	0800ca90 	.word	0x0800ca90
 800088c:	080018ed 	.word	0x080018ed
 8000890:	20000540 	.word	0x20000540
 8000894:	0800cab4 	.word	0x0800cab4
 8000898:	08001b55 	.word	0x08001b55
 800089c:	20000544 	.word	0x20000544
 80008a0:	0800cad8 	.word	0x0800cad8
 80008a4:	08001d05 	.word	0x08001d05
 80008a8:	20000548 	.word	0x20000548
 80008ac:	0800cafc 	.word	0x0800cafc
 80008b0:	08001ec9 	.word	0x08001ec9
 80008b4:	2000054c 	.word	0x2000054c

080008b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b094      	sub	sp, #80	@ 0x50
 80008bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	2234      	movs	r2, #52	@ 0x34
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f00c f83e 	bl	800c948 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008cc:	f107 0308 	add.w	r3, r7, #8
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	4b22      	ldr	r3, [pc, #136]	@ (800096c <SystemClock_Config+0xb4>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e4:	4a21      	ldr	r2, [pc, #132]	@ (800096c <SystemClock_Config+0xb4>)
 80008e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ec:	4b1f      	ldr	r3, [pc, #124]	@ (800096c <SystemClock_Config+0xb4>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f8:	2300      	movs	r3, #0
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000970 <SystemClock_Config+0xb8>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a1b      	ldr	r2, [pc, #108]	@ (8000970 <SystemClock_Config+0xb8>)
 8000902:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b19      	ldr	r3, [pc, #100]	@ (8000970 <SystemClock_Config+0xb8>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000910:	603b      	str	r3, [r7, #0]
 8000912:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000914:	2302      	movs	r3, #2
 8000916:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000918:	2301      	movs	r3, #1
 800091a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800091c:	2310      	movs	r3, #16
 800091e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000920:	2300      	movs	r3, #0
 8000922:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4618      	mov	r0, r3
 800092a:	f005 fe75 	bl	8006618 <HAL_RCC_OscConfig>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000934:	f000 fa76 	bl	8000e24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000938:	230f      	movs	r3, #15
 800093a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000940:	2300      	movs	r3, #0
 8000942:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800094c:	f107 0308 	add.w	r3, r7, #8
 8000950:	2100      	movs	r1, #0
 8000952:	4618      	mov	r0, r3
 8000954:	f005 fc80 	bl	8006258 <HAL_RCC_ClockConfig>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800095e:	f000 fa61 	bl	8000e24 <Error_Handler>
  }
}
 8000962:	bf00      	nop
 8000964:	3750      	adds	r7, #80	@ 0x50
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800
 8000970:	40007000 	.word	0x40007000

08000974 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800097a:	463b      	mov	r3, r7
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000986:	4b21      	ldr	r3, [pc, #132]	@ (8000a0c <MX_ADC1_Init+0x98>)
 8000988:	4a21      	ldr	r2, [pc, #132]	@ (8000a10 <MX_ADC1_Init+0x9c>)
 800098a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800098c:	4b1f      	ldr	r3, [pc, #124]	@ (8000a0c <MX_ADC1_Init+0x98>)
 800098e:	2200      	movs	r2, #0
 8000990:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000992:	4b1e      	ldr	r3, [pc, #120]	@ (8000a0c <MX_ADC1_Init+0x98>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000998:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <MX_ADC1_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800099e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009a4:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009ac:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009b2:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009b4:	4a17      	ldr	r2, [pc, #92]	@ (8000a14 <MX_ADC1_Init+0xa0>)
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009be:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009c0:	2201      	movs	r2, #1
 80009c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009d2:	480e      	ldr	r0, [pc, #56]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009d4:	f001 fb64 	bl	80020a0 <HAL_ADC_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009de:	f000 fa21 	bl	8000e24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80009e2:	2302      	movs	r3, #2
 80009e4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009e6:	2301      	movs	r3, #1
 80009e8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ee:	463b      	mov	r3, r7
 80009f0:	4619      	mov	r1, r3
 80009f2:	4806      	ldr	r0, [pc, #24]	@ (8000a0c <MX_ADC1_Init+0x98>)
 80009f4:	f001 fb98 	bl	8002128 <HAL_ADC_ConfigChannel>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009fe:	f000 fa11 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000030 	.word	0x20000030
 8000a10:	40012000 	.word	0x40012000
 8000a14:	0f000001 	.word	0x0f000001

08000a18 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000a1c:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a1e:	4a17      	ldr	r2, [pc, #92]	@ (8000a7c <MX_CAN1_Init+0x64>)
 8000a20:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a24:	2210      	movs	r2, #16
 8000a26:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a28:	4b13      	ldr	r3, [pc, #76]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a2e:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000a34:	4b10      	ldr	r3, [pc, #64]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a40:	4b0d      	ldr	r3, [pc, #52]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a52:	4b09      	ldr	r3, [pc, #36]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000a64:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <MX_CAN1_Init+0x60>)
 8000a66:	f001 fd8d 	bl	8002584 <HAL_CAN_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000a70:	f000 f9d8 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000078 	.word	0x20000078
 8000a7c:	40006400 	.word	0x40006400

08000a80 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a84:	4b12      	ldr	r3, [pc, #72]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a86:	4a13      	ldr	r2, [pc, #76]	@ (8000ad4 <MX_I2C1_Init+0x54>)
 8000a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a8c:	4a12      	ldr	r2, [pc, #72]	@ (8000ad8 <MX_I2C1_Init+0x58>)
 8000a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000a9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ab6:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <MX_I2C1_Init+0x50>)
 8000abe:	f003 f8eb 	bl	8003c98 <HAL_I2C_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ac8:	f000 f9ac 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	200000a0 	.word	0x200000a0
 8000ad4:	40005400 	.word	0x40005400
 8000ad8:	000186a0 	.word	0x000186a0

08000adc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000ae0:	4b12      	ldr	r3, [pc, #72]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000ae2:	4a13      	ldr	r2, [pc, #76]	@ (8000b30 <MX_I2C2_Init+0x54>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000ae6:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000ae8:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <MX_I2C2_Init+0x58>)
 8000aea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000aec:	4b0f      	ldr	r3, [pc, #60]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000af2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000af8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000afa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000afe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b00:	4b0a      	ldr	r3, [pc, #40]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b12:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b18:	4804      	ldr	r0, [pc, #16]	@ (8000b2c <MX_I2C2_Init+0x50>)
 8000b1a:	f003 f8bd 	bl	8003c98 <HAL_I2C_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b24:	f000 f97e 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	200000f4 	.word	0x200000f4
 8000b30:	40005800 	.word	0x40005800
 8000b34:	000186a0 	.word	0x000186a0

08000b38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b3c:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b3e:	4a18      	ldr	r2, [pc, #96]	@ (8000ba0 <MX_SPI1_Init+0x68>)
 8000b40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b42:	4b16      	ldr	r3, [pc, #88]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b50:	4b12      	ldr	r3, [pc, #72]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b56:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b62:	4b0e      	ldr	r3, [pc, #56]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b70:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b76:	4b09      	ldr	r3, [pc, #36]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7c:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b82:	4b06      	ldr	r3, [pc, #24]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b84:	220a      	movs	r2, #10
 8000b86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b88:	4804      	ldr	r0, [pc, #16]	@ (8000b9c <MX_SPI1_Init+0x64>)
 8000b8a:	f005 ffc9 	bl	8006b20 <HAL_SPI_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b94:	f000 f946 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	200002c8 	.word	0x200002c8
 8000ba0:	40013000 	.word	0x40013000

08000ba4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ba8:	4b17      	ldr	r3, [pc, #92]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000baa:	4a18      	ldr	r2, [pc, #96]	@ (8000c0c <MX_SPI2_Init+0x68>)
 8000bac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bb0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bb4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bd4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be2:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000be8:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000bee:	4b06      	ldr	r3, [pc, #24]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bf0:	220a      	movs	r2, #10
 8000bf2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bf4:	4804      	ldr	r0, [pc, #16]	@ (8000c08 <MX_SPI2_Init+0x64>)
 8000bf6:	f005 ff93 	bl	8006b20 <HAL_SPI_Init>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000c00:	f000 f910 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c04:	bf00      	nop
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	20000320 	.word	0x20000320
 8000c0c:	40003800 	.word	0x40003800

08000c10 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000c14:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c16:	4a12      	ldr	r2, [pc, #72]	@ (8000c60 <MX_UART4_Init+0x50>)
 8000c18:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000c1a:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c20:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c34:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c36:	220c      	movs	r2, #12
 8000c38:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c3a:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c46:	4805      	ldr	r0, [pc, #20]	@ (8000c5c <MX_UART4_Init+0x4c>)
 8000c48:	f007 f94a 	bl	8007ee0 <HAL_UART_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000c52:	f000 f8e7 	bl	8000e24 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200004f8 	.word	0x200004f8
 8000c60:	40004c00 	.word	0x40004c00

08000c64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a2e      	ldr	r2, [pc, #184]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	603b      	str	r3, [r7, #0]
 8000c8a:	4b28      	ldr	r3, [pc, #160]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a27      	ldr	r2, [pc, #156]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b25      	ldr	r3, [pc, #148]	@ (8000d2c <MX_DMA_Init+0xc8>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2105      	movs	r1, #5
 8000ca6:	200b      	movs	r0, #11
 8000ca8:	f002 f9f5 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cac:	200b      	movs	r0, #11
 8000cae:	f002 fa0e 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2105      	movs	r1, #5
 8000cb6:	200d      	movs	r0, #13
 8000cb8:	f002 f9ed 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000cbc:	200d      	movs	r0, #13
 8000cbe:	f002 fa06 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2105      	movs	r1, #5
 8000cc6:	200e      	movs	r0, #14
 8000cc8:	f002 f9e5 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ccc:	200e      	movs	r0, #14
 8000cce:	f002 f9fe 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2105      	movs	r1, #5
 8000cd6:	200f      	movs	r0, #15
 8000cd8:	f002 f9dd 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000cdc:	200f      	movs	r0, #15
 8000cde:	f002 f9f6 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2011      	movs	r0, #17
 8000ce8:	f002 f9d5 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000cec:	2011      	movs	r0, #17
 8000cee:	f002 f9ee 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	202f      	movs	r0, #47	@ 0x2f
 8000cf8:	f002 f9cd 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000cfc:	202f      	movs	r0, #47	@ 0x2f
 8000cfe:	f002 f9e6 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2105      	movs	r1, #5
 8000d06:	2038      	movs	r0, #56	@ 0x38
 8000d08:	f002 f9c5 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d0c:	2038      	movs	r0, #56	@ 0x38
 8000d0e:	f002 f9de 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	203b      	movs	r0, #59	@ 0x3b
 8000d18:	f002 f9bd 	bl	8003096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000d1c:	203b      	movs	r0, #59	@ 0x3b
 8000d1e:	f002 f9d6 	bl	80030ce <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	@ 0x28
 8000d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b34      	ldr	r3, [pc, #208]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a33      	ldr	r2, [pc, #204]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d50:	f043 0320 	orr.w	r3, r3, #32
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b31      	ldr	r3, [pc, #196]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0320 	and.w	r3, r3, #32
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	4b2d      	ldr	r3, [pc, #180]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	4a2c      	ldr	r2, [pc, #176]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d6c:	f043 0304 	orr.w	r3, r3, #4
 8000d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d72:	4b2a      	ldr	r3, [pc, #168]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	f003 0304 	and.w	r3, r3, #4
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	4b26      	ldr	r3, [pc, #152]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	4a25      	ldr	r2, [pc, #148]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8e:	4b23      	ldr	r3, [pc, #140]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000da4:	f043 0302 	orr.w	r3, r3, #2
 8000da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000daa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000db6:	2300      	movs	r3, #0
 8000db8:	603b      	str	r3, [r7, #0]
 8000dba:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <MX_GPIO_Init+0xec>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dce:	603b      	str	r3, [r7, #0]
 8000dd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_SET);
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	2107      	movs	r1, #7
 8000dd6:	4812      	ldr	r0, [pc, #72]	@ (8000e20 <MX_GPIO_Init+0xf0>)
 8000dd8:	f002 ff44 	bl	8003c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de0:	2301      	movs	r3, #1
 8000de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000de8:	2301      	movs	r3, #1
 8000dea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	4619      	mov	r1, r3
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <MX_GPIO_Init+0xf0>)
 8000df4:	f002 fda2 	bl	800393c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000df8:	2304      	movs	r3, #4
 8000dfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000dfc:	2311      	movs	r3, #17
 8000dfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000e04:	2301      	movs	r3, #1
 8000e06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <MX_GPIO_Init+0xf0>)
 8000e10:	f002 fd94 	bl	800393c <HAL_GPIO_Init>

}
 8000e14:	bf00      	nop
 8000e16:	3728      	adds	r7, #40	@ 0x28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020400 	.word	0x40020400

08000e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e28:	b672      	cpsid	i
}
 8000e2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <Error_Handler+0x8>

08000e30 <PMIC_Init>:

/*
 * PMIC 드라이버 초기화
 * RTOS 세마포어 생성
 */
void PMIC_Init(void) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
    // 바이너리 세마포어 생성
    i2c_dma_semaphore = osSemaphoreNew(1, 0, NULL);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2100      	movs	r1, #0
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f008 f9ae 	bl	800919a <osSemaphoreNew>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <PMIC_Init+0x24>)
 8000e42:	6013      	str	r3, [r2, #0]
    if (i2c_dma_semaphore == NULL) {
 8000e44:	4b03      	ldr	r3, [pc, #12]	@ (8000e54 <PMIC_Init+0x24>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d101      	bne.n	8000e50 <PMIC_Init+0x20>
        // 세마포어 생성 실패 처리
        Error_Handler();
 8000e4c:	f7ff ffea 	bl	8000e24 <Error_Handler>
    }
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000564 	.word	0x20000564

08000e58 <PMIC_Read_Faults>:

/**
 * DMA를 사용하여 PMIC의 Fault 관련 레지스터들을 연속으로 read
 */
HAL_StatusTypeDef PMIC_Read_Faults(uint8_t* pData, uint16_t Size) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	807b      	strh	r3, [r7, #2]
    // HAL_I2C_Mem_Read_DMA 함수를 호출하여 Non-Blocking I2C 읽기 시작
    // FSM_STATE_REG(0x05) 레지스터부터 Size 바이트만큼 read
    if (HAL_I2C_Mem_Read_DMA(&hi2c1, MP5475_I2C_SLAVE_ADDR, FSM_STATE_REG, I2C_MEMADD_SIZE_8BIT, pData, Size) != HAL_OK) {
 8000e64:	887b      	ldrh	r3, [r7, #2]
 8000e66:	9301      	str	r3, [sp, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	2205      	movs	r2, #5
 8000e70:	21c0      	movs	r1, #192	@ 0xc0
 8000e72:	480c      	ldr	r0, [pc, #48]	@ (8000ea4 <PMIC_Read_Faults+0x4c>)
 8000e74:	f003 f854 	bl	8003f20 <HAL_I2C_Mem_Read_DMA>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <PMIC_Read_Faults+0x2a>
        return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e00b      	b.n	8000e9a <PMIC_Read_Faults+0x42>
    }

    // DMA 전송이 완료될 때까지 세마포어 대기 (Blocked)
    if (osSemaphoreAcquire(i2c_dma_semaphore, 100) == osOK) {
 8000e82:	4b09      	ldr	r3, [pc, #36]	@ (8000ea8 <PMIC_Read_Faults+0x50>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2164      	movs	r1, #100	@ 0x64
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f008 fa0f 	bl	80092ac <osSemaphoreAcquire>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d101      	bne.n	8000e98 <PMIC_Read_Faults+0x40>
        return HAL_OK;
 8000e94:	2300      	movs	r3, #0
 8000e96:	e000      	b.n	8000e9a <PMIC_Read_Faults+0x42>
    } else {
        return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
    }
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200000a0 	.word	0x200000a0
 8000ea8:	20000564 	.word	0x20000564

08000eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_MspInit+0x54>)
 8000eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eba:	4a11      	ldr	r2, [pc, #68]	@ (8000f00 <HAL_MspInit+0x54>)
 8000ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f00 <HAL_MspInit+0x54>)
 8000ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	603b      	str	r3, [r7, #0]
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_MspInit+0x54>)
 8000ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_MspInit+0x54>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_MspInit+0x54>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	210f      	movs	r1, #15
 8000eee:	f06f 0001 	mvn.w	r0, #1
 8000ef2:	f002 f8d0 	bl	8003096 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800

08000f04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	@ 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0314 	add.w	r3, r7, #20
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a17      	ldr	r2, [pc, #92]	@ (8000f80 <HAL_ADC_MspInit+0x7c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d127      	bne.n	8000f76 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	4b16      	ldr	r3, [pc, #88]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	4a15      	ldr	r2, [pc, #84]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f36:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <HAL_ADC_MspInit+0x80>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5e:	2304      	movs	r3, #4
 8000f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f62:	2303      	movs	r3, #3
 8000f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <HAL_ADC_MspInit+0x84>)
 8000f72:	f002 fce3 	bl	800393c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f76:	bf00      	nop
 8000f78:	3728      	adds	r7, #40	@ 0x28
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40012000 	.word	0x40012000
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40020000 	.word	0x40020000

08000f8c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b08a      	sub	sp, #40	@ 0x28
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
 8000fa2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a21      	ldr	r2, [pc, #132]	@ (8001030 <HAL_CAN_MspInit+0xa4>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d13b      	bne.n	8001026 <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	4b20      	ldr	r3, [pc, #128]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fc6:	613b      	str	r3, [r7, #16]
 8000fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b19      	ldr	r3, [pc, #100]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a18      	ldr	r2, [pc, #96]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b16      	ldr	r3, [pc, #88]	@ (8001034 <HAL_CAN_MspInit+0xa8>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PG0     ------> CAN1_RX
    PG1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ff6:	2309      	movs	r3, #9
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	4619      	mov	r1, r3
 8001000:	480d      	ldr	r0, [pc, #52]	@ (8001038 <HAL_CAN_MspInit+0xac>)
 8001002:	f002 fc9b 	bl	800393c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2105      	movs	r1, #5
 800100a:	2013      	movs	r0, #19
 800100c:	f002 f843 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001010:	2013      	movs	r0, #19
 8001012:	f002 f85c 	bl	80030ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2105      	movs	r1, #5
 800101a:	2014      	movs	r0, #20
 800101c:	f002 f83b 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001020:	2014      	movs	r0, #20
 8001022:	f002 f854 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001026:	bf00      	nop
 8001028:	3728      	adds	r7, #40	@ 0x28
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40006400 	.word	0x40006400
 8001034:	40023800 	.word	0x40023800
 8001038:	40021800 	.word	0x40021800

0800103c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	@ 0x30
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001044:	f107 031c 	add.w	r3, r7, #28
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a9c      	ldr	r2, [pc, #624]	@ (80012cc <HAL_I2C_MspInit+0x290>)
 800105a:	4293      	cmp	r3, r2
 800105c:	f040 809b 	bne.w	8001196 <HAL_I2C_MspInit+0x15a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001060:	2300      	movs	r3, #0
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	4b9a      	ldr	r3, [pc, #616]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 8001066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001068:	4a99      	ldr	r2, [pc, #612]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 800106a:	f043 0302 	orr.w	r3, r3, #2
 800106e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001070:	4b97      	ldr	r3, [pc, #604]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 8001072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
 800107a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800107c:	23c0      	movs	r3, #192	@ 0xc0
 800107e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001080:	2312      	movs	r3, #18
 8001082:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800108c:	2304      	movs	r3, #4
 800108e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001090:	f107 031c 	add.w	r3, r7, #28
 8001094:	4619      	mov	r1, r3
 8001096:	488f      	ldr	r0, [pc, #572]	@ (80012d4 <HAL_I2C_MspInit+0x298>)
 8001098:	f002 fc50 	bl	800393c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	4b8b      	ldr	r3, [pc, #556]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80010a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a4:	4a8a      	ldr	r2, [pc, #552]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80010a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ac:	4b88      	ldr	r3, [pc, #544]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80010ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80010b8:	4b87      	ldr	r3, [pc, #540]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010ba:	4a88      	ldr	r2, [pc, #544]	@ (80012dc <HAL_I2C_MspInit+0x2a0>)
 80010bc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80010be:	4b86      	ldr	r3, [pc, #536]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80010c4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010c6:	4b84      	ldr	r3, [pc, #528]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010cc:	4b82      	ldr	r3, [pc, #520]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010d2:	4b81      	ldr	r3, [pc, #516]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010d8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010da:	4b7f      	ldr	r3, [pc, #508]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010e0:	4b7d      	ldr	r3, [pc, #500]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80010e6:	4b7c      	ldr	r3, [pc, #496]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010ec:	4b7a      	ldr	r3, [pc, #488]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010f2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010f4:	4b78      	ldr	r3, [pc, #480]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80010fa:	4877      	ldr	r0, [pc, #476]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 80010fc:	f002 f802 	bl	8003104 <HAL_DMA_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8001106:	f7ff fe8d 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a72      	ldr	r2, [pc, #456]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 800110e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001110:	4a71      	ldr	r2, [pc, #452]	@ (80012d8 <HAL_I2C_MspInit+0x29c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001116:	4b72      	ldr	r3, [pc, #456]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001118:	4a72      	ldr	r2, [pc, #456]	@ (80012e4 <HAL_I2C_MspInit+0x2a8>)
 800111a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800111c:	4b70      	ldr	r3, [pc, #448]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800111e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001122:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001124:	4b6e      	ldr	r3, [pc, #440]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001126:	2240      	movs	r2, #64	@ 0x40
 8001128:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800112a:	4b6d      	ldr	r3, [pc, #436]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001130:	4b6b      	ldr	r3, [pc, #428]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001132:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001136:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001138:	4b69      	ldr	r3, [pc, #420]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800113a:	2200      	movs	r2, #0
 800113c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800113e:	4b68      	ldr	r3, [pc, #416]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001144:	4b66      	ldr	r3, [pc, #408]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800114a:	4b65      	ldr	r3, [pc, #404]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800114c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001150:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001152:	4b63      	ldr	r3, [pc, #396]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001154:	2200      	movs	r2, #0
 8001156:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001158:	4861      	ldr	r0, [pc, #388]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800115a:	f001 ffd3 	bl	8003104 <HAL_DMA_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 8001164:	f7ff fe5e 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a5d      	ldr	r2, [pc, #372]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 800116c:	635a      	str	r2, [r3, #52]	@ 0x34
 800116e:	4a5c      	ldr	r2, [pc, #368]	@ (80012e0 <HAL_I2C_MspInit+0x2a4>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001174:	2200      	movs	r2, #0
 8001176:	2105      	movs	r1, #5
 8001178:	201f      	movs	r0, #31
 800117a:	f001 ff8c 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800117e:	201f      	movs	r0, #31
 8001180:	f001 ffa5 	bl	80030ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	2105      	movs	r1, #5
 8001188:	2020      	movs	r0, #32
 800118a:	f001 ff84 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800118e:	2020      	movs	r0, #32
 8001190:	f001 ff9d 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001194:	e095      	b.n	80012c2 <HAL_I2C_MspInit+0x286>
  else if(hi2c->Instance==I2C2)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a53      	ldr	r2, [pc, #332]	@ (80012e8 <HAL_I2C_MspInit+0x2ac>)
 800119c:	4293      	cmp	r3, r2
 800119e:	f040 8090 	bne.w	80012c2 <HAL_I2C_MspInit+0x286>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	4b4a      	ldr	r3, [pc, #296]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a49      	ldr	r2, [pc, #292]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011ac:	f043 0320 	orr.w	r3, r3, #32
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b47      	ldr	r3, [pc, #284]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0320 	and.w	r3, r3, #32
 80011ba:	613b      	str	r3, [r7, #16]
 80011bc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011be:	2303      	movs	r3, #3
 80011c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c2:	2312      	movs	r3, #18
 80011c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ca:	2303      	movs	r3, #3
 80011cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011ce:	2304      	movs	r3, #4
 80011d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011d2:	f107 031c 	add.w	r3, r7, #28
 80011d6:	4619      	mov	r1, r3
 80011d8:	4844      	ldr	r0, [pc, #272]	@ (80012ec <HAL_I2C_MspInit+0x2b0>)
 80011da:	f002 fbaf 	bl	800393c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	4b3b      	ldr	r3, [pc, #236]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	4a3a      	ldr	r2, [pc, #232]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ee:	4b38      	ldr	r3, [pc, #224]	@ (80012d0 <HAL_I2C_MspInit+0x294>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 80011fa:	4b3d      	ldr	r3, [pc, #244]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 80011fc:	4a3d      	ldr	r2, [pc, #244]	@ (80012f4 <HAL_I2C_MspInit+0x2b8>)
 80011fe:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8001200:	4b3b      	ldr	r3, [pc, #236]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001202:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001206:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001208:	4b39      	ldr	r3, [pc, #228]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800120e:	4b38      	ldr	r3, [pc, #224]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001210:	2200      	movs	r2, #0
 8001212:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001214:	4b36      	ldr	r3, [pc, #216]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001216:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800121a:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800121c:	4b34      	ldr	r3, [pc, #208]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 800121e:	2200      	movs	r2, #0
 8001220:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001222:	4b33      	ldr	r3, [pc, #204]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001228:	4b31      	ldr	r3, [pc, #196]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 800122a:	2200      	movs	r2, #0
 800122c:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800122e:	4b30      	ldr	r3, [pc, #192]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001234:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 800123a:	482d      	ldr	r0, [pc, #180]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 800123c:	f001 ff62 	bl	8003104 <HAL_DMA_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <HAL_I2C_MspInit+0x20e>
      Error_Handler();
 8001246:	f7ff fded 	bl	8000e24 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a28      	ldr	r2, [pc, #160]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 800124e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001250:	4a27      	ldr	r2, [pc, #156]	@ (80012f0 <HAL_I2C_MspInit+0x2b4>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8001256:	4b28      	ldr	r3, [pc, #160]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001258:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <HAL_I2C_MspInit+0x2c0>)
 800125a:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 800125c:	4b26      	ldr	r3, [pc, #152]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 800125e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001262:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001264:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001266:	2240      	movs	r2, #64	@ 0x40
 8001268:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126a:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 800126c:	2200      	movs	r2, #0
 800126e:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001270:	4b21      	ldr	r3, [pc, #132]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001272:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001276:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001278:	4b1f      	ldr	r3, [pc, #124]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 800127a:	2200      	movs	r2, #0
 800127c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800127e:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001284:	4b1c      	ldr	r3, [pc, #112]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001286:	2200      	movs	r2, #0
 8001288:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800128a:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 800128c:	2200      	movs	r2, #0
 800128e:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001292:	2200      	movs	r2, #0
 8001294:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001296:	4818      	ldr	r0, [pc, #96]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 8001298:	f001 ff34 	bl	8003104 <HAL_DMA_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_I2C_MspInit+0x26a>
      Error_Handler();
 80012a2:	f7ff fdbf 	bl	8000e24 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a13      	ldr	r2, [pc, #76]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 80012aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ac:	4a12      	ldr	r2, [pc, #72]	@ (80012f8 <HAL_I2C_MspInit+0x2bc>)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2021      	movs	r0, #33	@ 0x21
 80012b8:	f001 feed 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80012bc:	2021      	movs	r0, #33	@ 0x21
 80012be:	f001 ff06 	bl	80030ce <HAL_NVIC_EnableIRQ>
}
 80012c2:	bf00      	nop
 80012c4:	3730      	adds	r7, #48	@ 0x30
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40005400 	.word	0x40005400
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020400 	.word	0x40020400
 80012d8:	20000148 	.word	0x20000148
 80012dc:	40026010 	.word	0x40026010
 80012e0:	200001a8 	.word	0x200001a8
 80012e4:	400260a0 	.word	0x400260a0
 80012e8:	40005800 	.word	0x40005800
 80012ec:	40021400 	.word	0x40021400
 80012f0:	20000208 	.word	0x20000208
 80012f4:	40026040 	.word	0x40026040
 80012f8:	20000268 	.word	0x20000268
 80012fc:	400260b8 	.word	0x400260b8

08001300 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	@ 0x30
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 031c 	add.w	r3, r7, #28
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
 8001316:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a4a      	ldr	r2, [pc, #296]	@ (8001448 <HAL_SPI_MspInit+0x148>)
 800131e:	4293      	cmp	r3, r2
 8001320:	f040 80a0 	bne.w	8001464 <HAL_SPI_MspInit+0x164>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	61bb      	str	r3, [r7, #24]
 8001328:	4b48      	ldr	r3, [pc, #288]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 800132a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132c:	4a47      	ldr	r2, [pc, #284]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 800132e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001332:	6453      	str	r3, [r2, #68]	@ 0x44
 8001334:	4b45      	ldr	r3, [pc, #276]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 8001336:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001338:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	4b41      	ldr	r3, [pc, #260]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 8001346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001348:	4a40      	ldr	r2, [pc, #256]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001350:	4b3e      	ldr	r3, [pc, #248]	@ (800144c <HAL_SPI_MspInit+0x14c>)
 8001352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800135c:	23e0      	movs	r3, #224	@ 0xe0
 800135e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001360:	2302      	movs	r3, #2
 8001362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800136c:	2305      	movs	r3, #5
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	4619      	mov	r1, r3
 8001376:	4836      	ldr	r0, [pc, #216]	@ (8001450 <HAL_SPI_MspInit+0x150>)
 8001378:	f002 fae0 	bl	800393c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800137c:	4b35      	ldr	r3, [pc, #212]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 800137e:	4a36      	ldr	r2, [pc, #216]	@ (8001458 <HAL_SPI_MspInit+0x158>)
 8001380:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001382:	4b34      	ldr	r3, [pc, #208]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 8001384:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001388:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800138a:	4b32      	ldr	r3, [pc, #200]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001390:	4b30      	ldr	r3, [pc, #192]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001396:	4b2f      	ldr	r3, [pc, #188]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 8001398:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800139c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800139e:	4b2d      	ldr	r3, [pc, #180]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80013aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80013b0:	4b28      	ldr	r3, [pc, #160]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013b6:	4b27      	ldr	r3, [pc, #156]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80013bc:	4825      	ldr	r0, [pc, #148]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013be:	f001 fea1 	bl	8003104 <HAL_DMA_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80013c8:	f7ff fd2c 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a21      	ldr	r2, [pc, #132]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013d2:	4a20      	ldr	r2, [pc, #128]	@ (8001454 <HAL_SPI_MspInit+0x154>)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80013d8:	4b20      	ldr	r3, [pc, #128]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013da:	4a21      	ldr	r2, [pc, #132]	@ (8001460 <HAL_SPI_MspInit+0x160>)
 80013dc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013e0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80013e4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013e6:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013e8:	2240      	movs	r2, #64	@ 0x40
 80013ea:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013f8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013fa:	4b18      	ldr	r3, [pc, #96]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001400:	4b16      	ldr	r3, [pc, #88]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 8001402:	2200      	movs	r2, #0
 8001404:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 8001408:	2200      	movs	r2, #0
 800140a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 800140e:	2200      	movs	r2, #0
 8001410:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001412:	4b12      	ldr	r3, [pc, #72]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 8001414:	2200      	movs	r2, #0
 8001416:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001418:	4810      	ldr	r0, [pc, #64]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 800141a:	f001 fe73 	bl	8003104 <HAL_DMA_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001424:	f7ff fcfe 	bl	8000e24 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a0c      	ldr	r2, [pc, #48]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 800142c:	649a      	str	r2, [r3, #72]	@ 0x48
 800142e:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <HAL_SPI_MspInit+0x15c>)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001434:	2200      	movs	r2, #0
 8001436:	2105      	movs	r1, #5
 8001438:	2023      	movs	r0, #35	@ 0x23
 800143a:	f001 fe2c 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800143e:	2023      	movs	r0, #35	@ 0x23
 8001440:	f001 fe45 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001444:	e0c1      	b.n	80015ca <HAL_SPI_MspInit+0x2ca>
 8001446:	bf00      	nop
 8001448:	40013000 	.word	0x40013000
 800144c:	40023800 	.word	0x40023800
 8001450:	40020000 	.word	0x40020000
 8001454:	20000378 	.word	0x20000378
 8001458:	40026410 	.word	0x40026410
 800145c:	200003d8 	.word	0x200003d8
 8001460:	40026458 	.word	0x40026458
  else if(hspi->Instance==SPI2)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a5a      	ldr	r2, [pc, #360]	@ (80015d4 <HAL_SPI_MspInit+0x2d4>)
 800146a:	4293      	cmp	r3, r2
 800146c:	f040 80ad 	bne.w	80015ca <HAL_SPI_MspInit+0x2ca>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	4b58      	ldr	r3, [pc, #352]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001478:	4a57      	ldr	r2, [pc, #348]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 800147a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800147e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001480:	4b55      	ldr	r3, [pc, #340]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 8001482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	4b51      	ldr	r3, [pc, #324]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	4a50      	ldr	r2, [pc, #320]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6313      	str	r3, [r2, #48]	@ 0x30
 800149c:	4b4e      	ldr	r3, [pc, #312]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	4b4a      	ldr	r3, [pc, #296]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	4a49      	ldr	r2, [pc, #292]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 80014b2:	f043 0302 	orr.w	r3, r3, #2
 80014b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b8:	4b47      	ldr	r3, [pc, #284]	@ (80015d8 <HAL_SPI_MspInit+0x2d8>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014c4:	230c      	movs	r3, #12
 80014c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	2302      	movs	r3, #2
 80014ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d0:	2303      	movs	r3, #3
 80014d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014d4:	2305      	movs	r3, #5
 80014d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d8:	f107 031c 	add.w	r3, r7, #28
 80014dc:	4619      	mov	r1, r3
 80014de:	483f      	ldr	r0, [pc, #252]	@ (80015dc <HAL_SPI_MspInit+0x2dc>)
 80014e0:	f002 fa2c 	bl	800393c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f2:	2303      	movs	r3, #3
 80014f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014f6:	2305      	movs	r3, #5
 80014f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fa:	f107 031c 	add.w	r3, r7, #28
 80014fe:	4619      	mov	r1, r3
 8001500:	4837      	ldr	r0, [pc, #220]	@ (80015e0 <HAL_SPI_MspInit+0x2e0>)
 8001502:	f002 fa1b 	bl	800393c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001506:	4b37      	ldr	r3, [pc, #220]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001508:	4a37      	ldr	r2, [pc, #220]	@ (80015e8 <HAL_SPI_MspInit+0x2e8>)
 800150a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800150c:	4b35      	ldr	r3, [pc, #212]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 800150e:	2200      	movs	r2, #0
 8001510:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001512:	4b34      	ldr	r3, [pc, #208]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001518:	4b32      	ldr	r3, [pc, #200]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 800151a:	2200      	movs	r2, #0
 800151c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800151e:	4b31      	ldr	r3, [pc, #196]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001520:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001524:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001526:	4b2f      	ldr	r3, [pc, #188]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001528:	2200      	movs	r2, #0
 800152a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800152c:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001532:	4b2c      	ldr	r3, [pc, #176]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001534:	2200      	movs	r2, #0
 8001536:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001538:	4b2a      	ldr	r3, [pc, #168]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800153e:	4b29      	ldr	r3, [pc, #164]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001544:	4827      	ldr	r0, [pc, #156]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001546:	f001 fddd 	bl	8003104 <HAL_DMA_Init>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <HAL_SPI_MspInit+0x254>
      Error_Handler();
 8001550:	f7ff fc68 	bl	8000e24 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	4a23      	ldr	r2, [pc, #140]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 8001558:	64da      	str	r2, [r3, #76]	@ 0x4c
 800155a:	4a22      	ldr	r2, [pc, #136]	@ (80015e4 <HAL_SPI_MspInit+0x2e4>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001560:	4b22      	ldr	r3, [pc, #136]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001562:	4a23      	ldr	r2, [pc, #140]	@ (80015f0 <HAL_SPI_MspInit+0x2f0>)
 8001564:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001566:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001568:	2200      	movs	r2, #0
 800156a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800156c:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 800156e:	2240      	movs	r2, #64	@ 0x40
 8001570:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001572:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001574:	2200      	movs	r2, #0
 8001576:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001578:	4b1c      	ldr	r3, [pc, #112]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 800157a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800157e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001580:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001586:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800158c:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001592:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001598:	4b14      	ldr	r3, [pc, #80]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 800159a:	2200      	movs	r2, #0
 800159c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800159e:	4813      	ldr	r0, [pc, #76]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 80015a0:	f001 fdb0 	bl	8003104 <HAL_DMA_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <HAL_SPI_MspInit+0x2ae>
      Error_Handler();
 80015aa:	f7ff fc3b 	bl	8000e24 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a0e      	ldr	r2, [pc, #56]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 80015b2:	649a      	str	r2, [r3, #72]	@ 0x48
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <HAL_SPI_MspInit+0x2ec>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2105      	movs	r1, #5
 80015be:	2024      	movs	r0, #36	@ 0x24
 80015c0:	f001 fd69 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80015c4:	2024      	movs	r0, #36	@ 0x24
 80015c6:	f001 fd82 	bl	80030ce <HAL_NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3730      	adds	r7, #48	@ 0x30
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40003800 	.word	0x40003800
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40020400 	.word	0x40020400
 80015e4:	20000438 	.word	0x20000438
 80015e8:	40026058 	.word	0x40026058
 80015ec:	20000498 	.word	0x20000498
 80015f0:	40026070 	.word	0x40026070

080015f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	@ 0x28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]
 800160a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a25      	ldr	r2, [pc, #148]	@ (80016a8 <HAL_UART_MspInit+0xb4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d144      	bne.n	80016a0 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b24      	ldr	r3, [pc, #144]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	4a23      	ldr	r2, [pc, #140]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 8001620:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001624:	6413      	str	r3, [r2, #64]	@ 0x40
 8001626:	4b21      	ldr	r3, [pc, #132]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	4a1c      	ldr	r2, [pc, #112]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6313      	str	r3, [r2, #48]	@ 0x30
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <HAL_UART_MspInit+0xb8>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164e:	2301      	movs	r3, #1
 8001650:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	2302      	movs	r3, #2
 8001654:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800165a:	2303      	movs	r3, #3
 800165c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800165e:	2308      	movs	r3, #8
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4619      	mov	r1, r3
 8001668:	4811      	ldr	r0, [pc, #68]	@ (80016b0 <HAL_UART_MspInit+0xbc>)
 800166a:	f002 f967 	bl	800393c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800166e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001674:	2302      	movs	r3, #2
 8001676:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167c:	2303      	movs	r3, #3
 800167e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_UART4;
 8001680:	230b      	movs	r3, #11
 8001682:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	4809      	ldr	r0, [pc, #36]	@ (80016b0 <HAL_UART_MspInit+0xbc>)
 800168c:	f002 f956 	bl	800393c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2105      	movs	r1, #5
 8001694:	2034      	movs	r0, #52	@ 0x34
 8001696:	f001 fcfe 	bl	8003096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800169a:	2034      	movs	r0, #52	@ 0x34
 800169c:	f001 fd17 	bl	80030ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80016a0:	bf00      	nop
 80016a2:	3728      	adds	r7, #40	@ 0x28
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40004c00 	.word	0x40004c00
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <NMI_Handler+0x4>

080016bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <MemManage_Handler+0x4>

080016cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <BusFault_Handler+0x4>

080016d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <UsageFault_Handler+0x4>

080016dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ee:	f000 fcb7 	bl	8002060 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016f2:	f009 ffa9 	bl	800b648 <xTaskGetSchedulerState>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d001      	beq.n	8001700 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016fc:	f00a fea4 	bl	800c448 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}

08001704 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <DMA1_Stream0_IRQHandler+0x10>)
 800170a:	f001 fe93 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000148 	.word	0x20000148

08001718 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800171c:	4802      	ldr	r0, [pc, #8]	@ (8001728 <DMA1_Stream2_IRQHandler+0x10>)
 800171e:	f001 fe89 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000208 	.word	0x20000208

0800172c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <DMA1_Stream3_IRQHandler+0x10>)
 8001732:	f001 fe7f 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000438 	.word	0x20000438

08001740 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <DMA1_Stream4_IRQHandler+0x10>)
 8001746:	f001 fe75 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000498 	.word	0x20000498

08001754 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <DMA1_Stream6_IRQHandler+0x10>)
 800175a:	f001 fe6b 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	200001a8 	.word	0x200001a8

08001768 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <CAN1_TX_IRQHandler+0x10>)
 800176e:	f001 f97e 	bl	8002a6e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000078 	.word	0x20000078

0800177c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <CAN1_RX0_IRQHandler+0x10>)
 8001782:	f001 f974 	bl	8002a6e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000078 	.word	0x20000078

08001790 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <I2C1_EV_IRQHandler+0x10>)
 8001796:	f002 fd57 	bl	8004248 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200000a0 	.word	0x200000a0

080017a4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80017a8:	4802      	ldr	r0, [pc, #8]	@ (80017b4 <I2C1_ER_IRQHandler+0x10>)
 80017aa:	f002 febe 	bl	800452a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200000a0 	.word	0x200000a0

080017b8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80017bc:	4802      	ldr	r0, [pc, #8]	@ (80017c8 <I2C2_EV_IRQHandler+0x10>)
 80017be:	f002 fd43 	bl	8004248 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000f4 	.word	0x200000f4

080017cc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80017d0:	4802      	ldr	r0, [pc, #8]	@ (80017dc <SPI1_IRQHandler+0x10>)
 80017d2:	f005 ffd5 	bl	8007780 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200002c8 	.word	0x200002c8

080017e0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <SPI2_IRQHandler+0x10>)
 80017e6:	f005 ffcb 	bl	8007780 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000320 	.word	0x20000320

080017f4 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <DMA1_Stream7_IRQHandler+0x10>)
 80017fa:	f001 fe1b 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000268 	.word	0x20000268

08001808 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800180c:	4802      	ldr	r0, [pc, #8]	@ (8001818 <UART4_IRQHandler+0x10>)
 800180e:	f006 fbb5 	bl	8007f7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200004f8 	.word	0x200004f8

0800181c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001820:	4802      	ldr	r0, [pc, #8]	@ (800182c <DMA2_Stream0_IRQHandler+0x10>)
 8001822:	f001 fe07 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000378 	.word	0x20000378

08001830 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001834:	4802      	ldr	r0, [pc, #8]	@ (8001840 <DMA2_Stream3_IRQHandler+0x10>)
 8001836:	f001 fdfd 	bl	8003434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200003d8 	.word	0x200003d8

08001844 <HAL_I2C_MemRxCpltCallback>:

/* USER CODE BEGIN 1 */

/* PMIC Fault Read Callback */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == I2C1) {
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a05      	ldr	r2, [pc, #20]	@ (8001868 <HAL_I2C_MemRxCpltCallback+0x24>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d104      	bne.n	8001860 <HAL_I2C_MemRxCpltCallback+0x1c>
    // Blocked I2CTask를 깨우기 위해 세마포어 반납
    osSemaphoreRelease(i2c_dma_semaphore);
 8001856:	4b05      	ldr	r3, [pc, #20]	@ (800186c <HAL_I2C_MemRxCpltCallback+0x28>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4618      	mov	r0, r3
 800185c:	f007 fd78 	bl	8009350 <osSemaphoreRelease>
  }
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40005400 	.word	0x40005400
 800186c:	20000564 	.word	0x20000564

08001870 <HAL_SPI_TxCpltCallback>:

/* EEPROM Write Callback */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1) {
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a05      	ldr	r2, [pc, #20]	@ (8001894 <HAL_SPI_TxCpltCallback+0x24>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d104      	bne.n	800188c <HAL_SPI_TxCpltCallback+0x1c>
    osSemaphoreRelease(spi_dma_semaphore);
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_SPI_TxCpltCallback+0x28>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f007 fd62 	bl	8009350 <osSemaphoreRelease>
  }
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40013000 	.word	0x40013000
 8001898:	2000002c 	.word	0x2000002c

0800189c <HAL_SPI_TxRxCpltCallback>:

/* EEPROM Read Callback */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a05      	ldr	r2, [pc, #20]	@ (80018c0 <HAL_SPI_TxRxCpltCallback+0x24>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d104      	bne.n	80018b8 <HAL_SPI_TxRxCpltCallback+0x1c>
    osSemaphoreRelease(spi_dma_semaphore);
 80018ae:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <HAL_SPI_TxRxCpltCallback+0x28>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f007 fd4c 	bl	8009350 <osSemaphoreRelease>
  }
}
 80018b8:	bf00      	nop
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40013000 	.word	0x40013000
 80018c4:	2000002c 	.word	0x2000002c

080018c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018cc:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <SystemInit+0x20>)
 80018ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018d2:	4a05      	ldr	r2, [pc, #20]	@ (80018e8 <SystemInit+0x20>)
 80018d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <StartI2CTask>:

/**
 * I2CTask는 1ms 주기로 PMIC의 Fault 상태를 확인하여,
 * 새롭게 발생한 Fault가 있으면 SPITask로 DTC 이벤트 큐를 전송한다.
 */
void StartI2CTask(void *argument) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08c      	sub	sp, #48	@ 0x30
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  static uint8_t previous_faults[5] = {0};   // 이전 Fault 상태를 저장하기 위한 static 변수
  static bool is_i2c_com_failed = false;      // I2C 통신 실패 상태 추적 플래그

  for(;;)
  {
    osDelay(1);
 80018f4:	2001      	movs	r0, #1
 80018f6:	f007 fb27 	bl	8008f48 <osDelay>

    if (PMIC_Read_Faults(current_faults, 5) == HAL_OK) {
 80018fa:	f107 0310 	add.w	r3, r7, #16
 80018fe:	2105      	movs	r1, #5
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff faa9 	bl	8000e58 <PMIC_Read_Faults>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	f040 80fe 	bne.w	8001b0a <StartI2CTask+0x21e>

      MP5475_Reg07_Status* pCurReg07 = (MP5475_Reg07_Status*)&current_faults[2];
 800190e:	f107 0310 	add.w	r3, r7, #16
 8001912:	3302      	adds	r3, #2
 8001914:	62fb      	str	r3, [r7, #44]	@ 0x2c
      MP5475_Reg08_Status* pCurReg08 = (MP5475_Reg08_Status*)&current_faults[3];
 8001916:	f107 0310 	add.w	r3, r7, #16
 800191a:	3303      	adds	r3, #3
 800191c:	62bb      	str	r3, [r7, #40]	@ 0x28
      MP5475_Reg09_Status* pCurReg09 = (MP5475_Reg09_Status*)&current_faults[4];
 800191e:	f107 0310 	add.w	r3, r7, #16
 8001922:	3304      	adds	r3, #4
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24

      MP5475_Reg07_Status* pPrevReg07 = (MP5475_Reg07_Status*)&previous_faults[2];
 8001926:	4b85      	ldr	r3, [pc, #532]	@ (8001b3c <StartI2CTask+0x250>)
 8001928:	623b      	str	r3, [r7, #32]
      MP5475_Reg08_Status* pPrevReg08 = (MP5475_Reg08_Status*)&previous_faults[3];
 800192a:	4b85      	ldr	r3, [pc, #532]	@ (8001b40 <StartI2CTask+0x254>)
 800192c:	61fb      	str	r3, [r7, #28]
      MP5475_Reg09_Status* pPrevReg09 = (MP5475_Reg09_Status*)&previous_faults[4];
 800192e:	4b85      	ldr	r3, [pc, #532]	@ (8001b44 <StartI2CTask+0x258>)
 8001930:	61bb      	str	r3, [r7, #24]

      DTC_RequestMessage_t msg;
      msg.type = SAVE_DTC_REQUEST;
 8001932:	2300      	movs	r3, #0
 8001934:	733b      	strb	r3, [r7, #12]

      /* 0x07 레지스터: UV Fault 상태 확인 */
      if (pCurReg07->bits.bucka_uv && !pPrevReg07->bits.bucka_uv) {
 8001936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	d011      	beq.n	8001968 <StartI2CTask+0x7c>
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10a      	bne.n	8001968 <StartI2CTask+0x7c>
        msg.dtc_code = DTC_C1221_BUCK_A_UV; 
 8001952:	f241 2321 	movw	r3, #4641	@ 0x1221
 8001956:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001958:	4b7b      	ldr	r3, [pc, #492]	@ (8001b48 <StartI2CTask+0x25c>)
 800195a:	6818      	ldr	r0, [r3, #0]
 800195c:	f107 010c 	add.w	r1, r7, #12
 8001960:	2300      	movs	r3, #0
 8001962:	2200      	movs	r2, #0
 8001964:	f007 fdac 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg07->bits.buckb_uv && !pPrevReg07->bits.buckb_uv) {
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b00      	cmp	r3, #0
 8001974:	d011      	beq.n	800199a <StartI2CTask+0xae>
 8001976:	6a3b      	ldr	r3, [r7, #32]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d10a      	bne.n	800199a <StartI2CTask+0xae>
        msg.dtc_code = DTC_C1222_BUCK_B_UV; 
 8001984:	f241 2322 	movw	r3, #4642	@ 0x1222
 8001988:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 800198a:	4b6f      	ldr	r3, [pc, #444]	@ (8001b48 <StartI2CTask+0x25c>)
 800198c:	6818      	ldr	r0, [r3, #0]
 800198e:	f107 010c 	add.w	r1, r7, #12
 8001992:	2300      	movs	r3, #0
 8001994:	2200      	movs	r2, #0
 8001996:	f007 fd93 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg07->bits.buckc_uv && !pPrevReg07->bits.buckc_uv) {
 800199a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	f003 0320 	and.w	r3, r3, #32
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d011      	beq.n	80019cc <StartI2CTask+0xe0>
 80019a8:	6a3b      	ldr	r3, [r7, #32]
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	f003 0320 	and.w	r3, r3, #32
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10a      	bne.n	80019cc <StartI2CTask+0xe0>
        msg.dtc_code = DTC_C1242_BUCK_C_UV; 
 80019b6:	f241 2342 	movw	r3, #4674	@ 0x1242
 80019ba:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 80019bc:	4b62      	ldr	r3, [pc, #392]	@ (8001b48 <StartI2CTask+0x25c>)
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	f107 010c 	add.w	r1, r7, #12
 80019c4:	2300      	movs	r3, #0
 80019c6:	2200      	movs	r2, #0
 80019c8:	f007 fd7a 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg07->bits.buckd_uv && !pPrevReg07->bits.buckd_uv) {
 80019cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	f003 0310 	and.w	r3, r3, #16
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d011      	beq.n	80019fe <StartI2CTask+0x112>
 80019da:	6a3b      	ldr	r3, [r7, #32]
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10a      	bne.n	80019fe <StartI2CTask+0x112>
        msg.dtc_code = DTC_C0577_BUCK_D_UV; 
 80019e8:	f240 5377 	movw	r3, #1399	@ 0x577
 80019ec:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 80019ee:	4b56      	ldr	r3, [pc, #344]	@ (8001b48 <StartI2CTask+0x25c>)
 80019f0:	6818      	ldr	r0, [r3, #0]
 80019f2:	f107 010c 	add.w	r1, r7, #12
 80019f6:	2300      	movs	r3, #0
 80019f8:	2200      	movs	r2, #0
 80019fa:	f007 fd61 	bl	80094c0 <osMessageQueuePut>
      }

      /* 0x08 레지스터: OC Fault 상태 확인 */
      if (pCurReg08->bits.bucka_oc && !pPrevReg08->bits.bucka_oc) {
 80019fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d011      	beq.n	8001a30 <StartI2CTask+0x144>
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d10a      	bne.n	8001a30 <StartI2CTask+0x144>
        msg.dtc_code = DTC_C1232_BUCK_A_OC; 
 8001a1a:	f241 2332 	movw	r3, #4658	@ 0x1232
 8001a1e:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001a20:	4b49      	ldr	r3, [pc, #292]	@ (8001b48 <StartI2CTask+0x25c>)
 8001a22:	6818      	ldr	r0, [r3, #0]
 8001a24:	f107 010c 	add.w	r1, r7, #12
 8001a28:	2300      	movs	r3, #0
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f007 fd48 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg08->bits.buckb_oc && !pPrevReg08->bits.buckb_oc) {
 8001a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d011      	beq.n	8001a62 <StartI2CTask+0x176>
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10a      	bne.n	8001a62 <StartI2CTask+0x176>
        msg.dtc_code = DTC_C1233_BUCK_B_OC; 
 8001a4c:	f241 2333 	movw	r3, #4659	@ 0x1233
 8001a50:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001a52:	4b3d      	ldr	r3, [pc, #244]	@ (8001b48 <StartI2CTask+0x25c>)
 8001a54:	6818      	ldr	r0, [r3, #0]
 8001a56:	f107 010c 	add.w	r1, r7, #12
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f007 fd2f 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg08->bits.buckc_oc && !pPrevReg08->bits.buckc_oc) {
 8001a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	f003 0320 	and.w	r3, r3, #32
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d011      	beq.n	8001a94 <StartI2CTask+0x1a8>
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	f003 0320 	and.w	r3, r3, #32
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10a      	bne.n	8001a94 <StartI2CTask+0x1a8>
        msg.dtc_code = DTC_C1217_BUCK_C_OC; 
 8001a7e:	f241 2317 	movw	r3, #4631	@ 0x1217
 8001a82:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001a84:	4b30      	ldr	r3, [pc, #192]	@ (8001b48 <StartI2CTask+0x25c>)
 8001a86:	6818      	ldr	r0, [r3, #0]
 8001a88:	f107 010c 	add.w	r1, r7, #12
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f007 fd16 	bl	80094c0 <osMessageQueuePut>
      }
      if (pCurReg08->bits.buckd_oc && !pPrevReg08->bits.buckd_oc) {
 8001a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	f003 0310 	and.w	r3, r3, #16
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d011      	beq.n	8001ac6 <StartI2CTask+0x1da>
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	f003 0310 	and.w	r3, r3, #16
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10a      	bne.n	8001ac6 <StartI2CTask+0x1da>
        msg.dtc_code = DTC_C0121_BUCK_D_OC; 
 8001ab0:	f240 1321 	movw	r3, #289	@ 0x121
 8001ab4:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001ab6:	4b24      	ldr	r3, [pc, #144]	@ (8001b48 <StartI2CTask+0x25c>)
 8001ab8:	6818      	ldr	r0, [r3, #0]
 8001aba:	f107 010c 	add.w	r1, r7, #12
 8001abe:	2300      	movs	r3, #0
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f007 fcfd 	bl	80094c0 <osMessageQueuePut>
      }

      /* 0x09 레지스터: 시스템 Fault 상태 확인 */
      if (pCurReg09->bits.pmic_high_temp_shutdown && !pPrevReg09->bits.pmic_high_temp_shutdown) {
 8001ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d011      	beq.n	8001af8 <StartI2CTask+0x20c>
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d10a      	bne.n	8001af8 <StartI2CTask+0x20c>
        msg.dtc_code = DTC_U0121_SYSTEM_FAIL; 
 8001ae2:	f240 1321 	movw	r3, #289	@ 0x121
 8001ae6:	81fb      	strh	r3, [r7, #14]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001ae8:	4b17      	ldr	r3, [pc, #92]	@ (8001b48 <StartI2CTask+0x25c>)
 8001aea:	6818      	ldr	r0, [r3, #0]
 8001aec:	f107 010c 	add.w	r1, r7, #12
 8001af0:	2300      	movs	r3, #0
 8001af2:	2200      	movs	r2, #0
 8001af4:	f007 fce4 	bl	80094c0 <osMessageQueuePut>
      }

      memcpy(previous_faults, current_faults, 5);
 8001af8:	4b14      	ldr	r3, [pc, #80]	@ (8001b4c <StartI2CTask+0x260>)
 8001afa:	f107 0210 	add.w	r2, r7, #16
 8001afe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b02:	6018      	str	r0, [r3, #0]
 8001b04:	3304      	adds	r3, #4
 8001b06:	7019      	strb	r1, [r3, #0]
 8001b08:	e6f4      	b.n	80018f4 <StartI2CTask+0x8>

    } else {
      // 이전에 통신 실패 상태가 아니었을 때만 DTC를 한 번 전송하여 중복 방지
      if (!is_i2c_com_failed) {
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <StartI2CTask+0x264>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	f083 0301 	eor.w	r3, r3, #1
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f43f aeed 	beq.w	80018f4 <StartI2CTask+0x8>
        is_i2c_com_failed = true; // 통신 실패 상태로 설정
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <StartI2CTask+0x264>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
        DTC_RequestMessage_t msg;
        msg.type = SAVE_DTC_REQUEST;
 8001b20:	2300      	movs	r3, #0
 8001b22:	723b      	strb	r3, [r7, #8]
        // PMIC와 통신이 두절된 것은 브레이크 시스템 전체와의 통신 두절로 간주
        msg.dtc_code = DTC_U0121_SYSTEM_FAIL;
 8001b24:	f240 1321 	movw	r3, #289	@ 0x121
 8001b28:	817b      	strh	r3, [r7, #10]
        osMessageQueuePut(DTC_RequestQueueHandle, &msg, 0, 0);
 8001b2a:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <StartI2CTask+0x25c>)
 8001b2c:	6818      	ldr	r0, [r3, #0]
 8001b2e:	f107 0108 	add.w	r1, r7, #8
 8001b32:	2300      	movs	r3, #0
 8001b34:	2200      	movs	r2, #0
 8001b36:	f007 fcc3 	bl	80094c0 <osMessageQueuePut>
    osDelay(1);
 8001b3a:	e6db      	b.n	80018f4 <StartI2CTask+0x8>
 8001b3c:	2000056a 	.word	0x2000056a
 8001b40:	2000056b 	.word	0x2000056b
 8001b44:	2000056c 	.word	0x2000056c
 8001b48:	20000558 	.word	0x20000558
 8001b4c:	20000568 	.word	0x20000568
 8001b50:	2000056d 	.word	0x2000056d

08001b54 <StartSPITask>:
}

/*
 * SPITask는 DTC 관련 요청을 받아 EEPROM에 읽고 쓰는 역할을 전담한다.
 */
void StartSPITask(void *argument) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b092      	sub	sp, #72	@ 0x48
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  DTC_RequestMessage_t request_msg;
  osStatus_t status;

  for(;;) {
    // DTC_RequestQueueHandle에 메시지가 도착할 때까지 Blocked
    status = osMessageQueueGet(DTC_RequestQueueHandle, &request_msg, NULL, osWaitForever);
 8001b5c:	4b66      	ldr	r3, [pc, #408]	@ (8001cf8 <StartSPITask+0x1a4>)
 8001b5e:	6818      	ldr	r0, [r3, #0]
 8001b60:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f007 fd09 	bl	8009580 <osMessageQueueGet>
 8001b6e:	6378      	str	r0, [r7, #52]	@ 0x34

    if (status == osOK) {
 8001b70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f2      	bne.n	8001b5c <StartSPITask+0x8>
      // EEPROM 접근을 위해 뮤텍스를 점유
      if (osMutexAcquire(EepromMutexHandle, 100) == osOK) {
 8001b76:	4b61      	ldr	r3, [pc, #388]	@ (8001cfc <StartSPITask+0x1a8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2164      	movs	r1, #100	@ 0x64
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f007 fa84 	bl	800908a <osMutexAcquire>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1e9      	bne.n	8001b5c <StartSPITask+0x8>
        switch (request_msg.type) {
 8001b88:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	f000 809c 	beq.w	8001cca <StartSPITask+0x176>
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	f300 80aa 	bgt.w	8001cec <StartSPITask+0x198>
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d002      	beq.n	8001ba2 <StartSPITask+0x4e>
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d05c      	beq.n	8001c5a <StartSPITask+0x106>
 8001ba0:	e0a4      	b.n	8001cec <StartSPITask+0x198>
          case SAVE_DTC_REQUEST:
          {
            // 1. 현재 저장된 DTC 목록을 EEPROM에서 읽어온다. 
            DTC_Code_t stored_dtcs[MAX_DTC_COUNT] = {0};
 8001ba2:	f107 0308 	add.w	r3, r7, #8
 8001ba6:	2220      	movs	r2, #32
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f00a fecc 	bl	800c948 <memset>
            EEPROM_Read_DTCs(DTC_STORAGE_START_ADDRESS, (uint8_t*)stored_dtcs, sizeof(stored_dtcs));
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	2220      	movs	r2, #32
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001bbc:	f7fe fd9e 	bl	80006fc <EEPROM_Read_DTCs>

            // 2. 이미 저장된 DTC인지, 빈 공간이 있는지 확인한다.
            bool already_exists = false;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            int empty_slot = -1;
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	643b      	str	r3, [r7, #64]	@ 0x40
            for (int i = 0; i < MAX_DTC_COUNT; i++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bd0:	e027      	b.n	8001c22 <StartSPITask+0xce>
              if (stored_dtcs[i] == request_msg.dtc_code) {
 8001bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	3348      	adds	r3, #72	@ 0x48
 8001bd8:	443b      	add	r3, r7
 8001bda:	f833 2c40 	ldrh.w	r2, [r3, #-64]
 8001bde:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d103      	bne.n	8001bec <StartSPITask+0x98>
                already_exists = true;
 8001be4:	2301      	movs	r3, #1
 8001be6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 8001bea:	e01d      	b.n	8001c28 <StartSPITask+0xd4>
              }
              if ((stored_dtcs[i] == 0x0000 || stored_dtcs[i] == 0xFFFF) && empty_slot == -1) {
 8001bec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	3348      	adds	r3, #72	@ 0x48
 8001bf2:	443b      	add	r3, r7
 8001bf4:	f833 3c40 	ldrh.w	r3, [r3, #-64]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d009      	beq.n	8001c10 <StartSPITask+0xbc>
 8001bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bfe:	005b      	lsls	r3, r3, #1
 8001c00:	3348      	adds	r3, #72	@ 0x48
 8001c02:	443b      	add	r3, r7
 8001c04:	f833 3c40 	ldrh.w	r3, [r3, #-64]
 8001c08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d105      	bne.n	8001c1c <StartSPITask+0xc8>
 8001c10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c16:	d101      	bne.n	8001c1c <StartSPITask+0xc8>
                empty_slot = i;
 8001c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1a:	643b      	str	r3, [r7, #64]	@ 0x40
            for (int i = 0; i < MAX_DTC_COUNT; i++) {
 8001c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1e:	3301      	adds	r3, #1
 8001c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c24:	2b0f      	cmp	r3, #15
 8001c26:	ddd4      	ble.n	8001bd2 <StartSPITask+0x7e>
              }
            }

            // 3. 중복되지 않았고, 빈 공간이 있으면 새로운 DTC를 추가하고 EEPROM에 쓴다.
            if (!already_exists && empty_slot != -1) {
 8001c28:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001c2c:	f083 0301 	eor.w	r3, r3, #1
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d059      	beq.n	8001cea <StartSPITask+0x196>
 8001c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c3c:	d055      	beq.n	8001cea <StartSPITask+0x196>
              uint16_t write_address = DTC_STORAGE_START_ADDRESS + (empty_slot * DTC_ENTRY_SIZE);
 8001c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c40:	3380      	adds	r3, #128	@ 0x80
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	867b      	strh	r3, [r7, #50]	@ 0x32
              EEPROM_Write_DTC(write_address, (uint8_t*)&request_msg.dtc_code, DTC_ENTRY_SIZE);
 8001c48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c4c:	1c99      	adds	r1, r3, #2
 8001c4e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001c50:	2202      	movs	r2, #2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fcdc 	bl	8000610 <EEPROM_Write_DTC>
            }
            break;
 8001c58:	e047      	b.n	8001cea <StartSPITask+0x196>
          }

          case READ_ALL_DTCS_REQUEST:
          {
            DTC_ResponseMessage_t response_msg = {0};
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	2222      	movs	r2, #34	@ 0x22
 8001c60:	2100      	movs	r1, #0
 8001c62:	4618      	mov	r0, r3
 8001c64:	f00a fe70 	bl	800c948 <memset>
            EEPROM_Read_DTCs(DTC_STORAGE_START_ADDRESS, (uint8_t*)response_msg.dtc_list, sizeof(response_msg.dtc_list));
 8001c68:	f107 0308 	add.w	r3, r7, #8
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	2220      	movs	r2, #32
 8001c70:	4619      	mov	r1, r3
 8001c72:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c76:	f7fe fd41 	bl	80006fc <EEPROM_Read_DTCs>

            // 유효한 DTC 개수 카운트
            for (int i = 0; i < MAX_DTC_COUNT; i++) {
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c7e:	e018      	b.n	8001cb2 <StartSPITask+0x15e>
              if (response_msg.dtc_list[i] != 0x0000 && response_msg.dtc_list[i] != 0xFFFF) {
 8001c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	3348      	adds	r3, #72	@ 0x48
 8001c86:	443b      	add	r3, r7
 8001c88:	f833 3c3e 	ldrh.w	r3, [r3, #-62]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00d      	beq.n	8001cac <StartSPITask+0x158>
 8001c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	3348      	adds	r3, #72	@ 0x48
 8001c96:	443b      	add	r3, r7
 8001c98:	f833 3c3e 	ldrh.w	r3, [r3, #-62]
 8001c9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d003      	beq.n	8001cac <StartSPITask+0x158>
                response_msg.dtc_count++;
 8001ca4:	7a3b      	ldrb	r3, [r7, #8]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	723b      	strb	r3, [r7, #8]
            for (int i = 0; i < MAX_DTC_COUNT; i++) {
 8001cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cae:	3301      	adds	r3, #1
 8001cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001cb4:	2b0f      	cmp	r3, #15
 8001cb6:	dde3      	ble.n	8001c80 <StartSPITask+0x12c>
              }
            }
            // CANTask로 응답 전송
            osMessageQueuePut(DTC_ResponseQueueHandle, &response_msg, 0, 10);
 8001cb8:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <StartSPITask+0x1ac>)
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	f107 0108 	add.w	r1, r7, #8
 8001cc0:	230a      	movs	r3, #10
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f007 fbfc 	bl	80094c0 <osMessageQueuePut>
            break;
 8001cc8:	e010      	b.n	8001cec <StartSPITask+0x198>
          }

          case CLEAR_ALL_DTCS_REQUEST:
          {
            uint8_t clear_buffer[MAX_DTC_COUNT * DTC_ENTRY_SIZE];
            memset(clear_buffer, 0xFF, sizeof(clear_buffer)); // EEPROM은 보통 0xFF로 지움
 8001cca:	f107 0308 	add.w	r3, r7, #8
 8001cce:	2220      	movs	r2, #32
 8001cd0:	21ff      	movs	r1, #255	@ 0xff
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f00a fe38 	bl	800c948 <memset>
            EEPROM_Write_DTC(DTC_STORAGE_START_ADDRESS, clear_buffer, sizeof(clear_buffer));
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	2220      	movs	r2, #32
 8001cde:	4619      	mov	r1, r3
 8001ce0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001ce4:	f7fe fc94 	bl	8000610 <EEPROM_Write_DTC>
            break;
 8001ce8:	e000      	b.n	8001cec <StartSPITask+0x198>
            break;
 8001cea:	bf00      	nop
          }
        }
        // 작업이 끝났으므로 뮤텍스를 반드시 해제한다.
        osMutexRelease(EepromMutexHandle);
 8001cec:	4b03      	ldr	r3, [pc, #12]	@ (8001cfc <StartSPITask+0x1a8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f007 fa15 	bl	8009120 <osMutexRelease>
    status = osMessageQueueGet(DTC_RequestQueueHandle, &request_msg, NULL, osWaitForever);
 8001cf6:	e731      	b.n	8001b5c <StartSPITask+0x8>
 8001cf8:	20000558 	.word	0x20000558
 8001cfc:	20000560 	.word	0x20000560
 8001d00:	2000055c 	.word	0x2000055c

08001d04 <StartCANTask>:

/* 
 * CAN 메시지 수신을 기다리다가, 진단 요청이 오면 처리한다. 
 */
void StartCANTask(void *argument)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08c      	sub	sp, #48	@ 0x30
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  CAN_Message_t rx_msg;
  osStatus_t status;

  // CAN 드라이버 초기화 및 인터럽트 활성화
  CAN_Init();
 8001d0c:	f000 f8ee 	bl	8001eec <CAN_Init>

  for(;;)
  {
    // CanQueueHandle에 메시지가 도착할 때까지 무한정 대기 (휴면)
    status = osMessageQueueGet(CanQueueHandle, &rx_msg, NULL, osWaitForever);
 8001d10:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <StartCANTask+0x3c>)
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	f107 0108 	add.w	r1, r7, #8
 8001d18:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f007 fc2f 	bl	8009580 <osMessageQueueGet>
 8001d22:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (status == osOK)
 8001d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f2      	bne.n	8001d10 <StartCANTask+0xc>
    {
      // 수신된 메시지 ID가 진단 요청 ID(0x7DF)일 경우에만 처리
      if (rx_msg.header.StdId == CAN_ID_DIAG_REQUEST)
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	f240 72df 	movw	r2, #2015	@ 0x7df
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d1ed      	bne.n	8001d10 <StartCANTask+0xc>
      {
        Process_CAN_Response(&rx_msg);
 8001d34:	f107 0308 	add.w	r3, r7, #8
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 f803 	bl	8001d44 <Process_CAN_Response>
    status = osMessageQueueGet(CanQueueHandle, &rx_msg, NULL, osWaitForever);
 8001d3e:	e7e7      	b.n	8001d10 <StartCANTask+0xc>
 8001d40:	20000550 	.word	0x20000550

08001d44 <Process_CAN_Response>:
/**
 * 수신된 UDS 진단 요청 메시지를 파싱하고 처리합니다.
 * rx_msg: 수신된 CAN 메시지 데이터
 */
static void Process_CAN_Response(CAN_Message_t* rx_msg)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b094      	sub	sp, #80	@ 0x50
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint8_t sid = rx_msg->data[1]; // Service ID
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	7f5b      	ldrb	r3, [r3, #29]
 8001d50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  switch (sid)
 8001d54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001d58:	2b14      	cmp	r3, #20
 8001d5a:	f000 8092 	beq.w	8001e82 <Process_CAN_Response+0x13e>
 8001d5e:	2b19      	cmp	r3, #25
 8001d60:	f040 80aa 	bne.w	8001eb8 <Process_CAN_Response+0x174>
  {
    case SID_READ_DTC_INFO: // 0x19 - DTC 정보 읽기 요청
    {
      // 1. SPITask에게 "모든 DTC를 읽어달라"고 요청
      DTC_RequestMessage_t request_to_spi;
      request_to_spi.type = READ_ALL_DTCS_REQUEST;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
      osMessageQueuePut(DTC_RequestQueueHandle, &request_to_spi, 0, 10);
 8001d6a:	4b55      	ldr	r3, [pc, #340]	@ (8001ec0 <Process_CAN_Response+0x17c>)
 8001d6c:	6818      	ldr	r0, [r3, #0]
 8001d6e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001d72:	230a      	movs	r3, #10
 8001d74:	2200      	movs	r2, #0
 8001d76:	f007 fba3 	bl	80094c0 <osMessageQueuePut>

      // 2. SPITask로부터 응답이 올 때까지 대기
      DTC_ResponseMessage_t response_from_spi;
      if (osMessageQueueGet(DTC_ResponseQueueHandle, &response_from_spi, NULL, 100) == osOK)
 8001d7a:	4b52      	ldr	r3, [pc, #328]	@ (8001ec4 <Process_CAN_Response+0x180>)
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	f107 010c 	add.w	r1, r7, #12
 8001d82:	2364      	movs	r3, #100	@ 0x64
 8001d84:	2200      	movs	r2, #0
 8001d86:	f007 fbfb 	bl	8009580 <osMessageQueueGet>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f040 8092 	bne.w	8001eb6 <Process_CAN_Response+0x172>
      {
        // 3. 응답 수신 성공! UDS 프로토콜에 맞춰 응답 메시지 포맷팅
        uint8_t tx_data[8] = {0};
 8001d92:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
        uint8_t valid_dtc_count = 0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

        // 유효한 DTC만 필터링하여 응답 데이터 구성
        for (int i = 0; i < MAX_DTC_COUNT && valid_dtc_count < 2; i++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001da6:	e049      	b.n	8001e3c <Process_CAN_Response+0xf8>
        {
            if (response_from_spi.dtc_list[i] != 0x0000 && response_from_spi.dtc_list[i] != 0xFFFF)
 8001da8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	3350      	adds	r3, #80	@ 0x50
 8001dae:	443b      	add	r3, r7
 8001db0:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d03e      	beq.n	8001e36 <Process_CAN_Response+0xf2>
 8001db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	3350      	adds	r3, #80	@ 0x50
 8001dbe:	443b      	add	r3, r7
 8001dc0:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001dc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d034      	beq.n	8001e36 <Process_CAN_Response+0xf2>
            {
                if (valid_dtc_count == 0) { // 첫 번째 DTC
 8001dcc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d117      	bne.n	8001e04 <Process_CAN_Response+0xc0>
                    tx_data[3] = (response_from_spi.dtc_list[i] >> 8) & 0xFF; // DTC High Byte
 8001dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	3350      	adds	r3, #80	@ 0x50
 8001dda:	443b      	add	r3, r7
 8001ddc:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001de0:	0a1b      	lsrs	r3, r3, #8
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
                    tx_data[4] = response_from_spi.dtc_list[i] & 0xFF;        // DTC Low Byte
 8001dea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	3350      	adds	r3, #80	@ 0x50
 8001df0:	443b      	add	r3, r7
 8001df2:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    tx_data[5] = 0x09; // DTC Status (예: testFailed)
 8001dfc:	2309      	movs	r3, #9
 8001dfe:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8001e02:	e013      	b.n	8001e2c <Process_CAN_Response+0xe8>
                } else { // 두 번째 DTC
                    tx_data[6] = (response_from_spi.dtc_list[i] >> 8) & 0xFF;
 8001e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	3350      	adds	r3, #80	@ 0x50
 8001e0a:	443b      	add	r3, r7
 8001e0c:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001e10:	0a1b      	lsrs	r3, r3, #8
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    tx_data[7] = response_from_spi.dtc_list[i] & 0xFF;
 8001e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	3350      	adds	r3, #80	@ 0x50
 8001e20:	443b      	add	r3, r7
 8001e22:	f833 3c42 	ldrh.w	r3, [r3, #-66]
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                }
                valid_dtc_count++;
 8001e2c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e30:	3301      	adds	r3, #1
 8001e32:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        for (int i = 0; i < MAX_DTC_COUNT && valid_dtc_count < 2; i++)
 8001e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e38:	3301      	adds	r3, #1
 8001e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e3e:	2b0f      	cmp	r3, #15
 8001e40:	dc03      	bgt.n	8001e4a <Process_CAN_Response+0x106>
 8001e42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d9ae      	bls.n	8001da8 <Process_CAN_Response+0x64>
            }
        }

        // PCI 및 SID, Sub-function 설정
        tx_data[0] = 1 + (valid_dtc_count * 3); // PCI: SID + SubFunc + DTCs
 8001e4a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001e4e:	461a      	mov	r2, r3
 8001e50:	0052      	lsls	r2, r2, #1
 8001e52:	4413      	add	r3, r2
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	3301      	adds	r3, #1
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        tx_data[1] = SID_READ_DTC_INFO | SID_POSITIVE_RESPONSE_MASK; // 0x59
 8001e5e:	2359      	movs	r3, #89	@ 0x59
 8001e60:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
        tx_data[2] = SUB_FUNC_DTC_BY_STATUS_MASK; // 0x02
 8001e64:	2302      	movs	r3, #2
 8001e66:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

        // 4. 진단기로 최종 응답 전송
        CAN_SendMessage(CAN_ID_DIAG_RESPONSE, tx_data, tx_data[0] + 1);
 8001e6a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001e6e:	3301      	adds	r3, #1
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e76:	4619      	mov	r1, r3
 8001e78:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 8001e7c:	f000 f84e 	bl	8001f1c <CAN_SendMessage>
      }
      break;
 8001e80:	e019      	b.n	8001eb6 <Process_CAN_Response+0x172>

    case SID_CLEAR_DIAG_INFO: // 0x14 - DTC 삭제 요청
    {
      // 1. SPITask에게 "모든 DTC를 삭제해달라"고 요청
      DTC_RequestMessage_t request_to_spi;
      request_to_spi.type = CLEAR_ALL_DTCS_REQUEST;
 8001e82:	2302      	movs	r3, #2
 8001e84:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      osMessageQueuePut(DTC_RequestQueueHandle, &request_to_spi, 0, 10);
 8001e88:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec0 <Process_CAN_Response+0x17c>)
 8001e8a:	6818      	ldr	r0, [r3, #0]
 8001e8c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001e90:	230a      	movs	r3, #10
 8001e92:	2200      	movs	r2, #0
 8001e94:	f007 fb14 	bl	80094c0 <osMessageQueuePut>

      // 2. UDS 프로토콜에 맞춰 긍정 응답 메시지 포맷팅
      uint8_t tx_data[2];
      tx_data[0] = 0x01; // PCI
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
      tx_data[1] = SID_CLEAR_DIAG_INFO | SID_POSITIVE_RESPONSE_MASK; // 0x54
 8001e9e:	2354      	movs	r3, #84	@ 0x54
 8001ea0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

      // 3. 진단기로 최종 응답 전송
      CAN_SendMessage(CAN_ID_DIAG_RESPONSE, tx_data, 2);
 8001ea4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	4619      	mov	r1, r3
 8001eac:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 8001eb0:	f000 f834 	bl	8001f1c <CAN_SendMessage>
      break;
 8001eb4:	e000      	b.n	8001eb8 <Process_CAN_Response+0x174>
      break;
 8001eb6:	bf00      	nop
    }
  }
}
 8001eb8:	bf00      	nop
 8001eba:	3750      	adds	r7, #80	@ 0x50
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000558 	.word	0x20000558
 8001ec4:	2000055c 	.word	0x2000055c

08001ec8 <StartUARTTask>:
        osDelay(1000);
    }
}

void StartUARTTask(void *argument)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1000);
 8001ed0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ed4:	f007 f838 	bl	8008f48 <osDelay>
 8001ed8:	e7fa      	b.n	8001ed0 <StartUARTTask+0x8>

08001eda <StartDefaultTask>:
  }
}

void StartDefaultTask(void *argument)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1000);
 8001ee2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ee6:	f007 f82f 	bl	8008f48 <osDelay>
 8001eea:	e7fa      	b.n	8001ee2 <StartDefaultTask+0x8>

08001eec <CAN_Init>:
#include "yj_can.h"

extern CAN_HandleTypeDef hcan1;

HAL_StatusTypeDef CAN_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
    // CAN 수신 FIFO 0에 메시지가 도착하면 인터럽트가 발생하도록 설정
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8001ef0:	2102      	movs	r1, #2
 8001ef2:	4809      	ldr	r0, [pc, #36]	@ (8001f18 <CAN_Init+0x2c>)
 8001ef4:	f000 fd95 	bl	8002a22 <HAL_CAN_ActivateNotification>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <CAN_Init+0x16>
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e008      	b.n	8001f14 <CAN_Init+0x28>
    }

    // CAN 컨트롤러 시작
    if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001f02:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <CAN_Init+0x2c>)
 8001f04:	f000 fc39 	bl	800277a <HAL_CAN_Start>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <CAN_Init+0x26>
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e000      	b.n	8001f14 <CAN_Init+0x28>
    }
    return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000078 	.word	0x20000078

08001f1c <CAN_SendMessage>:

HAL_StatusTypeDef CAN_SendMessage(uint32_t id, uint8_t* pData, uint8_t len)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08c      	sub	sp, #48	@ 0x30
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	4613      	mov	r3, r2
 8001f28:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef tx_header;
    uint32_t tx_mailbox;

    tx_header.StdId = id;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	61bb      	str	r3, [r7, #24]
    tx_header.IDE = CAN_ID_STD;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
    tx_header.RTR = CAN_RTR_DATA;
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
    tx_header.DLC = len;
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 비어있는 CAN 송신 메일박스가 있을 때까지 최대 10ms 대기
    if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 8001f3a:	480a      	ldr	r0, [pc, #40]	@ (8001f64 <CAN_SendMessage+0x48>)
 8001f3c:	f000 fd3c 	bl	80029b8 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d009      	beq.n	8001f5a <CAN_SendMessage+0x3e>
        return HAL_CAN_AddTxMessage(&hcan1, &tx_header, pData, &tx_mailbox);
 8001f46:	f107 0314 	add.w	r3, r7, #20
 8001f4a:	f107 0118 	add.w	r1, r7, #24
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	4804      	ldr	r0, [pc, #16]	@ (8001f64 <CAN_SendMessage+0x48>)
 8001f52:	f000 fc56 	bl	8002802 <HAL_CAN_AddTxMessage>
 8001f56:	4603      	mov	r3, r0
 8001f58:	e000      	b.n	8001f5c <CAN_SendMessage+0x40>
    }
    return HAL_BUSY;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3730      	adds	r7, #48	@ 0x30
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000078 	.word	0x20000078

08001f68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fa0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f6c:	480d      	ldr	r0, [pc, #52]	@ (8001fa4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f6e:	490e      	ldr	r1, [pc, #56]	@ (8001fa8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f70:	4a0e      	ldr	r2, [pc, #56]	@ (8001fac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0b      	ldr	r2, [pc, #44]	@ (8001fb0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f84:	4c0b      	ldr	r4, [pc, #44]	@ (8001fb4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f92:	f7ff fc99 	bl	80018c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f96:	f00a fcdf 	bl	800c958 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f9a:	f7fe fbed 	bl	8000778 <main>
  bx  lr    
 8001f9e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001fa0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001fac:	0800cbb8 	.word	0x0800cbb8
  ldr r2, =_sbss
 8001fb0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001fb4:	20004ec4 	.word	0x20004ec4

08001fb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <ADC_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001ffc <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <HAL_Init+0x40>)
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8001ffc <HAL_Init+0x40>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <HAL_Init+0x40>)
 8001fd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	@ (8001ffc <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	@ (8001ffc <HAL_Init+0x40>)
 8001fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f001 f84b 	bl	8003080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	200f      	movs	r0, #15
 8001fec:	f000 f808 	bl	8002000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7fe ff5c 	bl	8000eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023c00 	.word	0x40023c00

08002000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002008:	4b12      	ldr	r3, [pc, #72]	@ (8002054 <HAL_InitTick+0x54>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_InitTick+0x58>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002016:	fbb3 f3f1 	udiv	r3, r3, r1
 800201a:	fbb2 f3f3 	udiv	r3, r2, r3
 800201e:	4618      	mov	r0, r3
 8002020:	f001 f863 	bl	80030ea <HAL_SYSTICK_Config>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e00e      	b.n	800204c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b0f      	cmp	r3, #15
 8002032:	d80a      	bhi.n	800204a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002034:	2200      	movs	r2, #0
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
 800203c:	f001 f82b 	bl	8003096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002040:	4a06      	ldr	r2, [pc, #24]	@ (800205c <HAL_InitTick+0x5c>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e000      	b.n	800204c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000000 	.word	0x20000000
 8002058:	20000008 	.word	0x20000008
 800205c:	20000004 	.word	0x20000004

08002060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <HAL_IncTick+0x20>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_IncTick+0x24>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4413      	add	r3, r2
 8002070:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <HAL_IncTick+0x24>)
 8002072:	6013      	str	r3, [r2, #0]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	20000008 	.word	0x20000008
 8002084:	20000570 	.word	0x20000570

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	@ (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000570 	.word	0x20000570

080020a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a8:	2300      	movs	r3, #0
 80020aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e033      	b.n	800211e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d109      	bne.n	80020d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7fe ff20 	bl	8000f04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f003 0310 	and.w	r3, r3, #16
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d118      	bne.n	8002110 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020e6:	f023 0302 	bic.w	r3, r3, #2
 80020ea:	f043 0202 	orr.w	r2, r3, #2
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f94a 	bl	800238c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	f023 0303 	bic.w	r3, r3, #3
 8002106:	f043 0201 	orr.w	r2, r3, #1
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	@ 0x40
 800210e:	e001      	b.n	8002114 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800211c:	7bfb      	ldrb	r3, [r7, #15]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
	...

08002128 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800213c:	2b01      	cmp	r3, #1
 800213e:	d101      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x1c>
 8002140:	2302      	movs	r3, #2
 8002142:	e113      	b.n	800236c <HAL_ADC_ConfigChannel+0x244>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b09      	cmp	r3, #9
 8002152:	d925      	bls.n	80021a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68d9      	ldr	r1, [r3, #12]
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	b29b      	uxth	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	3b1e      	subs	r3, #30
 800216a:	2207      	movs	r2, #7
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43da      	mvns	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	400a      	ands	r2, r1
 8002178:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68d9      	ldr	r1, [r3, #12]
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4618      	mov	r0, r3
 800218c:	4603      	mov	r3, r0
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	4403      	add	r3, r0
 8002192:	3b1e      	subs	r3, #30
 8002194:	409a      	lsls	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	e022      	b.n	80021e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6919      	ldr	r1, [r3, #16]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	461a      	mov	r2, r3
 80021ae:	4613      	mov	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	4413      	add	r3, r2
 80021b4:	2207      	movs	r2, #7
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	400a      	ands	r2, r1
 80021c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6919      	ldr	r1, [r3, #16]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	4618      	mov	r0, r3
 80021d6:	4603      	mov	r3, r0
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	4403      	add	r3, r0
 80021dc:	409a      	lsls	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b06      	cmp	r3, #6
 80021ec:	d824      	bhi.n	8002238 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	3b05      	subs	r3, #5
 8002200:	221f      	movs	r2, #31
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43da      	mvns	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	400a      	ands	r2, r1
 800220e:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	b29b      	uxth	r3, r3
 800221c:	4618      	mov	r0, r3
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
 8002222:	4613      	mov	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	3b05      	subs	r3, #5
 800222a:	fa00 f203 	lsl.w	r2, r0, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	635a      	str	r2, [r3, #52]	@ 0x34
 8002236:	e04c      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2b0c      	cmp	r3, #12
 800223e:	d824      	bhi.n	800228a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	4613      	mov	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4413      	add	r3, r2
 8002250:	3b23      	subs	r3, #35	@ 0x23
 8002252:	221f      	movs	r2, #31
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43da      	mvns	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	400a      	ands	r2, r1
 8002260:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	b29b      	uxth	r3, r3
 800226e:	4618      	mov	r0, r3
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	4613      	mov	r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	4413      	add	r3, r2
 800227a:	3b23      	subs	r3, #35	@ 0x23
 800227c:	fa00 f203 	lsl.w	r2, r0, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	631a      	str	r2, [r3, #48]	@ 0x30
 8002288:	e023      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4413      	add	r3, r2
 800229a:	3b41      	subs	r3, #65	@ 0x41
 800229c:	221f      	movs	r2, #31
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43da      	mvns	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	400a      	ands	r2, r1
 80022aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685a      	ldr	r2, [r3, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4413      	add	r3, r2
 80022c4:	3b41      	subs	r3, #65	@ 0x41
 80022c6:	fa00 f203 	lsl.w	r2, r0, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022d2:	4b29      	ldr	r3, [pc, #164]	@ (8002378 <HAL_ADC_ConfigChannel+0x250>)
 80022d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a28      	ldr	r2, [pc, #160]	@ (800237c <HAL_ADC_ConfigChannel+0x254>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d10f      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d8>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b12      	cmp	r3, #18
 80022e6:	d10b      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a1d      	ldr	r2, [pc, #116]	@ (800237c <HAL_ADC_ConfigChannel+0x254>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d12b      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x23a>
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a1c      	ldr	r2, [pc, #112]	@ (8002380 <HAL_ADC_ConfigChannel+0x258>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d003      	beq.n	800231c <HAL_ADC_ConfigChannel+0x1f4>
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b11      	cmp	r3, #17
 800231a:	d122      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a11      	ldr	r2, [pc, #68]	@ (8002380 <HAL_ADC_ConfigChannel+0x258>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d111      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800233e:	4b11      	ldr	r3, [pc, #68]	@ (8002384 <HAL_ADC_ConfigChannel+0x25c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a11      	ldr	r2, [pc, #68]	@ (8002388 <HAL_ADC_ConfigChannel+0x260>)
 8002344:	fba2 2303 	umull	r2, r3, r2, r3
 8002348:	0c9a      	lsrs	r2, r3, #18
 800234a:	4613      	mov	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002354:	e002      	b.n	800235c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	3b01      	subs	r3, #1
 800235a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f9      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40012300 	.word	0x40012300
 800237c:	40012000 	.word	0x40012000
 8002380:	10000012 	.word	0x10000012
 8002384:	20000000 	.word	0x20000000
 8002388:	431bde83 	.word	0x431bde83

0800238c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800238c:	b480      	push	{r7}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002394:	4b79      	ldr	r3, [pc, #484]	@ (800257c <ADC_Init+0x1f0>)
 8002396:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	431a      	orrs	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6859      	ldr	r1, [r3, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	021a      	lsls	r2, r3, #8
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80023e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6859      	ldr	r1, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002406:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6899      	ldr	r1, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241e:	4a58      	ldr	r2, [pc, #352]	@ (8002580 <ADC_Init+0x1f4>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d022      	beq.n	800246a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002432:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6899      	ldr	r1, [r3, #8]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6899      	ldr	r1, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	e00f      	b.n	800248a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002488:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 0202 	bic.w	r2, r2, #2
 8002498:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6899      	ldr	r1, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	7e1b      	ldrb	r3, [r3, #24]
 80024a4:	005a      	lsls	r2, r3, #1
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d01b      	beq.n	80024f0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6859      	ldr	r1, [r3, #4]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e2:	3b01      	subs	r3, #1
 80024e4:	035a      	lsls	r2, r3, #13
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	605a      	str	r2, [r3, #4]
 80024ee:	e007      	b.n	8002500 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800250e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	3b01      	subs	r3, #1
 800251c:	051a      	lsls	r2, r3, #20
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	430a      	orrs	r2, r1
 8002524:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002534:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6899      	ldr	r1, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002542:	025a      	lsls	r2, r3, #9
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800255a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6899      	ldr	r1, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	029a      	lsls	r2, r3, #10
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	430a      	orrs	r2, r1
 800256e:	609a      	str	r2, [r3, #8]
}
 8002570:	bf00      	nop
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	40012300 	.word	0x40012300
 8002580:	0f000001 	.word	0x0f000001

08002584 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e0ed      	b.n	8002772 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3020 	ldrb.w	r3, [r3, #32]
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d102      	bne.n	80025a8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7fe fcf2 	bl	8000f8c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0201 	orr.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025b8:	f7ff fd66 	bl	8002088 <HAL_GetTick>
 80025bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025be:	e012      	b.n	80025e6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025c0:	f7ff fd62 	bl	8002088 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b0a      	cmp	r3, #10
 80025cc:	d90b      	bls.n	80025e6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2205      	movs	r2, #5
 80025de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e0c5      	b.n	8002772 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0e5      	beq.n	80025c0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0202 	bic.w	r2, r2, #2
 8002602:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002604:	f7ff fd40 	bl	8002088 <HAL_GetTick>
 8002608:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800260a:	e012      	b.n	8002632 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800260c:	f7ff fd3c 	bl	8002088 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b0a      	cmp	r3, #10
 8002618:	d90b      	bls.n	8002632 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2205      	movs	r2, #5
 800262a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e09f      	b.n	8002772 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1e5      	bne.n	800260c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7e1b      	ldrb	r3, [r3, #24]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d108      	bne.n	800265a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	e007      	b.n	800266a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002668:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7e5b      	ldrb	r3, [r3, #25]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d108      	bne.n	8002684 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	e007      	b.n	8002694 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002692:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7e9b      	ldrb	r3, [r3, #26]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d108      	bne.n	80026ae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 0220 	orr.w	r2, r2, #32
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	e007      	b.n	80026be <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0220 	bic.w	r2, r2, #32
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	7edb      	ldrb	r3, [r3, #27]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d108      	bne.n	80026d8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0210 	bic.w	r2, r2, #16
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e007      	b.n	80026e8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0210 	orr.w	r2, r2, #16
 80026e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	7f1b      	ldrb	r3, [r3, #28]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d108      	bne.n	8002702 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0208 	orr.w	r2, r2, #8
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	e007      	b.n	8002712 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f022 0208 	bic.w	r2, r2, #8
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	7f5b      	ldrb	r3, [r3, #29]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d108      	bne.n	800272c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0204 	orr.w	r2, r2, #4
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	e007      	b.n	800273c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0204 	bic.w	r2, r2, #4
 800273a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	431a      	orrs	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	691b      	ldr	r3, [r3, #16]
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	ea42 0103 	orr.w	r1, r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	1e5a      	subs	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	430a      	orrs	r2, r1
 8002760:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b01      	cmp	r3, #1
 800278c:	d12e      	bne.n	80027ec <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2202      	movs	r2, #2
 8002792:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0201 	bic.w	r2, r2, #1
 80027a4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027a6:	f7ff fc6f 	bl	8002088 <HAL_GetTick>
 80027aa:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027ac:	e012      	b.n	80027d4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027ae:	f7ff fc6b 	bl	8002088 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b0a      	cmp	r3, #10
 80027ba:	d90b      	bls.n	80027d4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2205      	movs	r2, #5
 80027cc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e012      	b.n	80027fa <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1e5      	bne.n	80027ae <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	e006      	b.n	80027fa <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
  }
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002802:	b480      	push	{r7}
 8002804:	b089      	sub	sp, #36	@ 0x24
 8002806:	af00      	add	r7, sp, #0
 8002808:	60f8      	str	r0, [r7, #12]
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
 800280e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002816:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002820:	7ffb      	ldrb	r3, [r7, #31]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d003      	beq.n	800282e <HAL_CAN_AddTxMessage+0x2c>
 8002826:	7ffb      	ldrb	r3, [r7, #31]
 8002828:	2b02      	cmp	r3, #2
 800282a:	f040 80b8 	bne.w	800299e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d10a      	bne.n	800284e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800283e:	2b00      	cmp	r3, #0
 8002840:	d105      	bne.n	800284e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 80a0 	beq.w	800298e <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	0e1b      	lsrs	r3, r3, #24
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	2b02      	cmp	r3, #2
 800285c:	d907      	bls.n	800286e <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002862:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e09e      	b.n	80029ac <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800286e:	2201      	movs	r2, #1
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	409a      	lsls	r2, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d10d      	bne.n	800289c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800288a:	68f9      	ldr	r1, [r7, #12]
 800288c:	6809      	ldr	r1, [r1, #0]
 800288e:	431a      	orrs	r2, r3
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	3318      	adds	r3, #24
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	440b      	add	r3, r1
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	e00f      	b.n	80028bc <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80028a6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80028ac:	68f9      	ldr	r1, [r7, #12]
 80028ae:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80028b0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	3318      	adds	r3, #24
 80028b6:	011b      	lsls	r3, r3, #4
 80028b8:	440b      	add	r3, r1
 80028ba:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6819      	ldr	r1, [r3, #0]
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	3318      	adds	r3, #24
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	440b      	add	r3, r1
 80028cc:	3304      	adds	r3, #4
 80028ce:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	7d1b      	ldrb	r3, [r3, #20]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d111      	bne.n	80028fc <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	3318      	adds	r3, #24
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	4413      	add	r3, r2
 80028e4:	3304      	adds	r3, #4
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	6811      	ldr	r1, [r2, #0]
 80028ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	3318      	adds	r3, #24
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	440b      	add	r3, r1
 80028f8:	3304      	adds	r3, #4
 80028fa:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3307      	adds	r3, #7
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	061a      	lsls	r2, r3, #24
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3306      	adds	r3, #6
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	041b      	lsls	r3, r3, #16
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3305      	adds	r3, #5
 8002912:	781b      	ldrb	r3, [r3, #0]
 8002914:	021b      	lsls	r3, r3, #8
 8002916:	4313      	orrs	r3, r2
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	3204      	adds	r2, #4
 800291c:	7812      	ldrb	r2, [r2, #0]
 800291e:	4610      	mov	r0, r2
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	6811      	ldr	r1, [r2, #0]
 8002924:	ea43 0200 	orr.w	r2, r3, r0
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	440b      	add	r3, r1
 800292e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002932:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3303      	adds	r3, #3
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	061a      	lsls	r2, r3, #24
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3302      	adds	r3, #2
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	041b      	lsls	r3, r3, #16
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3301      	adds	r3, #1
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	021b      	lsls	r3, r3, #8
 800294e:	4313      	orrs	r3, r2
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	7812      	ldrb	r2, [r2, #0]
 8002954:	4610      	mov	r0, r2
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	6811      	ldr	r1, [r2, #0]
 800295a:	ea43 0200 	orr.w	r2, r3, r0
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	011b      	lsls	r3, r3, #4
 8002962:	440b      	add	r3, r1
 8002964:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002968:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	3318      	adds	r3, #24
 8002972:	011b      	lsls	r3, r3, #4
 8002974:	4413      	add	r3, r2
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	6811      	ldr	r1, [r2, #0]
 800297c:	f043 0201 	orr.w	r2, r3, #1
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	3318      	adds	r3, #24
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	440b      	add	r3, r1
 8002988:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	e00e      	b.n	80029ac <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e006      	b.n	80029ac <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
  }
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3724      	adds	r7, #36	@ 0x24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ca:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80029cc:	7afb      	ldrb	r3, [r7, #11]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d002      	beq.n	80029d8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80029d2:	7afb      	ldrb	r3, [r7, #11]
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d11d      	bne.n	8002a14 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	3301      	adds	r3, #1
 80029ea:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3301      	adds	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d002      	beq.n	8002a14 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3301      	adds	r3, #1
 8002a12:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002a14:	68fb      	ldr	r3, [r7, #12]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b085      	sub	sp, #20
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a32:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d002      	beq.n	8002a40 <HAL_CAN_ActivateNotification+0x1e>
 8002a3a:	7bfb      	ldrb	r3, [r7, #15]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d109      	bne.n	8002a54 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6959      	ldr	r1, [r3, #20]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002a50:	2300      	movs	r3, #0
 8002a52:	e006      	b.n	8002a62 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a58:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
  }
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b08a      	sub	sp, #40	@ 0x28
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	695b      	ldr	r3, [r3, #20]
 8002a80:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	699b      	ldr	r3, [r3, #24]
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d07c      	beq.n	8002bae <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d023      	beq.n	8002b06 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f983 	bl	8002ddc <HAL_CAN_TxMailbox0CompleteCallback>
 8002ad6:	e016      	b.n	8002b06 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	f003 0304 	and.w	r3, r3, #4
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d004      	beq.n	8002aec <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aea:	e00c      	b.n	8002b06 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002afe:	e002      	b.n	8002b06 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b00:	6878      	ldr	r0, [r7, #4]
 8002b02:	f000 f989 	bl	8002e18 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d024      	beq.n	8002b5a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b18:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b24:	6878      	ldr	r0, [r7, #4]
 8002b26:	f000 f963 	bl	8002df0 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b2a:	e016      	b.n	8002b5a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d004      	beq.n	8002b40 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b3e:	e00c      	b.n	8002b5a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d004      	beq.n	8002b54 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b52:	e002      	b.n	8002b5a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f969 	bl	8002e2c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d024      	beq.n	8002bae <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b6c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f000 f943 	bl	8002e04 <HAL_CAN_TxMailbox2CompleteCallback>
 8002b7e:	e016      	b.n	8002bae <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d004      	beq.n	8002b94 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b92:	e00c      	b.n	8002bae <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d004      	beq.n	8002ba8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ba6:	e002      	b.n	8002bae <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f949 	bl	8002e40 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	f003 0308 	and.w	r3, r3, #8
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00c      	beq.n	8002bd2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f003 0310 	and.w	r3, r3, #16
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d007      	beq.n	8002bd2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bc8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2210      	movs	r2, #16
 8002bd0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002bd2:	6a3b      	ldr	r3, [r7, #32]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d00b      	beq.n	8002bf4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d006      	beq.n	8002bf4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2208      	movs	r2, #8
 8002bec:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 f93a 	bl	8002e68 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d009      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d002      	beq.n	8002c12 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f000 f921 	bl	8002e54 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00c      	beq.n	8002c36 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c2c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2210      	movs	r2, #16
 8002c34:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	f003 0320 	and.w	r3, r3, #32
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00b      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f003 0308 	and.w	r3, r3, #8
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d006      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2208      	movs	r2, #8
 8002c50:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f91c 	bl	8002e90 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002c58:	6a3b      	ldr	r3, [r7, #32]
 8002c5a:	f003 0310 	and.w	r3, r3, #16
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d009      	beq.n	8002c76 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	691b      	ldr	r3, [r3, #16]
 8002c68:	f003 0303 	and.w	r3, r3, #3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f903 	bl	8002e7c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00b      	beq.n	8002c98 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	f003 0310 	and.w	r3, r3, #16
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d006      	beq.n	8002c98 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2210      	movs	r2, #16
 8002c90:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f906 	bl	8002ea4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d00b      	beq.n	8002cba <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d006      	beq.n	8002cba <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	2208      	movs	r2, #8
 8002cb2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 f8ff 	bl	8002eb8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002cba:	6a3b      	ldr	r3, [r7, #32]
 8002cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d07b      	beq.n	8002dbc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	f003 0304 	and.w	r3, r3, #4
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d072      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d008      	beq.n	8002d06 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d00:	f043 0302 	orr.w	r3, r3, #2
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d008      	beq.n	8002d22 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1c:	f043 0304 	orr.w	r3, r3, #4
 8002d20:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d22:	6a3b      	ldr	r3, [r7, #32]
 8002d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d043      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d03e      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d3c:	2b60      	cmp	r3, #96	@ 0x60
 8002d3e:	d02b      	beq.n	8002d98 <HAL_CAN_IRQHandler+0x32a>
 8002d40:	2b60      	cmp	r3, #96	@ 0x60
 8002d42:	d82e      	bhi.n	8002da2 <HAL_CAN_IRQHandler+0x334>
 8002d44:	2b50      	cmp	r3, #80	@ 0x50
 8002d46:	d022      	beq.n	8002d8e <HAL_CAN_IRQHandler+0x320>
 8002d48:	2b50      	cmp	r3, #80	@ 0x50
 8002d4a:	d82a      	bhi.n	8002da2 <HAL_CAN_IRQHandler+0x334>
 8002d4c:	2b40      	cmp	r3, #64	@ 0x40
 8002d4e:	d019      	beq.n	8002d84 <HAL_CAN_IRQHandler+0x316>
 8002d50:	2b40      	cmp	r3, #64	@ 0x40
 8002d52:	d826      	bhi.n	8002da2 <HAL_CAN_IRQHandler+0x334>
 8002d54:	2b30      	cmp	r3, #48	@ 0x30
 8002d56:	d010      	beq.n	8002d7a <HAL_CAN_IRQHandler+0x30c>
 8002d58:	2b30      	cmp	r3, #48	@ 0x30
 8002d5a:	d822      	bhi.n	8002da2 <HAL_CAN_IRQHandler+0x334>
 8002d5c:	2b10      	cmp	r3, #16
 8002d5e:	d002      	beq.n	8002d66 <HAL_CAN_IRQHandler+0x2f8>
 8002d60:	2b20      	cmp	r3, #32
 8002d62:	d005      	beq.n	8002d70 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002d64:	e01d      	b.n	8002da2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	f043 0308 	orr.w	r3, r3, #8
 8002d6c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d6e:	e019      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d72:	f043 0310 	orr.w	r3, r3, #16
 8002d76:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d78:	e014      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7c:	f043 0320 	orr.w	r3, r3, #32
 8002d80:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d82:	e00f      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d8a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d8c:	e00a      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d96:	e005      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d9e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002da0:	e000      	b.n	8002da4 <HAL_CAN_IRQHandler+0x336>
            break;
 8002da2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002db2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2204      	movs	r2, #4
 8002dba:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d008      	beq.n	8002dd4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f87c 	bl	8002ecc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002dd4:	bf00      	nop
 8002dd6:	3728      	adds	r7, #40	@ 0x28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002ed4:	bf00      	nop
 8002ed6:	370c      	adds	r7, #12
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr

08002ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	@ (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	@ (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	6039      	str	r1, [r7, #0]
 8002f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	db0a      	blt.n	8002faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	490c      	ldr	r1, [pc, #48]	@ (8002fcc <__NVIC_SetPriority+0x4c>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	0112      	lsls	r2, r2, #4
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fa8:	e00a      	b.n	8002fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	4908      	ldr	r1, [pc, #32]	@ (8002fd0 <__NVIC_SetPriority+0x50>)
 8002fb0:	79fb      	ldrb	r3, [r7, #7]
 8002fb2:	f003 030f 	and.w	r3, r3, #15
 8002fb6:	3b04      	subs	r3, #4
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	440b      	add	r3, r1
 8002fbe:	761a      	strb	r2, [r3, #24]
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	e000e100 	.word	0xe000e100
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b089      	sub	sp, #36	@ 0x24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f1c3 0307 	rsb	r3, r3, #7
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	bf28      	it	cs
 8002ff2:	2304      	movcs	r3, #4
 8002ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	2b06      	cmp	r3, #6
 8002ffc:	d902      	bls.n	8003004 <NVIC_EncodePriority+0x30>
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3b03      	subs	r3, #3
 8003002:	e000      	b.n	8003006 <NVIC_EncodePriority+0x32>
 8003004:	2300      	movs	r3, #0
 8003006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003008:	f04f 32ff 	mov.w	r2, #4294967295
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43da      	mvns	r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	401a      	ands	r2, r3
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800301c:	f04f 31ff 	mov.w	r1, #4294967295
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	fa01 f303 	lsl.w	r3, r1, r3
 8003026:	43d9      	mvns	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	4313      	orrs	r3, r2
         );
}
 800302e:	4618      	mov	r0, r3
 8003030:	3724      	adds	r7, #36	@ 0x24
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr
	...

0800303c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3b01      	subs	r3, #1
 8003048:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800304c:	d301      	bcc.n	8003052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800304e:	2301      	movs	r3, #1
 8003050:	e00f      	b.n	8003072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003052:	4a0a      	ldr	r2, [pc, #40]	@ (800307c <SysTick_Config+0x40>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800305a:	210f      	movs	r1, #15
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	f7ff ff8e 	bl	8002f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003064:	4b05      	ldr	r3, [pc, #20]	@ (800307c <SysTick_Config+0x40>)
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800306a:	4b04      	ldr	r3, [pc, #16]	@ (800307c <SysTick_Config+0x40>)
 800306c:	2207      	movs	r2, #7
 800306e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	e000e010 	.word	0xe000e010

08003080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f7ff ff29 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003096:	b580      	push	{r7, lr}
 8003098:	b086      	sub	sp, #24
 800309a:	af00      	add	r7, sp, #0
 800309c:	4603      	mov	r3, r0
 800309e:	60b9      	str	r1, [r7, #8]
 80030a0:	607a      	str	r2, [r7, #4]
 80030a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030a8:	f7ff ff3e 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 80030ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	68b9      	ldr	r1, [r7, #8]
 80030b2:	6978      	ldr	r0, [r7, #20]
 80030b4:	f7ff ff8e 	bl	8002fd4 <NVIC_EncodePriority>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030be:	4611      	mov	r1, r2
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff5d 	bl	8002f80 <__NVIC_SetPriority>
}
 80030c6:	bf00      	nop
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	4603      	mov	r3, r0
 80030d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff31 	bl	8002f44 <__NVIC_EnableIRQ>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ffa2 	bl	800303c <SysTick_Config>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
	...

08003104 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003110:	f7fe ffba 	bl	8002088 <HAL_GetTick>
 8003114:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e099      	b.n	8003254 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2202      	movs	r2, #2
 8003124:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f022 0201 	bic.w	r2, r2, #1
 800313e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003140:	e00f      	b.n	8003162 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003142:	f7fe ffa1 	bl	8002088 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b05      	cmp	r3, #5
 800314e:	d908      	bls.n	8003162 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2203      	movs	r2, #3
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e078      	b.n	8003254 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1e8      	bne.n	8003142 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003178:	697a      	ldr	r2, [r7, #20]
 800317a:	4b38      	ldr	r3, [pc, #224]	@ (800325c <HAL_DMA_Init+0x158>)
 800317c:	4013      	ands	r3, r2
 800317e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800318e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800319a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d107      	bne.n	80031cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c4:	4313      	orrs	r3, r2
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f023 0307 	bic.w	r3, r3, #7
 80031e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e8:	697a      	ldr	r2, [r7, #20]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f2:	2b04      	cmp	r3, #4
 80031f4:	d117      	bne.n	8003226 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00e      	beq.n	8003226 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 fb1b 	bl	8003844 <DMA_CheckFifoParam>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2240      	movs	r2, #64	@ 0x40
 8003218:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003222:	2301      	movs	r3, #1
 8003224:	e016      	b.n	8003254 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fad2 	bl	80037d8 <DMA_CalcBaseAndBitshift>
 8003234:	4603      	mov	r3, r0
 8003236:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323c:	223f      	movs	r2, #63	@ 0x3f
 800323e:	409a      	lsls	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	e010803f 	.word	0xe010803f

08003260 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	60b9      	str	r1, [r7, #8]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800326e:	2300      	movs	r3, #0
 8003270:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003276:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_DMA_Start_IT+0x26>
 8003282:	2302      	movs	r3, #2
 8003284:	e040      	b.n	8003308 <HAL_DMA_Start_IT+0xa8>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b01      	cmp	r3, #1
 8003298:	d12f      	bne.n	80032fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2202      	movs	r2, #2
 800329e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 fa64 	bl	800377c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b8:	223f      	movs	r2, #63	@ 0x3f
 80032ba:	409a      	lsls	r2, r3
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0216 	orr.w	r2, r2, #22
 80032ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d007      	beq.n	80032e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0208 	orr.w	r2, r2, #8
 80032e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0201 	orr.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	e005      	b.n	8003306 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003302:	2302      	movs	r3, #2
 8003304:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003306:	7dfb      	ldrb	r3, [r7, #23]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800331e:	f7fe feb3 	bl	8002088 <HAL_GetTick>
 8003322:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d008      	beq.n	8003342 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2280      	movs	r2, #128	@ 0x80
 8003334:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e052      	b.n	80033e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0216 	bic.w	r2, r2, #22
 8003350:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695a      	ldr	r2, [r3, #20]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003360:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d103      	bne.n	8003372 <HAL_DMA_Abort+0x62>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800336e:	2b00      	cmp	r3, #0
 8003370:	d007      	beq.n	8003382 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0208 	bic.w	r2, r2, #8
 8003380:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f022 0201 	bic.w	r2, r2, #1
 8003390:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003392:	e013      	b.n	80033bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003394:	f7fe fe78 	bl	8002088 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d90c      	bls.n	80033bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2203      	movs	r2, #3
 80033ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e015      	b.n	80033e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1e4      	bne.n	8003394 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ce:	223f      	movs	r2, #63	@ 0x3f
 80033d0:	409a      	lsls	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033e6:	2300      	movs	r3, #0
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3710      	adds	r7, #16
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b02      	cmp	r3, #2
 8003402:	d004      	beq.n	800340e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2280      	movs	r2, #128	@ 0x80
 8003408:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e00c      	b.n	8003428 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2205      	movs	r2, #5
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800343c:	2300      	movs	r3, #0
 800343e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003440:	4b8e      	ldr	r3, [pc, #568]	@ (800367c <HAL_DMA_IRQHandler+0x248>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a8e      	ldr	r2, [pc, #568]	@ (8003680 <HAL_DMA_IRQHandler+0x24c>)
 8003446:	fba2 2303 	umull	r2, r3, r2, r3
 800344a:	0a9b      	lsrs	r3, r3, #10
 800344c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003452:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345e:	2208      	movs	r2, #8
 8003460:	409a      	lsls	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4013      	ands	r3, r2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d01a      	beq.n	80034a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d013      	beq.n	80034a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0204 	bic.w	r2, r2, #4
 8003486:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	2208      	movs	r2, #8
 800348e:	409a      	lsls	r2, r3
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003498:	f043 0201 	orr.w	r2, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a4:	2201      	movs	r2, #1
 80034a6:	409a      	lsls	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d012      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00b      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c2:	2201      	movs	r2, #1
 80034c4:	409a      	lsls	r2, r3
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ce:	f043 0202 	orr.w	r2, r3, #2
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034da:	2204      	movs	r2, #4
 80034dc:	409a      	lsls	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d012      	beq.n	800350c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00b      	beq.n	800350c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f8:	2204      	movs	r2, #4
 80034fa:	409a      	lsls	r2, r3
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003504:	f043 0204 	orr.w	r2, r3, #4
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	2210      	movs	r2, #16
 8003512:	409a      	lsls	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	4013      	ands	r3, r2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d043      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0308 	and.w	r3, r3, #8
 8003526:	2b00      	cmp	r3, #0
 8003528:	d03c      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	2210      	movs	r2, #16
 8003530:	409a      	lsls	r2, r3
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d018      	beq.n	8003576 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d108      	bne.n	8003564 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003556:	2b00      	cmp	r3, #0
 8003558:	d024      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	4798      	blx	r3
 8003562:	e01f      	b.n	80035a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01b      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	4798      	blx	r3
 8003574:	e016      	b.n	80035a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003580:	2b00      	cmp	r3, #0
 8003582:	d107      	bne.n	8003594 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0208 	bic.w	r2, r2, #8
 8003592:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	2220      	movs	r2, #32
 80035aa:	409a      	lsls	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f000 808f 	beq.w	80036d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0310 	and.w	r3, r3, #16
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 8087 	beq.w	80036d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ca:	2220      	movs	r2, #32
 80035cc:	409a      	lsls	r2, r3
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b05      	cmp	r3, #5
 80035dc:	d136      	bne.n	800364c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 0216 	bic.w	r2, r2, #22
 80035ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	695a      	ldr	r2, [r3, #20]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003602:	2b00      	cmp	r3, #0
 8003604:	d103      	bne.n	800360e <HAL_DMA_IRQHandler+0x1da>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800360a:	2b00      	cmp	r3, #0
 800360c:	d007      	beq.n	800361e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 0208 	bic.w	r2, r2, #8
 800361c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003622:	223f      	movs	r2, #63	@ 0x3f
 8003624:	409a      	lsls	r2, r3
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800363e:	2b00      	cmp	r3, #0
 8003640:	d07e      	beq.n	8003740 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	4798      	blx	r3
        }
        return;
 800364a:	e079      	b.n	8003740 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d01d      	beq.n	8003696 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d10d      	bne.n	8003684 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366c:	2b00      	cmp	r3, #0
 800366e:	d031      	beq.n	80036d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	4798      	blx	r3
 8003678:	e02c      	b.n	80036d4 <HAL_DMA_IRQHandler+0x2a0>
 800367a:	bf00      	nop
 800367c:	20000000 	.word	0x20000000
 8003680:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003688:	2b00      	cmp	r3, #0
 800368a:	d023      	beq.n	80036d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	4798      	blx	r3
 8003694:	e01e      	b.n	80036d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10f      	bne.n	80036c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 0210 	bic.w	r2, r2, #16
 80036b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d032      	beq.n	8003742 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d022      	beq.n	800372e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2205      	movs	r2, #5
 80036ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0201 	bic.w	r2, r2, #1
 80036fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	3301      	adds	r3, #1
 8003704:	60bb      	str	r3, [r7, #8]
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	429a      	cmp	r2, r3
 800370a:	d307      	bcc.n	800371c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f2      	bne.n	8003700 <HAL_DMA_IRQHandler+0x2cc>
 800371a:	e000      	b.n	800371e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800371c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2201      	movs	r2, #1
 8003722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d005      	beq.n	8003742 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	4798      	blx	r3
 800373e:	e000      	b.n	8003742 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003740:	bf00      	nop
    }
  }
}
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003756:	b2db      	uxtb	r3, r3
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003770:	4618      	mov	r0, r3
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003798:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b40      	cmp	r3, #64	@ 0x40
 80037a8:	d108      	bne.n	80037bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80037ba:	e007      	b.n	80037cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	60da      	str	r2, [r3, #12]
}
 80037cc:	bf00      	nop
 80037ce:	3714      	adds	r7, #20
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	3b10      	subs	r3, #16
 80037e8:	4a14      	ldr	r2, [pc, #80]	@ (800383c <DMA_CalcBaseAndBitshift+0x64>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	091b      	lsrs	r3, r3, #4
 80037f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80037f2:	4a13      	ldr	r2, [pc, #76]	@ (8003840 <DMA_CalcBaseAndBitshift+0x68>)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	4413      	add	r3, r2
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	461a      	mov	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d909      	bls.n	800381a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800380e:	f023 0303 	bic.w	r3, r3, #3
 8003812:	1d1a      	adds	r2, r3, #4
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	659a      	str	r2, [r3, #88]	@ 0x58
 8003818:	e007      	b.n	800382a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003822:	f023 0303 	bic.w	r3, r3, #3
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800382e:	4618      	mov	r0, r3
 8003830:	3714      	adds	r7, #20
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	aaaaaaab 	.word	0xaaaaaaab
 8003840:	0800cba0 	.word	0x0800cba0

08003844 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003854:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d11f      	bne.n	800389e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b03      	cmp	r3, #3
 8003862:	d856      	bhi.n	8003912 <DMA_CheckFifoParam+0xce>
 8003864:	a201      	add	r2, pc, #4	@ (adr r2, 800386c <DMA_CheckFifoParam+0x28>)
 8003866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386a:	bf00      	nop
 800386c:	0800387d 	.word	0x0800387d
 8003870:	0800388f 	.word	0x0800388f
 8003874:	0800387d 	.word	0x0800387d
 8003878:	08003913 	.word	0x08003913
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d046      	beq.n	8003916 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800388c:	e043      	b.n	8003916 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003892:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003896:	d140      	bne.n	800391a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800389c:	e03d      	b.n	800391a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038a6:	d121      	bne.n	80038ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d837      	bhi.n	800391e <DMA_CheckFifoParam+0xda>
 80038ae:	a201      	add	r2, pc, #4	@ (adr r2, 80038b4 <DMA_CheckFifoParam+0x70>)
 80038b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b4:	080038c5 	.word	0x080038c5
 80038b8:	080038cb 	.word	0x080038cb
 80038bc:	080038c5 	.word	0x080038c5
 80038c0:	080038dd 	.word	0x080038dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	73fb      	strb	r3, [r7, #15]
      break;
 80038c8:	e030      	b.n	800392c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d025      	beq.n	8003922 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038da:	e022      	b.n	8003922 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80038e4:	d11f      	bne.n	8003926 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80038ea:	e01c      	b.n	8003926 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d903      	bls.n	80038fa <DMA_CheckFifoParam+0xb6>
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d003      	beq.n	8003900 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80038f8:	e018      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	73fb      	strb	r3, [r7, #15]
      break;
 80038fe:	e015      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00e      	beq.n	800392a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]
      break;
 8003910:	e00b      	b.n	800392a <DMA_CheckFifoParam+0xe6>
      break;
 8003912:	bf00      	nop
 8003914:	e00a      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 8003916:	bf00      	nop
 8003918:	e008      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800391a:	bf00      	nop
 800391c:	e006      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800391e:	bf00      	nop
 8003920:	e004      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 8003922:	bf00      	nop
 8003924:	e002      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;   
 8003926:	bf00      	nop
 8003928:	e000      	b.n	800392c <DMA_CheckFifoParam+0xe8>
      break;
 800392a:	bf00      	nop
    }
  } 
  
  return status; 
 800392c:	7bfb      	ldrb	r3, [r7, #15]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop

0800393c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800393c:	b480      	push	{r7}
 800393e:	b089      	sub	sp, #36	@ 0x24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003946:	2300      	movs	r3, #0
 8003948:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800394e:	2300      	movs	r3, #0
 8003950:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003952:	2300      	movs	r3, #0
 8003954:	61fb      	str	r3, [r7, #28]
 8003956:	e165      	b.n	8003c24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003958:	2201      	movs	r2, #1
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4013      	ands	r3, r2
 800396a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	429a      	cmp	r2, r3
 8003972:	f040 8154 	bne.w	8003c1e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b01      	cmp	r3, #1
 8003980:	d005      	beq.n	800398e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800398a:	2b02      	cmp	r3, #2
 800398c:	d130      	bne.n	80039f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	2203      	movs	r2, #3
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	fa02 f303 	lsl.w	r3, r2, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039c4:	2201      	movs	r2, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 0201 	and.w	r2, r3, #1
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 0303 	and.w	r3, r3, #3
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d017      	beq.n	8003a2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	2203      	movs	r2, #3
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 0303 	and.w	r3, r3, #3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d123      	bne.n	8003a80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	08da      	lsrs	r2, r3, #3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3208      	adds	r2, #8
 8003a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	220f      	movs	r2, #15
 8003a50:	fa02 f303 	lsl.w	r3, r2, r3
 8003a54:	43db      	mvns	r3, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	691a      	ldr	r2, [r3, #16]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	69ba      	ldr	r2, [r7, #24]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	08da      	lsrs	r2, r3, #3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3208      	adds	r2, #8
 8003a7a:	69b9      	ldr	r1, [r7, #24]
 8003a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	2203      	movs	r2, #3
 8003a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a90:	43db      	mvns	r3, r3
 8003a92:	69ba      	ldr	r2, [r7, #24]
 8003a94:	4013      	ands	r3, r2
 8003a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0203 	and.w	r2, r3, #3
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	69ba      	ldr	r2, [r7, #24]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80ae 	beq.w	8003c1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	4b5d      	ldr	r3, [pc, #372]	@ (8003c3c <HAL_GPIO_Init+0x300>)
 8003ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aca:	4a5c      	ldr	r2, [pc, #368]	@ (8003c3c <HAL_GPIO_Init+0x300>)
 8003acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ad2:	4b5a      	ldr	r3, [pc, #360]	@ (8003c3c <HAL_GPIO_Init+0x300>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ade:	4a58      	ldr	r2, [pc, #352]	@ (8003c40 <HAL_GPIO_Init+0x304>)
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	089b      	lsrs	r3, r3, #2
 8003ae4:	3302      	adds	r3, #2
 8003ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	220f      	movs	r2, #15
 8003af6:	fa02 f303 	lsl.w	r3, r2, r3
 8003afa:	43db      	mvns	r3, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4013      	ands	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a4f      	ldr	r2, [pc, #316]	@ (8003c44 <HAL_GPIO_Init+0x308>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d025      	beq.n	8003b56 <HAL_GPIO_Init+0x21a>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a4e      	ldr	r2, [pc, #312]	@ (8003c48 <HAL_GPIO_Init+0x30c>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01f      	beq.n	8003b52 <HAL_GPIO_Init+0x216>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a4d      	ldr	r2, [pc, #308]	@ (8003c4c <HAL_GPIO_Init+0x310>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d019      	beq.n	8003b4e <HAL_GPIO_Init+0x212>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003c50 <HAL_GPIO_Init+0x314>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d013      	beq.n	8003b4a <HAL_GPIO_Init+0x20e>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a4b      	ldr	r2, [pc, #300]	@ (8003c54 <HAL_GPIO_Init+0x318>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d00d      	beq.n	8003b46 <HAL_GPIO_Init+0x20a>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003c58 <HAL_GPIO_Init+0x31c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d007      	beq.n	8003b42 <HAL_GPIO_Init+0x206>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a49      	ldr	r2, [pc, #292]	@ (8003c5c <HAL_GPIO_Init+0x320>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <HAL_GPIO_Init+0x202>
 8003b3a:	2306      	movs	r3, #6
 8003b3c:	e00c      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b3e:	2307      	movs	r3, #7
 8003b40:	e00a      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b42:	2305      	movs	r3, #5
 8003b44:	e008      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b46:	2304      	movs	r3, #4
 8003b48:	e006      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e004      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b4e:	2302      	movs	r3, #2
 8003b50:	e002      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b52:	2301      	movs	r3, #1
 8003b54:	e000      	b.n	8003b58 <HAL_GPIO_Init+0x21c>
 8003b56:	2300      	movs	r3, #0
 8003b58:	69fa      	ldr	r2, [r7, #28]
 8003b5a:	f002 0203 	and.w	r2, r2, #3
 8003b5e:	0092      	lsls	r2, r2, #2
 8003b60:	4093      	lsls	r3, r2
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b68:	4935      	ldr	r1, [pc, #212]	@ (8003c40 <HAL_GPIO_Init+0x304>)
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	089b      	lsrs	r3, r3, #2
 8003b6e:	3302      	adds	r3, #2
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b76:	4b3a      	ldr	r3, [pc, #232]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b9a:	4a31      	ldr	r2, [pc, #196]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003ba0:	4b2f      	ldr	r3, [pc, #188]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bc4:	4a26      	ldr	r2, [pc, #152]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bca:	4b25      	ldr	r3, [pc, #148]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bee:	4a1c      	ldr	r2, [pc, #112]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4013      	ands	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c18:	4a11      	ldr	r2, [pc, #68]	@ (8003c60 <HAL_GPIO_Init+0x324>)
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	3301      	adds	r3, #1
 8003c22:	61fb      	str	r3, [r7, #28]
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	2b0f      	cmp	r3, #15
 8003c28:	f67f ae96 	bls.w	8003958 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c2c:	bf00      	nop
 8003c2e:	bf00      	nop
 8003c30:	3724      	adds	r7, #36	@ 0x24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40023800 	.word	0x40023800
 8003c40:	40013800 	.word	0x40013800
 8003c44:	40020000 	.word	0x40020000
 8003c48:	40020400 	.word	0x40020400
 8003c4c:	40020800 	.word	0x40020800
 8003c50:	40020c00 	.word	0x40020c00
 8003c54:	40021000 	.word	0x40021000
 8003c58:	40021400 	.word	0x40021400
 8003c5c:	40021800 	.word	0x40021800
 8003c60:	40013c00 	.word	0x40013c00

08003c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	807b      	strh	r3, [r7, #2]
 8003c70:	4613      	mov	r3, r2
 8003c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c74:	787b      	ldrb	r3, [r7, #1]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c7a:	887a      	ldrh	r2, [r7, #2]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c80:	e003      	b.n	8003c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c82:	887b      	ldrh	r3, [r7, #2]
 8003c84:	041a      	lsls	r2, r3, #16
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	619a      	str	r2, [r3, #24]
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e12b      	b.n	8003f02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fd f9bc 	bl	800103c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2224      	movs	r2, #36	@ 0x24
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0201 	bic.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003cea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003cfa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cfc:	f002 fc64 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 8003d00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	4a81      	ldr	r2, [pc, #516]	@ (8003f0c <HAL_I2C_Init+0x274>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d807      	bhi.n	8003d1c <HAL_I2C_Init+0x84>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4a80      	ldr	r2, [pc, #512]	@ (8003f10 <HAL_I2C_Init+0x278>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	bf94      	ite	ls
 8003d14:	2301      	movls	r3, #1
 8003d16:	2300      	movhi	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	e006      	b.n	8003d2a <HAL_I2C_Init+0x92>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4a7d      	ldr	r2, [pc, #500]	@ (8003f14 <HAL_I2C_Init+0x27c>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	bf94      	ite	ls
 8003d24:	2301      	movls	r3, #1
 8003d26:	2300      	movhi	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e0e7      	b.n	8003f02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	4a78      	ldr	r2, [pc, #480]	@ (8003f18 <HAL_I2C_Init+0x280>)
 8003d36:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3a:	0c9b      	lsrs	r3, r3, #18
 8003d3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4a6a      	ldr	r2, [pc, #424]	@ (8003f0c <HAL_I2C_Init+0x274>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d802      	bhi.n	8003d6c <HAL_I2C_Init+0xd4>
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	e009      	b.n	8003d80 <HAL_I2C_Init+0xe8>
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d72:	fb02 f303 	mul.w	r3, r2, r3
 8003d76:	4a69      	ldr	r2, [pc, #420]	@ (8003f1c <HAL_I2C_Init+0x284>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	099b      	lsrs	r3, r3, #6
 8003d7e:	3301      	adds	r3, #1
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d92:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	495c      	ldr	r1, [pc, #368]	@ (8003f0c <HAL_I2C_Init+0x274>)
 8003d9c:	428b      	cmp	r3, r1
 8003d9e:	d819      	bhi.n	8003dd4 <HAL_I2C_Init+0x13c>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	1e59      	subs	r1, r3, #1
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dae:	1c59      	adds	r1, r3, #1
 8003db0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003db4:	400b      	ands	r3, r1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_I2C_Init+0x138>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	1e59      	subs	r1, r3, #1
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dc8:	3301      	adds	r3, #1
 8003dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dce:	e051      	b.n	8003e74 <HAL_I2C_Init+0x1dc>
 8003dd0:	2304      	movs	r3, #4
 8003dd2:	e04f      	b.n	8003e74 <HAL_I2C_Init+0x1dc>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d111      	bne.n	8003e00 <HAL_I2C_Init+0x168>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1e58      	subs	r0, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6859      	ldr	r1, [r3, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	440b      	add	r3, r1
 8003dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dee:	3301      	adds	r3, #1
 8003df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	e012      	b.n	8003e26 <HAL_I2C_Init+0x18e>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1e58      	subs	r0, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6859      	ldr	r1, [r3, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	0099      	lsls	r1, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	bf0c      	ite	eq
 8003e20:	2301      	moveq	r3, #1
 8003e22:	2300      	movne	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_I2C_Init+0x196>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e022      	b.n	8003e74 <HAL_I2C_Init+0x1dc>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10e      	bne.n	8003e54 <HAL_I2C_Init+0x1bc>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	1e58      	subs	r0, r3, #1
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6859      	ldr	r1, [r3, #4]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	440b      	add	r3, r1
 8003e44:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e52:	e00f      	b.n	8003e74 <HAL_I2C_Init+0x1dc>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	1e58      	subs	r0, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6859      	ldr	r1, [r3, #4]
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	0099      	lsls	r1, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e6a:	3301      	adds	r3, #1
 8003e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	6809      	ldr	r1, [r1, #0]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	69da      	ldr	r2, [r3, #28]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003ea2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6911      	ldr	r1, [r2, #16]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	68d2      	ldr	r2, [r2, #12]
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6812      	ldr	r2, [r2, #0]
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f042 0201 	orr.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	000186a0 	.word	0x000186a0
 8003f10:	001e847f 	.word	0x001e847f
 8003f14:	003d08ff 	.word	0x003d08ff
 8003f18:	431bde83 	.word	0x431bde83
 8003f1c:	10624dd3 	.word	0x10624dd3

08003f20 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b08c      	sub	sp, #48	@ 0x30
 8003f24:	af02      	add	r7, sp, #8
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	4608      	mov	r0, r1
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4603      	mov	r3, r0
 8003f30:	817b      	strh	r3, [r7, #10]
 8003f32:	460b      	mov	r3, r1
 8003f34:	813b      	strh	r3, [r7, #8]
 8003f36:	4613      	mov	r3, r2
 8003f38:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f3a:	f7fe f8a5 	bl	8002088 <HAL_GetTick>
 8003f3e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	f040 8176 	bne.w	800423e <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003f52:	4b95      	ldr	r3, [pc, #596]	@ (80041a8 <HAL_I2C_Mem_Read_DMA+0x288>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	08db      	lsrs	r3, r3, #3
 8003f58:	4a94      	ldr	r2, [pc, #592]	@ (80041ac <HAL_I2C_Mem_Read_DMA+0x28c>)
 8003f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5e:	0a1a      	lsrs	r2, r3, #8
 8003f60:	4613      	mov	r3, r2
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	4413      	add	r3, r2
 8003f66:	009a      	lsls	r2, r3, #2
 8003f68:	4413      	add	r3, r2
 8003f6a:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d116      	bne.n	8003fa6 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f92:	f043 0220 	orr.w	r2, r3, #32
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e14c      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d0db      	beq.n	8003f6c <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d101      	bne.n	8003fc2 <HAL_I2C_Mem_Read_DMA+0xa2>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	e13e      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d007      	beq.n	8003fe8 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f042 0201 	orr.w	r2, r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ff6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2222      	movs	r2, #34	@ 0x22
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2240      	movs	r2, #64	@ 0x40
 8004004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004012:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004018:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401e:	b29a      	uxth	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	4a62      	ldr	r2, [pc, #392]	@ (80041b0 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004028:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800402a:	897a      	ldrh	r2, [r7, #10]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004030:	893a      	ldrh	r2, [r7, #8]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004036:	88fa      	ldrh	r2, [r7, #6]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 80cc 	beq.w	80041e4 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004050:	2b00      	cmp	r3, #0
 8004052:	d02d      	beq.n	80040b0 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004058:	4a56      	ldr	r2, [pc, #344]	@ (80041b4 <HAL_I2C_Mem_Read_DMA+0x294>)
 800405a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004060:	4a55      	ldr	r2, [pc, #340]	@ (80041b8 <HAL_I2C_Mem_Read_DMA+0x298>)
 8004062:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004068:	2200      	movs	r2, #0
 800406a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	2200      	movs	r2, #0
 8004072:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004078:	2200      	movs	r2, #0
 800407a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004080:	2200      	movs	r2, #0
 8004082:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	3310      	adds	r3, #16
 800408e:	4619      	mov	r1, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	461a      	mov	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409a:	f7ff f8e1 	bl	8003260 <HAL_DMA_Start_IT>
 800409e:	4603      	mov	r3, r0
 80040a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80040a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f040 8087 	bne.w	80041bc <HAL_I2C_Mem_Read_DMA+0x29c>
 80040ae:	e013      	b.n	80040d8 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e0b3      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80040d8:	88f8      	ldrh	r0, [r7, #6]
 80040da:	893a      	ldrh	r2, [r7, #8]
 80040dc:	8979      	ldrh	r1, [r7, #10]
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	9301      	str	r3, [sp, #4]
 80040e2:	2323      	movs	r3, #35	@ 0x23
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	4603      	mov	r3, r0
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f001 fc7f 	bl	80059ec <I2C_RequestMemoryRead>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d023      	beq.n	800413c <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff f979 	bl	80033f0 <HAL_DMA_Abort_IT>
 80040fe:	4603      	mov	r3, r0
 8004100:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004108:	2200      	movs	r2, #0
 800410a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800411a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 0201 	bic.w	r2, r2, #1
 8004136:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e081      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004140:	2b01      	cmp	r3, #1
 8004142:	d108      	bne.n	8004156 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004152:	601a      	str	r2, [r3, #0]
 8004154:	e007      	b.n	8004166 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004164:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004166:	2300      	movs	r3, #0
 8004168:	61bb      	str	r3, [r7, #24]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	61bb      	str	r3, [r7, #24]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	61bb      	str	r3, [r7, #24]
 800417a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004192:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041a2:	605a      	str	r2, [r3, #4]
 80041a4:	e049      	b.n	800423a <HAL_I2C_Mem_Read_DMA+0x31a>
 80041a6:	bf00      	nop
 80041a8:	20000000 	.word	0x20000000
 80041ac:	14f8b589 	.word	0x14f8b589
 80041b0:	ffff0000 	.word	0xffff0000
 80041b4:	08005bbd 	.word	0x08005bbd
 80041b8:	08005d67 	.word	0x08005d67
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2220      	movs	r2, #32
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d0:	f043 0210 	orr.w	r2, r3, #16
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e02d      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80041e4:	88f8      	ldrh	r0, [r7, #6]
 80041e6:	893a      	ldrh	r2, [r7, #8]
 80041e8:	8979      	ldrh	r1, [r7, #10]
 80041ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	2323      	movs	r3, #35	@ 0x23
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f001 fbf9 	bl	80059ec <I2C_RequestMemoryRead>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e01d      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004204:	2300      	movs	r3, #0
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	617b      	str	r3, [r7, #20]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004228:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800423a:	2300      	movs	r3, #0
 800423c:	e000      	b.n	8004240 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 800423e:	2302      	movs	r3, #2
  }
}
 8004240:	4618      	mov	r0, r3
 8004242:	3728      	adds	r7, #40	@ 0x28
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004260:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004268:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004270:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004272:	7bfb      	ldrb	r3, [r7, #15]
 8004274:	2b10      	cmp	r3, #16
 8004276:	d003      	beq.n	8004280 <HAL_I2C_EV_IRQHandler+0x38>
 8004278:	7bfb      	ldrb	r3, [r7, #15]
 800427a:	2b40      	cmp	r3, #64	@ 0x40
 800427c:	f040 80c1 	bne.w	8004402 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10d      	bne.n	80042b6 <HAL_I2C_EV_IRQHandler+0x6e>
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80042a0:	d003      	beq.n	80042aa <HAL_I2C_EV_IRQHandler+0x62>
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80042a8:	d101      	bne.n	80042ae <HAL_I2C_EV_IRQHandler+0x66>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <HAL_I2C_EV_IRQHandler+0x68>
 80042ae:	2300      	movs	r3, #0
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	f000 8132 	beq.w	800451a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042b6:	69fb      	ldr	r3, [r7, #28]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00c      	beq.n	80042da <HAL_I2C_EV_IRQHandler+0x92>
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	0a5b      	lsrs	r3, r3, #9
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d006      	beq.n	80042da <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f001 ffa8 	bl	8006222 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 fd6f 	bl	8004db6 <I2C_Master_SB>
 80042d8:	e092      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	08db      	lsrs	r3, r3, #3
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d009      	beq.n	80042fa <HAL_I2C_EV_IRQHandler+0xb2>
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	0a5b      	lsrs	r3, r3, #9
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 fde5 	bl	8004ec2 <I2C_Master_ADD10>
 80042f8:	e082      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	085b      	lsrs	r3, r3, #1
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d009      	beq.n	800431a <HAL_I2C_EV_IRQHandler+0xd2>
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	0a5b      	lsrs	r3, r3, #9
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 fdff 	bl	8004f16 <I2C_Master_ADDR>
 8004318:	e072      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	089b      	lsrs	r3, r3, #2
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d03b      	beq.n	800439e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004330:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004334:	f000 80f3 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	09db      	lsrs	r3, r3, #7
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00f      	beq.n	8004364 <HAL_I2C_EV_IRQHandler+0x11c>
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	0a9b      	lsrs	r3, r3, #10
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d009      	beq.n	8004364 <HAL_I2C_EV_IRQHandler+0x11c>
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	089b      	lsrs	r3, r3, #2
 8004354:	f003 0301 	and.w	r3, r3, #1
 8004358:	2b00      	cmp	r3, #0
 800435a:	d103      	bne.n	8004364 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f9e9 	bl	8004734 <I2C_MasterTransmit_TXE>
 8004362:	e04d      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	089b      	lsrs	r3, r3, #2
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b00      	cmp	r3, #0
 800436e:	f000 80d6 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	0a5b      	lsrs	r3, r3, #9
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	f000 80cf 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004380:	7bbb      	ldrb	r3, [r7, #14]
 8004382:	2b21      	cmp	r3, #33	@ 0x21
 8004384:	d103      	bne.n	800438e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f000 fa70 	bl	800486c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800438c:	e0c7      	b.n	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	f040 80c4 	bne.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fade 	bl	8004958 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800439c:	e0bf      	b.n	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043ac:	f000 80b7 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	099b      	lsrs	r3, r3, #6
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00f      	beq.n	80043dc <HAL_I2C_EV_IRQHandler+0x194>
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	0a9b      	lsrs	r3, r3, #10
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d009      	beq.n	80043dc <HAL_I2C_EV_IRQHandler+0x194>
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d103      	bne.n	80043dc <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 fb53 	bl	8004a80 <I2C_MasterReceive_RXNE>
 80043da:	e011      	b.n	8004400 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	089b      	lsrs	r3, r3, #2
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 809a 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	0a5b      	lsrs	r3, r3, #9
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f000 8093 	beq.w	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 fbf2 	bl	8004be2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043fe:	e08e      	b.n	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
 8004400:	e08d      	b.n	800451e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d004      	beq.n	8004414 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	61fb      	str	r3, [r7, #28]
 8004412:	e007      	b.n	8004424 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	085b      	lsrs	r3, r3, #1
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	2b00      	cmp	r3, #0
 800442e:	d012      	beq.n	8004456 <HAL_I2C_EV_IRQHandler+0x20e>
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	0a5b      	lsrs	r3, r3, #9
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00c      	beq.n	8004456 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800444c:	69b9      	ldr	r1, [r7, #24]
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 ffb0 	bl	80053b4 <I2C_Slave_ADDR>
 8004454:	e066      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	091b      	lsrs	r3, r3, #4
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d009      	beq.n	8004476 <HAL_I2C_EV_IRQHandler+0x22e>
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	0a5b      	lsrs	r3, r3, #9
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 ffea 	bl	8005448 <I2C_Slave_STOPF>
 8004474:	e056      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004476:	7bbb      	ldrb	r3, [r7, #14]
 8004478:	2b21      	cmp	r3, #33	@ 0x21
 800447a:	d002      	beq.n	8004482 <HAL_I2C_EV_IRQHandler+0x23a>
 800447c:	7bbb      	ldrb	r3, [r7, #14]
 800447e:	2b29      	cmp	r3, #41	@ 0x29
 8004480:	d125      	bne.n	80044ce <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	09db      	lsrs	r3, r3, #7
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00f      	beq.n	80044ae <HAL_I2C_EV_IRQHandler+0x266>
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	0a9b      	lsrs	r3, r3, #10
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d009      	beq.n	80044ae <HAL_I2C_EV_IRQHandler+0x266>
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d103      	bne.n	80044ae <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 fec6 	bl	8005238 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044ac:	e039      	b.n	8004522 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	089b      	lsrs	r3, r3, #2
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d033      	beq.n	8004522 <HAL_I2C_EV_IRQHandler+0x2da>
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	0a5b      	lsrs	r3, r3, #9
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d02d      	beq.n	8004522 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fef3 	bl	80052b2 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044cc:	e029      	b.n	8004522 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	099b      	lsrs	r3, r3, #6
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00f      	beq.n	80044fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	0a9b      	lsrs	r3, r3, #10
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d009      	beq.n	80044fa <HAL_I2C_EV_IRQHandler+0x2b2>
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	089b      	lsrs	r3, r3, #2
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d103      	bne.n	80044fa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fefe 	bl	80052f4 <I2C_SlaveReceive_RXNE>
 80044f8:	e014      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	089b      	lsrs	r3, r3, #2
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00e      	beq.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	0a5b      	lsrs	r3, r3, #9
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d008      	beq.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 ff2c 	bl	8005370 <I2C_SlaveReceive_BTF>
 8004518:	e004      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800451a:	bf00      	nop
 800451c:	e002      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800451e:	bf00      	nop
 8004520:	e000      	b.n	8004524 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004522:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004524:	3720      	adds	r7, #32
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b08a      	sub	sp, #40	@ 0x28
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	695b      	ldr	r3, [r3, #20]
 8004538:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004542:	2300      	movs	r3, #0
 8004544:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800454c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	0a1b      	lsrs	r3, r3, #8
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00e      	beq.n	8004578 <HAL_I2C_ER_IRQHandler+0x4e>
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	0a1b      	lsrs	r3, r3, #8
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d008      	beq.n	8004578 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004576:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	0a5b      	lsrs	r3, r3, #9
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00e      	beq.n	80045a2 <HAL_I2C_ER_IRQHandler+0x78>
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	0a1b      	lsrs	r3, r3, #8
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004592:	f043 0302 	orr.w	r3, r3, #2
 8004596:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80045a0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80045a2:	6a3b      	ldr	r3, [r7, #32]
 80045a4:	0a9b      	lsrs	r3, r3, #10
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d03f      	beq.n	800462e <HAL_I2C_ER_IRQHandler+0x104>
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	0a1b      	lsrs	r3, r3, #8
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d039      	beq.n	800462e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80045ba:	7efb      	ldrb	r3, [r7, #27]
 80045bc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045cc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80045d4:	7ebb      	ldrb	r3, [r7, #26]
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	d112      	bne.n	8004600 <HAL_I2C_ER_IRQHandler+0xd6>
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10f      	bne.n	8004600 <HAL_I2C_ER_IRQHandler+0xd6>
 80045e0:	7cfb      	ldrb	r3, [r7, #19]
 80045e2:	2b21      	cmp	r3, #33	@ 0x21
 80045e4:	d008      	beq.n	80045f8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80045e6:	7cfb      	ldrb	r3, [r7, #19]
 80045e8:	2b29      	cmp	r3, #41	@ 0x29
 80045ea:	d005      	beq.n	80045f8 <HAL_I2C_ER_IRQHandler+0xce>
 80045ec:	7cfb      	ldrb	r3, [r7, #19]
 80045ee:	2b28      	cmp	r3, #40	@ 0x28
 80045f0:	d106      	bne.n	8004600 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b21      	cmp	r3, #33	@ 0x21
 80045f6:	d103      	bne.n	8004600 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f001 f855 	bl	80056a8 <I2C_Slave_AF>
 80045fe:	e016      	b.n	800462e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004608:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	f043 0304 	orr.w	r3, r3, #4
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004612:	7efb      	ldrb	r3, [r7, #27]
 8004614:	2b10      	cmp	r3, #16
 8004616:	d002      	beq.n	800461e <HAL_I2C_ER_IRQHandler+0xf4>
 8004618:	7efb      	ldrb	r3, [r7, #27]
 800461a:	2b40      	cmp	r3, #64	@ 0x40
 800461c:	d107      	bne.n	800462e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800462c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	0adb      	lsrs	r3, r3, #11
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00e      	beq.n	8004658 <HAL_I2C_ER_IRQHandler+0x12e>
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	0a1b      	lsrs	r3, r3, #8
 800463e:	f003 0301 	and.w	r3, r3, #1
 8004642:	2b00      	cmp	r3, #0
 8004644:	d008      	beq.n	8004658 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	f043 0308 	orr.w	r3, r3, #8
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004656:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	2b00      	cmp	r3, #0
 800465c:	d008      	beq.n	8004670 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f001 f88c 	bl	8005788 <I2C_ITError>
  }
}
 8004670:	bf00      	nop
 8004672:	3728      	adds	r7, #40	@ 0x28
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80046bc:	bf00      	nop
 80046be:	370c      	adds	r7, #12
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr

080046c8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	460b      	mov	r3, r1
 80046d2:	70fb      	strb	r3, [r7, #3]
 80046d4:	4613      	mov	r3, r2
 80046d6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80046ec:	bf00      	nop
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004700:	bf00      	nop
 8004702:	370c      	adds	r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr

0800470c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004742:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800474a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004750:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004756:	2b00      	cmp	r3, #0
 8004758:	d150      	bne.n	80047fc <I2C_MasterTransmit_TXE+0xc8>
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	2b21      	cmp	r3, #33	@ 0x21
 800475e:	d14d      	bne.n	80047fc <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2b08      	cmp	r3, #8
 8004764:	d01d      	beq.n	80047a2 <I2C_MasterTransmit_TXE+0x6e>
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2b20      	cmp	r3, #32
 800476a:	d01a      	beq.n	80047a2 <I2C_MasterTransmit_TXE+0x6e>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004772:	d016      	beq.n	80047a2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685a      	ldr	r2, [r3, #4]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004782:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2211      	movs	r2, #17
 8004788:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7ff ff6c 	bl	8004678 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047a0:	e060      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047b0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047c0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2220      	movs	r2, #32
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b40      	cmp	r3, #64	@ 0x40
 80047da:	d107      	bne.n	80047ec <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f7ff ff87 	bl	80046f8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047ea:	e03b      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7ff ff3f 	bl	8004678 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047fa:	e033      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80047fc:	7bfb      	ldrb	r3, [r7, #15]
 80047fe:	2b21      	cmp	r3, #33	@ 0x21
 8004800:	d005      	beq.n	800480e <I2C_MasterTransmit_TXE+0xda>
 8004802:	7bbb      	ldrb	r3, [r7, #14]
 8004804:	2b40      	cmp	r3, #64	@ 0x40
 8004806:	d12d      	bne.n	8004864 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	2b22      	cmp	r3, #34	@ 0x22
 800480c:	d12a      	bne.n	8004864 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d108      	bne.n	800482a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685a      	ldr	r2, [r3, #4]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004826:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004828:	e01c      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b40      	cmp	r3, #64	@ 0x40
 8004834:	d103      	bne.n	800483e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f88e 	bl	8004958 <I2C_MemoryTransmit_TXE_BTF>
}
 800483c:	e012      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	781a      	ldrb	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484e:	1c5a      	adds	r2, r3, #1
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004858:	b29b      	uxth	r3, r3
 800485a:	3b01      	subs	r3, #1
 800485c:	b29a      	uxth	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004862:	e7ff      	b.n	8004864 <I2C_MasterTransmit_TXE+0x130>
 8004864:	bf00      	nop
 8004866:	3710      	adds	r7, #16
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004878:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b21      	cmp	r3, #33	@ 0x21
 8004884:	d164      	bne.n	8004950 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	d012      	beq.n	80048b6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80048b4:	e04c      	b.n	8004950 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2b08      	cmp	r3, #8
 80048ba:	d01d      	beq.n	80048f8 <I2C_MasterTransmit_BTF+0x8c>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b20      	cmp	r3, #32
 80048c0:	d01a      	beq.n	80048f8 <I2C_MasterTransmit_BTF+0x8c>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048c8:	d016      	beq.n	80048f8 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048d8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2211      	movs	r2, #17
 80048de:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff fec1 	bl	8004678 <HAL_I2C_MasterTxCpltCallback>
}
 80048f6:	e02b      	b.n	8004950 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004906:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004916:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2220      	movs	r2, #32
 8004922:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b40      	cmp	r3, #64	@ 0x40
 8004930:	d107      	bne.n	8004942 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff fedc 	bl	80046f8 <HAL_I2C_MemTxCpltCallback>
}
 8004940:	e006      	b.n	8004950 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7ff fe94 	bl	8004678 <HAL_I2C_MasterTxCpltCallback>
}
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004966:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800496c:	2b00      	cmp	r3, #0
 800496e:	d11d      	bne.n	80049ac <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004974:	2b01      	cmp	r3, #1
 8004976:	d10b      	bne.n	8004990 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800497c:	b2da      	uxtb	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004988:	1c9a      	adds	r2, r3, #2
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800498e:	e073      	b.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004994:	b29b      	uxth	r3, r3
 8004996:	121b      	asrs	r3, r3, #8
 8004998:	b2da      	uxtb	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a4:	1c5a      	adds	r2, r3, #1
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049aa:	e065      	b.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d10b      	bne.n	80049cc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c4:	1c5a      	adds	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049ca:	e055      	b.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d151      	bne.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80049d4:	7bfb      	ldrb	r3, [r7, #15]
 80049d6:	2b22      	cmp	r3, #34	@ 0x22
 80049d8:	d10d      	bne.n	80049f6 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049e8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049f4:	e040      	b.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d015      	beq.n	8004a2c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
 8004a02:	2b21      	cmp	r3, #33	@ 0x21
 8004a04:	d112      	bne.n	8004a2c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	1c5a      	adds	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a2a:	e025      	b.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d120      	bne.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	2b21      	cmp	r3, #33	@ 0x21
 8004a3a:	d11d      	bne.n	8004a78 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004a4a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a5a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7ff fe40 	bl	80046f8 <HAL_I2C_MemTxCpltCallback>
}
 8004a78:	bf00      	nop
 8004a7a:	3710      	adds	r7, #16
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b22      	cmp	r3, #34	@ 0x22
 8004a92:	f040 80a2 	bne.w	8004bda <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d921      	bls.n	8004ae8 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691a      	ldr	r2, [r3, #16]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aae:	b2d2      	uxtb	r2, r2
 8004ab0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	f040 8082 	bne.w	8004bda <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685a      	ldr	r2, [r3, #4]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ae4:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8004ae6:	e078      	b.n	8004bda <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d074      	beq.n	8004bda <I2C_MasterReceive_RXNE+0x15a>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d002      	beq.n	8004afc <I2C_MasterReceive_RXNE+0x7c>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d16e      	bne.n	8004bda <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f001 fb2f 	bl	8006160 <I2C_WaitOnSTOPRequestThroughIT>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d142      	bne.n	8004b8e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b16:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b26:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	691a      	ldr	r2, [r3, #16]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	1c5a      	adds	r2, r3, #1
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2220      	movs	r2, #32
 8004b52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b40      	cmp	r3, #64	@ 0x40
 8004b60:	d10a      	bne.n	8004b78 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f7fc fe67 	bl	8001844 <HAL_I2C_MemRxCpltCallback>
}
 8004b76:	e030      	b.n	8004bda <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2212      	movs	r2, #18
 8004b84:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff fd80 	bl	800468c <HAL_I2C_MasterRxCpltCallback>
}
 8004b8c:	e025      	b.n	8004bda <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004b9c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba8:	b2d2      	uxtb	r2, r2
 8004baa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f7ff fd99 	bl	800470c <HAL_I2C_ErrorCallback>
}
 8004bda:	bf00      	nop
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b084      	sub	sp, #16
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bee:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b04      	cmp	r3, #4
 8004bf8:	d11b      	bne.n	8004c32 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	685a      	ldr	r2, [r3, #4]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c08:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004c30:	e0bd      	b.n	8004dae <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	d129      	bne.n	8004c90 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c4a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d00a      	beq.n	8004c68 <I2C_MasterReceive_BTF+0x86>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d007      	beq.n	8004c68 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c66:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	3b01      	subs	r3, #1
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004c8e:	e08e      	b.n	8004dae <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b02      	cmp	r3, #2
 8004c98:	d176      	bne.n	8004d88 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d002      	beq.n	8004ca6 <I2C_MasterReceive_BTF+0xc4>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2b10      	cmp	r3, #16
 8004ca4:	d108      	bne.n	8004cb8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	e019      	b.n	8004cec <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d002      	beq.n	8004cc4 <I2C_MasterReceive_BTF+0xe2>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d108      	bne.n	8004cd6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004cd2:	601a      	str	r2, [r3, #0]
 8004cd4:	e00a      	b.n	8004cec <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b10      	cmp	r3, #16
 8004cda:	d007      	beq.n	8004cec <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cea:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1c:	b2d2      	uxtb	r2, r2
 8004d1e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	685a      	ldr	r2, [r3, #4]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d46:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	2b40      	cmp	r3, #64	@ 0x40
 8004d5a:	d10a      	bne.n	8004d72 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f7fc fd6a 	bl	8001844 <HAL_I2C_MemRxCpltCallback>
}
 8004d70:	e01d      	b.n	8004dae <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2212      	movs	r2, #18
 8004d7e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f7ff fc83 	bl	800468c <HAL_I2C_MasterRxCpltCallback>
}
 8004d86:	e012      	b.n	8004dae <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	691a      	ldr	r2, [r3, #16]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9a:	1c5a      	adds	r2, r3, #1
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004dae:	bf00      	nop
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b40      	cmp	r3, #64	@ 0x40
 8004dc8:	d117      	bne.n	8004dfa <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d109      	bne.n	8004de6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	461a      	mov	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004de2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004de4:	e067      	b.n	8004eb6 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	f043 0301 	orr.w	r3, r3, #1
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	611a      	str	r2, [r3, #16]
}
 8004df8:	e05d      	b.n	8004eb6 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e02:	d133      	bne.n	8004e6c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b21      	cmp	r3, #33	@ 0x21
 8004e0e:	d109      	bne.n	8004e24 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	461a      	mov	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e20:	611a      	str	r2, [r3, #16]
 8004e22:	e008      	b.n	8004e36 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	f043 0301 	orr.w	r3, r3, #1
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d004      	beq.n	8004e48 <I2C_Master_SB+0x92>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d108      	bne.n	8004e5a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d032      	beq.n	8004eb6 <I2C_Master_SB+0x100>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d02d      	beq.n	8004eb6 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685a      	ldr	r2, [r3, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e68:	605a      	str	r2, [r3, #4]
}
 8004e6a:	e024      	b.n	8004eb6 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10e      	bne.n	8004e92 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	11db      	asrs	r3, r3, #7
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	f003 0306 	and.w	r3, r3, #6
 8004e82:	b2db      	uxtb	r3, r3
 8004e84:	f063 030f 	orn	r3, r3, #15
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	611a      	str	r2, [r3, #16]
}
 8004e90:	e011      	b.n	8004eb6 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10d      	bne.n	8004eb6 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	11db      	asrs	r3, r3, #7
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	f003 0306 	and.w	r3, r3, #6
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	f063 030e 	orn	r3, r3, #14
 8004eae:	b2da      	uxtb	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	611a      	str	r2, [r3, #16]
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b083      	sub	sp, #12
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ece:	b2da      	uxtb	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d004      	beq.n	8004ee8 <I2C_Master_ADD10+0x26>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d108      	bne.n	8004efa <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00c      	beq.n	8004f0a <I2C_Master_ADD10+0x48>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d007      	beq.n	8004f0a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f08:	605a      	str	r2, [r3, #4]
  }
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr

08004f16 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004f16:	b480      	push	{r7}
 8004f18:	b091      	sub	sp, #68	@ 0x44
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b22      	cmp	r3, #34	@ 0x22
 8004f3e:	f040 8169 	bne.w	8005214 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10f      	bne.n	8004f6a <I2C_Master_ADDR+0x54>
 8004f4a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004f4e:	2b40      	cmp	r3, #64	@ 0x40
 8004f50:	d10b      	bne.n	8004f6a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f52:	2300      	movs	r3, #0
 8004f54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	695b      	ldr	r3, [r3, #20]
 8004f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f68:	e160      	b.n	800522c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d11d      	bne.n	8004fae <I2C_Master_ADDR+0x98>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004f7a:	d118      	bne.n	8004fae <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	695b      	ldr	r3, [r3, #20]
 8004f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fa0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	651a      	str	r2, [r3, #80]	@ 0x50
 8004fac:	e13e      	b.n	800522c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d113      	bne.n	8004fe0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb8:	2300      	movs	r3, #0
 8004fba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	e115      	b.n	800520c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	f040 808a 	bne.w	8005100 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004ff2:	d137      	bne.n	8005064 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005002:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800500e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005012:	d113      	bne.n	800503c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005022:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005024:	2300      	movs	r3, #0
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	e0e7      	b.n	800520c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800503c:	2300      	movs	r3, #0
 800503e:	623b      	str	r3, [r7, #32]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	623b      	str	r3, [r7, #32]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	623b      	str	r3, [r7, #32]
 8005050:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005060:	601a      	str	r2, [r3, #0]
 8005062:	e0d3      	b.n	800520c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005066:	2b08      	cmp	r3, #8
 8005068:	d02e      	beq.n	80050c8 <I2C_Master_ADDR+0x1b2>
 800506a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506c:	2b20      	cmp	r3, #32
 800506e:	d02b      	beq.n	80050c8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005072:	2b12      	cmp	r3, #18
 8005074:	d102      	bne.n	800507c <I2C_Master_ADDR+0x166>
 8005076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005078:	2b01      	cmp	r3, #1
 800507a:	d125      	bne.n	80050c8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800507c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800507e:	2b04      	cmp	r3, #4
 8005080:	d00e      	beq.n	80050a0 <I2C_Master_ADDR+0x18a>
 8005082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005084:	2b02      	cmp	r3, #2
 8005086:	d00b      	beq.n	80050a0 <I2C_Master_ADDR+0x18a>
 8005088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508a:	2b10      	cmp	r3, #16
 800508c:	d008      	beq.n	80050a0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800509c:	601a      	str	r2, [r3, #0]
 800509e:	e007      	b.n	80050b0 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050ae:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050b0:	2300      	movs	r3, #0
 80050b2:	61fb      	str	r3, [r7, #28]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	61fb      	str	r3, [r7, #28]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	61fb      	str	r3, [r7, #28]
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	e0a1      	b.n	800520c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d8:	2300      	movs	r3, #0
 80050da:	61bb      	str	r3, [r7, #24]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	61bb      	str	r3, [r7, #24]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	61bb      	str	r3, [r7, #24]
 80050ec:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050fc:	601a      	str	r2, [r3, #0]
 80050fe:	e085      	b.n	800520c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d14d      	bne.n	80051a6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800510a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510c:	2b04      	cmp	r3, #4
 800510e:	d016      	beq.n	800513e <I2C_Master_ADDR+0x228>
 8005110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005112:	2b02      	cmp	r3, #2
 8005114:	d013      	beq.n	800513e <I2C_Master_ADDR+0x228>
 8005116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005118:	2b10      	cmp	r3, #16
 800511a:	d010      	beq.n	800513e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800512a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800513a:	601a      	str	r2, [r3, #0]
 800513c:	e007      	b.n	800514e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800514c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800515c:	d117      	bne.n	800518e <I2C_Master_ADDR+0x278>
 800515e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005160:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005164:	d00b      	beq.n	800517e <I2C_Master_ADDR+0x268>
 8005166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005168:	2b01      	cmp	r3, #1
 800516a:	d008      	beq.n	800517e <I2C_Master_ADDR+0x268>
 800516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516e:	2b08      	cmp	r3, #8
 8005170:	d005      	beq.n	800517e <I2C_Master_ADDR+0x268>
 8005172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005174:	2b10      	cmp	r3, #16
 8005176:	d002      	beq.n	800517e <I2C_Master_ADDR+0x268>
 8005178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800517a:	2b20      	cmp	r3, #32
 800517c:	d107      	bne.n	800518e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800518c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800518e:	2300      	movs	r3, #0
 8005190:	617b      	str	r3, [r7, #20]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	617b      	str	r3, [r7, #20]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	617b      	str	r3, [r7, #20]
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	e032      	b.n	800520c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051b4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c4:	d117      	bne.n	80051f6 <I2C_Master_ADDR+0x2e0>
 80051c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80051cc:	d00b      	beq.n	80051e6 <I2C_Master_ADDR+0x2d0>
 80051ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d008      	beq.n	80051e6 <I2C_Master_ADDR+0x2d0>
 80051d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051d6:	2b08      	cmp	r3, #8
 80051d8:	d005      	beq.n	80051e6 <I2C_Master_ADDR+0x2d0>
 80051da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051dc:	2b10      	cmp	r3, #16
 80051de:	d002      	beq.n	80051e6 <I2C_Master_ADDR+0x2d0>
 80051e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e2:	2b20      	cmp	r3, #32
 80051e4:	d107      	bne.n	80051f6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80051f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f6:	2300      	movs	r3, #0
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	613b      	str	r3, [r7, #16]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	613b      	str	r3, [r7, #16]
 800520a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005212:	e00b      	b.n	800522c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005214:	2300      	movs	r3, #0
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	695b      	ldr	r3, [r3, #20]
 800521e:	60fb      	str	r3, [r7, #12]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699b      	ldr	r3, [r3, #24]
 8005226:	60fb      	str	r3, [r7, #12]
 8005228:	68fb      	ldr	r3, [r7, #12]
}
 800522a:	e7ff      	b.n	800522c <I2C_Master_ADDR+0x316>
 800522c:	bf00      	nop
 800522e:	3744      	adds	r7, #68	@ 0x44
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b084      	sub	sp, #16
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005246:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d02b      	beq.n	80052aa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005256:	781a      	ldrb	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d114      	bne.n	80052aa <I2C_SlaveTransmit_TXE+0x72>
 8005280:	7bfb      	ldrb	r3, [r7, #15]
 8005282:	2b29      	cmp	r3, #41	@ 0x29
 8005284:	d111      	bne.n	80052aa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005294:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2221      	movs	r2, #33	@ 0x21
 800529a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2228      	movs	r2, #40	@ 0x28
 80052a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7ff f9fb 	bl	80046a0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80052aa:	bf00      	nop
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80052b2:	b480      	push	{r7}
 80052b4:	b083      	sub	sp, #12
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052be:	b29b      	uxth	r3, r3
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d011      	beq.n	80052e8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c8:	781a      	ldrb	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b084      	sub	sp, #16
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005302:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005308:	b29b      	uxth	r3, r3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d02c      	beq.n	8005368 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	b2d2      	uxtb	r2, r2
 800531a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005320:	1c5a      	adds	r2, r3, #1
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532a:	b29b      	uxth	r3, r3
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d114      	bne.n	8005368 <I2C_SlaveReceive_RXNE+0x74>
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b2a      	cmp	r3, #42	@ 0x2a
 8005342:	d111      	bne.n	8005368 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005352:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2222      	movs	r2, #34	@ 0x22
 8005358:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2228      	movs	r2, #40	@ 0x28
 800535e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7ff f9a6 	bl	80046b4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005368:	bf00      	nop
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005370:	b480      	push	{r7}
 8005372:	b083      	sub	sp, #12
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537c:	b29b      	uxth	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d012      	beq.n	80053a8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	b2d2      	uxtb	r2, r2
 800538e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	1c5a      	adds	r2, r3, #1
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	3b01      	subs	r3, #1
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80053be:	2300      	movs	r3, #0
 80053c0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053ce:	2b28      	cmp	r3, #40	@ 0x28
 80053d0:	d127      	bne.n	8005422 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053e0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	089b      	lsrs	r3, r3, #2
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80053ee:	2301      	movs	r3, #1
 80053f0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	09db      	lsrs	r3, r3, #7
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d103      	bne.n	8005406 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	81bb      	strh	r3, [r7, #12]
 8005404:	e002      	b.n	800540c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005414:	89ba      	ldrh	r2, [r7, #12]
 8005416:	7bfb      	ldrb	r3, [r7, #15]
 8005418:	4619      	mov	r1, r3
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f7ff f954 	bl	80046c8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005420:	e00e      	b.n	8005440 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005422:	2300      	movs	r3, #0
 8005424:	60bb      	str	r3, [r7, #8]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	60bb      	str	r3, [r7, #8]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	60bb      	str	r3, [r7, #8]
 8005436:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005440:	bf00      	nop
 8005442:	3710      	adds	r7, #16
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}

08005448 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005456:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005466:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005468:	2300      	movs	r3, #0
 800546a:	60bb      	str	r3, [r7, #8]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	60bb      	str	r3, [r7, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0201 	orr.w	r2, r2, #1
 8005482:	601a      	str	r2, [r3, #0]
 8005484:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005494:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054a4:	d172      	bne.n	800558c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
 80054a8:	2b22      	cmp	r3, #34	@ 0x22
 80054aa:	d002      	beq.n	80054b2 <I2C_Slave_STOPF+0x6a>
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80054b0:	d135      	bne.n	800551e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d005      	beq.n	80054d6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ce:	f043 0204 	orr.w	r2, r3, #4
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7fe f92c 	bl	8003748 <HAL_DMA_GetState>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d049      	beq.n	800558a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	4a69      	ldr	r2, [pc, #420]	@ (80056a0 <I2C_Slave_STOPF+0x258>)
 80054fc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005502:	4618      	mov	r0, r3
 8005504:	f7fd ff74 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d03d      	beq.n	800558a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005512:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005518:	4610      	mov	r0, r2
 800551a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800551c:	e035      	b.n	800558a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	b29a      	uxth	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d005      	beq.n	8005542 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	f043 0204 	orr.w	r2, r3, #4
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005550:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005556:	4618      	mov	r0, r3
 8005558:	f7fe f8f6 	bl	8003748 <HAL_DMA_GetState>
 800555c:	4603      	mov	r3, r0
 800555e:	2b01      	cmp	r3, #1
 8005560:	d014      	beq.n	800558c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005566:	4a4e      	ldr	r2, [pc, #312]	@ (80056a0 <I2C_Slave_STOPF+0x258>)
 8005568:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556e:	4618      	mov	r0, r3
 8005570:	f7fd ff3e 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d008      	beq.n	800558c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800557e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005584:	4610      	mov	r0, r2
 8005586:	4798      	blx	r3
 8005588:	e000      	b.n	800558c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800558a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d03e      	beq.n	8005614 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f003 0304 	and.w	r3, r3, #4
 80055a0:	2b04      	cmp	r3, #4
 80055a2:	d112      	bne.n	80055ca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	691a      	ldr	r2, [r3, #16]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ae:	b2d2      	uxtb	r2, r2
 80055b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b6:	1c5a      	adds	r2, r3, #1
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d4:	2b40      	cmp	r3, #64	@ 0x40
 80055d6:	d112      	bne.n	80055fe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e2:	b2d2      	uxtb	r2, r2
 80055e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005602:	b29b      	uxth	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560c:	f043 0204 	orr.w	r2, r3, #4
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005618:	2b00      	cmp	r3, #0
 800561a:	d003      	beq.n	8005624 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f8b3 	bl	8005788 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005622:	e039      	b.n	8005698 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	2b2a      	cmp	r3, #42	@ 0x2a
 8005628:	d109      	bne.n	800563e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2228      	movs	r2, #40	@ 0x28
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f7ff f83b 	bl	80046b4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b28      	cmp	r3, #40	@ 0x28
 8005648:	d111      	bne.n	800566e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a15      	ldr	r2, [pc, #84]	@ (80056a4 <I2C_Slave_STOPF+0x25c>)
 800564e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2220      	movs	r2, #32
 800565a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7ff f83c 	bl	80046e4 <HAL_I2C_ListenCpltCallback>
}
 800566c:	e014      	b.n	8005698 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005672:	2b22      	cmp	r3, #34	@ 0x22
 8005674:	d002      	beq.n	800567c <I2C_Slave_STOPF+0x234>
 8005676:	7bfb      	ldrb	r3, [r7, #15]
 8005678:	2b22      	cmp	r3, #34	@ 0x22
 800567a:	d10d      	bne.n	8005698 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2220      	movs	r2, #32
 8005686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f7ff f80e 	bl	80046b4 <HAL_I2C_SlaveRxCpltCallback>
}
 8005698:	bf00      	nop
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	08005de1 	.word	0x08005de1
 80056a4:	ffff0000 	.word	0xffff0000

080056a8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056bc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d002      	beq.n	80056ca <I2C_Slave_AF+0x22>
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2b20      	cmp	r3, #32
 80056c8:	d129      	bne.n	800571e <I2C_Slave_AF+0x76>
 80056ca:	7bfb      	ldrb	r3, [r7, #15]
 80056cc:	2b28      	cmp	r3, #40	@ 0x28
 80056ce:	d126      	bne.n	800571e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a2c      	ldr	r2, [pc, #176]	@ (8005784 <I2C_Slave_AF+0xdc>)
 80056d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056e4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056ee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056fe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7fe ffe4 	bl	80046e4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800571c:	e02e      	b.n	800577c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800571e:	7bfb      	ldrb	r3, [r7, #15]
 8005720:	2b21      	cmp	r3, #33	@ 0x21
 8005722:	d126      	bne.n	8005772 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a17      	ldr	r2, [pc, #92]	@ (8005784 <I2C_Slave_AF+0xdc>)
 8005728:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2221      	movs	r2, #33	@ 0x21
 800572e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800574e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005758:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005768:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7fe ff98 	bl	80046a0 <HAL_I2C_SlaveTxCpltCallback>
}
 8005770:	e004      	b.n	800577c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800577a:	615a      	str	r2, [r3, #20]
}
 800577c:	bf00      	nop
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	ffff0000 	.word	0xffff0000

08005788 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005796:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800579e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80057a0:	7bbb      	ldrb	r3, [r7, #14]
 80057a2:	2b10      	cmp	r3, #16
 80057a4:	d002      	beq.n	80057ac <I2C_ITError+0x24>
 80057a6:	7bbb      	ldrb	r3, [r7, #14]
 80057a8:	2b40      	cmp	r3, #64	@ 0x40
 80057aa:	d10a      	bne.n	80057c2 <I2C_ITError+0x3a>
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
 80057ae:	2b22      	cmp	r3, #34	@ 0x22
 80057b0:	d107      	bne.n	80057c2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057c0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80057c8:	2b28      	cmp	r3, #40	@ 0x28
 80057ca:	d107      	bne.n	80057dc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2228      	movs	r2, #40	@ 0x28
 80057d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80057da:	e015      	b.n	8005808 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057ea:	d00a      	beq.n	8005802 <I2C_ITError+0x7a>
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	2b60      	cmp	r3, #96	@ 0x60
 80057f0:	d007      	beq.n	8005802 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2220      	movs	r2, #32
 80057f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005812:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005816:	d162      	bne.n	80058de <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005826:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800582c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b01      	cmp	r3, #1
 8005834:	d020      	beq.n	8005878 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583a:	4a6a      	ldr	r2, [pc, #424]	@ (80059e4 <I2C_ITError+0x25c>)
 800583c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005842:	4618      	mov	r0, r3
 8005844:	f7fd fdd4 	bl	80033f0 <HAL_DMA_Abort_IT>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 8089 	beq.w	8005962 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 0201 	bic.w	r2, r2, #1
 800585e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800586c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005872:	4610      	mov	r0, r2
 8005874:	4798      	blx	r3
 8005876:	e074      	b.n	8005962 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800587c:	4a59      	ldr	r2, [pc, #356]	@ (80059e4 <I2C_ITError+0x25c>)
 800587e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005884:	4618      	mov	r0, r3
 8005886:	f7fd fdb3 	bl	80033f0 <HAL_DMA_Abort_IT>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d068      	beq.n	8005962 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589a:	2b40      	cmp	r3, #64	@ 0x40
 800589c:	d10b      	bne.n	80058b6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058a8:	b2d2      	uxtb	r2, r2
 80058aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	1c5a      	adds	r2, r3, #1
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f022 0201 	bic.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2220      	movs	r2, #32
 80058ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058d4:	687a      	ldr	r2, [r7, #4]
 80058d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80058d8:	4610      	mov	r0, r2
 80058da:	4798      	blx	r3
 80058dc:	e041      	b.n	8005962 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b60      	cmp	r3, #96	@ 0x60
 80058e8:	d125      	bne.n	8005936 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	695b      	ldr	r3, [r3, #20]
 80058fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005902:	2b40      	cmp	r3, #64	@ 0x40
 8005904:	d10b      	bne.n	800591e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005910:	b2d2      	uxtb	r2, r2
 8005912:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	1c5a      	adds	r2, r3, #1
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f022 0201 	bic.w	r2, r2, #1
 800592c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7fe fef6 	bl	8004720 <HAL_I2C_AbortCpltCallback>
 8005934:	e015      	b.n	8005962 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005940:	2b40      	cmp	r3, #64	@ 0x40
 8005942:	d10b      	bne.n	800595c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	691a      	ldr	r2, [r3, #16]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800594e:	b2d2      	uxtb	r2, r2
 8005950:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7fe fed5 	bl	800470c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005966:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10e      	bne.n	8005990 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005978:	2b00      	cmp	r3, #0
 800597a:	d109      	bne.n	8005990 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005982:	2b00      	cmp	r3, #0
 8005984:	d104      	bne.n	8005990 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800598c:	2b00      	cmp	r3, #0
 800598e:	d007      	beq.n	80059a0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800599e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059a6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b04      	cmp	r3, #4
 80059b2:	d113      	bne.n	80059dc <I2C_ITError+0x254>
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
 80059b6:	2b28      	cmp	r3, #40	@ 0x28
 80059b8:	d110      	bne.n	80059dc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a0a      	ldr	r2, [pc, #40]	@ (80059e8 <I2C_ITError+0x260>)
 80059be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fe fe84 	bl	80046e4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80059dc:	bf00      	nop
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	08005de1 	.word	0x08005de1
 80059e8:	ffff0000 	.word	0xffff0000

080059ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af02      	add	r7, sp, #8
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	4608      	mov	r0, r1
 80059f6:	4611      	mov	r1, r2
 80059f8:	461a      	mov	r2, r3
 80059fa:	4603      	mov	r3, r0
 80059fc:	817b      	strh	r3, [r7, #10]
 80059fe:	460b      	mov	r3, r1
 8005a00:	813b      	strh	r3, [r7, #8]
 8005a02:	4613      	mov	r3, r2
 8005a04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	6a3b      	ldr	r3, [r7, #32]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 fa7c 	bl	8005f30 <I2C_WaitOnFlagUntilTimeout>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00d      	beq.n	8005a5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a4c:	d103      	bne.n	8005a56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e0aa      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a5a:	897b      	ldrh	r3, [r7, #10]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	461a      	mov	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	6a3a      	ldr	r2, [r7, #32]
 8005a6e:	4952      	ldr	r1, [pc, #328]	@ (8005bb8 <I2C_RequestMemoryRead+0x1cc>)
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 fab4 	bl	8005fde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e097      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	617b      	str	r3, [r7, #20]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a98:	6a39      	ldr	r1, [r7, #32]
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f000 fb1e 	bl	80060dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00d      	beq.n	8005ac2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d107      	bne.n	8005abe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005abc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e076      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ac2:	88fb      	ldrh	r3, [r7, #6]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d105      	bne.n	8005ad4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ac8:	893b      	ldrh	r3, [r7, #8]
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	611a      	str	r2, [r3, #16]
 8005ad2:	e021      	b.n	8005b18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ad4:	893b      	ldrh	r3, [r7, #8]
 8005ad6:	0a1b      	lsrs	r3, r3, #8
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ae4:	6a39      	ldr	r1, [r7, #32]
 8005ae6:	68f8      	ldr	r0, [r7, #12]
 8005ae8:	f000 faf8 	bl	80060dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00d      	beq.n	8005b0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d107      	bne.n	8005b0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e050      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b0e:	893b      	ldrh	r3, [r7, #8]
 8005b10:	b2da      	uxtb	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b1a:	6a39      	ldr	r1, [r7, #32]
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 fadd 	bl	80060dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00d      	beq.n	8005b44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2c:	2b04      	cmp	r3, #4
 8005b2e:	d107      	bne.n	8005b40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e035      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f000 f9e5 	bl	8005f30 <I2C_WaitOnFlagUntilTimeout>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00d      	beq.n	8005b88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b7a:	d103      	bne.n	8005b84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b84:	2303      	movs	r3, #3
 8005b86:	e013      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005b88:	897b      	ldrh	r3, [r7, #10]
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	f043 0301 	orr.w	r3, r3, #1
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9a:	6a3a      	ldr	r2, [r7, #32]
 8005b9c:	4906      	ldr	r1, [pc, #24]	@ (8005bb8 <I2C_RequestMemoryRead+0x1cc>)
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 fa1d 	bl	8005fde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e000      	b.n	8005bb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3718      	adds	r7, #24
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	00010002 	.word	0x00010002

08005bbc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b086      	sub	sp, #24
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bc8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bd0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bd8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bde:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	685a      	ldr	r2, [r3, #4]
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005bee:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005c10:	7cfb      	ldrb	r3, [r7, #19]
 8005c12:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005c16:	2b21      	cmp	r3, #33	@ 0x21
 8005c18:	d007      	beq.n	8005c2a <I2C_DMAXferCplt+0x6e>
 8005c1a:	7cfb      	ldrb	r3, [r7, #19]
 8005c1c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005c20:	2b22      	cmp	r3, #34	@ 0x22
 8005c22:	d131      	bne.n	8005c88 <I2C_DMAXferCplt+0xcc>
 8005c24:	7cbb      	ldrb	r3, [r7, #18]
 8005c26:	2b20      	cmp	r3, #32
 8005c28:	d12e      	bne.n	8005c88 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c38:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005c40:	7cfb      	ldrb	r3, [r7, #19]
 8005c42:	2b29      	cmp	r3, #41	@ 0x29
 8005c44:	d10a      	bne.n	8005c5c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2221      	movs	r2, #33	@ 0x21
 8005c4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	2228      	movs	r2, #40	@ 0x28
 8005c50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c54:	6978      	ldr	r0, [r7, #20]
 8005c56:	f7fe fd23 	bl	80046a0 <HAL_I2C_SlaveTxCpltCallback>
 8005c5a:	e00c      	b.n	8005c76 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005c5c:	7cfb      	ldrb	r3, [r7, #19]
 8005c5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c60:	d109      	bne.n	8005c76 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	2222      	movs	r2, #34	@ 0x22
 8005c66:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	2228      	movs	r2, #40	@ 0x28
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c70:	6978      	ldr	r0, [r7, #20]
 8005c72:	f7fe fd1f 	bl	80046b4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005c84:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005c86:	e06a      	b.n	8005d5e <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d064      	beq.n	8005d5e <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d107      	bne.n	8005cae <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cac:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685a      	ldr	r2, [r3, #4]
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005cbc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005cc4:	d009      	beq.n	8005cda <I2C_DMAXferCplt+0x11e>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d006      	beq.n	8005cda <I2C_DMAXferCplt+0x11e>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005cd2:	d002      	beq.n	8005cda <I2C_DMAXferCplt+0x11e>
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b20      	cmp	r3, #32
 8005cd8:	d107      	bne.n	8005cea <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ce8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cf8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d08:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005d18:	6978      	ldr	r0, [r7, #20]
 8005d1a:	f7fe fcf7 	bl	800470c <HAL_I2C_ErrorCallback>
}
 8005d1e:	e01e      	b.n	8005d5e <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b40      	cmp	r3, #64	@ 0x40
 8005d32:	d10a      	bne.n	8005d4a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005d42:	6978      	ldr	r0, [r7, #20]
 8005d44:	f7fb fd7e 	bl	8001844 <HAL_I2C_MemRxCpltCallback>
}
 8005d48:	e009      	b.n	8005d5e <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2212      	movs	r2, #18
 8005d56:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005d58:	6978      	ldr	r0, [r7, #20]
 8005d5a:	f7fe fc97 	bl	800468c <HAL_I2C_MasterRxCpltCallback>
}
 8005d5e:	bf00      	nop
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b084      	sub	sp, #16
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d80:	2200      	movs	r2, #0
 8005d82:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d003      	beq.n	8005d94 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d90:	2200      	movs	r2, #0
 8005d92:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f7fd fce5 	bl	8003764 <HAL_DMA_GetError>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d01b      	beq.n	8005dd8 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dae:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	f043 0210 	orr.w	r2, r3, #16
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f7fe fc9a 	bl	800470c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005dd8:	bf00      	nop
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005de8:	2300      	movs	r3, #0
 8005dea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005df8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005dfa:	4b4b      	ldr	r3, [pc, #300]	@ (8005f28 <I2C_DMAAbort+0x148>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	08db      	lsrs	r3, r3, #3
 8005e00:	4a4a      	ldr	r2, [pc, #296]	@ (8005f2c <I2C_DMAAbort+0x14c>)
 8005e02:	fba2 2303 	umull	r2, r3, r2, r3
 8005e06:	0a1a      	lsrs	r2, r3, #8
 8005e08:	4613      	mov	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4413      	add	r3, r2
 8005e0e:	00da      	lsls	r2, r3, #3
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d106      	bne.n	8005e28 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e1e:	f043 0220 	orr.w	r2, r3, #32
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005e26:	e00a      	b.n	8005e3e <I2C_DMAAbort+0x5e>
    }
    count--;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e3c:	d0ea      	beq.n	8005e14 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d003      	beq.n	8005e4e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e6c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	2200      	movs	r2, #0
 8005e72:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e80:	2200      	movs	r2, #0
 8005e82:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d003      	beq.n	8005e94 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e90:	2200      	movs	r2, #0
 8005e92:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f022 0201 	bic.w	r2, r2, #1
 8005ea2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	2b60      	cmp	r3, #96	@ 0x60
 8005eae:	d10e      	bne.n	8005ece <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005ec6:	6978      	ldr	r0, [r7, #20]
 8005ec8:	f7fe fc2a 	bl	8004720 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ecc:	e027      	b.n	8005f1e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005ece:	7cfb      	ldrb	r3, [r7, #19]
 8005ed0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005ed4:	2b28      	cmp	r3, #40	@ 0x28
 8005ed6:	d117      	bne.n	8005f08 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0201 	orr.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ef6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2200      	movs	r2, #0
 8005efc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2228      	movs	r2, #40	@ 0x28
 8005f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005f06:	e007      	b.n	8005f18 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005f18:	6978      	ldr	r0, [r7, #20]
 8005f1a:	f7fe fbf7 	bl	800470c <HAL_I2C_ErrorCallback>
}
 8005f1e:	bf00      	nop
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	20000000 	.word	0x20000000
 8005f2c:	14f8b589 	.word	0x14f8b589

08005f30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	603b      	str	r3, [r7, #0]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f40:	e025      	b.n	8005f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f48:	d021      	beq.n	8005f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f4a:	f7fc f89d 	bl	8002088 <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d302      	bcc.n	8005f60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d116      	bne.n	8005f8e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2220      	movs	r2, #32
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7a:	f043 0220 	orr.w	r2, r3, #32
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e023      	b.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d10d      	bne.n	8005fb4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	43da      	mvns	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bf0c      	ite	eq
 8005faa:	2301      	moveq	r3, #1
 8005fac:	2300      	movne	r3, #0
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	e00c      	b.n	8005fce <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	43da      	mvns	r2, r3
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	bf0c      	ite	eq
 8005fc6:	2301      	moveq	r3, #1
 8005fc8:	2300      	movne	r3, #0
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	461a      	mov	r2, r3
 8005fce:	79fb      	ldrb	r3, [r7, #7]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d0b6      	beq.n	8005f42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b084      	sub	sp, #16
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	60f8      	str	r0, [r7, #12]
 8005fe6:	60b9      	str	r1, [r7, #8]
 8005fe8:	607a      	str	r2, [r7, #4]
 8005fea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fec:	e051      	b.n	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ffc:	d123      	bne.n	8006046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800600c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006016:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2200      	movs	r2, #0
 800601c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006032:	f043 0204 	orr.w	r2, r3, #4
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e046      	b.n	80060d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800604c:	d021      	beq.n	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800604e:	f7fc f81b 	bl	8002088 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	429a      	cmp	r2, r3
 800605c:	d302      	bcc.n	8006064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d116      	bne.n	8006092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2220      	movs	r2, #32
 800606e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607e:	f043 0220 	orr.w	r2, r3, #32
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e020      	b.n	80060d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	0c1b      	lsrs	r3, r3, #16
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	d10c      	bne.n	80060b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	43da      	mvns	r2, r3
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4013      	ands	r3, r2
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	bf14      	ite	ne
 80060ae:	2301      	movne	r3, #1
 80060b0:	2300      	moveq	r3, #0
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	e00b      	b.n	80060ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	43da      	mvns	r2, r3
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	4013      	ands	r3, r2
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	bf14      	ite	ne
 80060c8:	2301      	movne	r3, #1
 80060ca:	2300      	moveq	r3, #0
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d18d      	bne.n	8005fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060e8:	e02d      	b.n	8006146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 f86a 	bl	80061c4 <I2C_IsAcknowledgeFailed>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e02d      	b.n	8006156 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006100:	d021      	beq.n	8006146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006102:	f7fb ffc1 	bl	8002088 <HAL_GetTick>
 8006106:	4602      	mov	r2, r0
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	1ad3      	subs	r3, r2, r3
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	429a      	cmp	r2, r3
 8006110:	d302      	bcc.n	8006118 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d116      	bne.n	8006146 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2220      	movs	r2, #32
 8006122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006132:	f043 0220 	orr.w	r2, r3, #32
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e007      	b.n	8006156 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006150:	2b80      	cmp	r3, #128	@ 0x80
 8006152:	d1ca      	bne.n	80060ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
	...

08006160 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006168:	2300      	movs	r3, #0
 800616a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800616c:	4b13      	ldr	r3, [pc, #76]	@ (80061bc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	08db      	lsrs	r3, r3, #3
 8006172:	4a13      	ldr	r2, [pc, #76]	@ (80061c0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006174:	fba2 2303 	umull	r2, r3, r2, r3
 8006178:	0a1a      	lsrs	r2, r3, #8
 800617a:	4613      	mov	r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	3b01      	subs	r3, #1
 8006186:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d107      	bne.n	800619e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006192:	f043 0220 	orr.w	r2, r3, #32
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e008      	b.n	80061b0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061ac:	d0e9      	beq.n	8006182 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3714      	adds	r7, #20
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	20000000 	.word	0x20000000
 80061c0:	14f8b589 	.word	0x14f8b589

080061c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061da:	d11b      	bne.n	8006214 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80061e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2220      	movs	r2, #32
 80061f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006200:	f043 0204 	orr.w	r2, r3, #4
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e000      	b.n	8006216 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006222:	b480      	push	{r7}
 8006224:	b083      	sub	sp, #12
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006232:	d103      	bne.n	800623c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800623a:	e007      	b.n	800624c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006240:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006244:	d102      	bne.n	800624c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2208      	movs	r2, #8
 800624a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e0cc      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800626c:	4b68      	ldr	r3, [pc, #416]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0307 	and.w	r3, r3, #7
 8006274:	683a      	ldr	r2, [r7, #0]
 8006276:	429a      	cmp	r2, r3
 8006278:	d90c      	bls.n	8006294 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800627a:	4b65      	ldr	r3, [pc, #404]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	b2d2      	uxtb	r2, r2
 8006280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006282:	4b63      	ldr	r3, [pc, #396]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0307 	and.w	r3, r3, #7
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	429a      	cmp	r2, r3
 800628e:	d001      	beq.n	8006294 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e0b8      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d020      	beq.n	80062e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0304 	and.w	r3, r3, #4
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062ac:	4b59      	ldr	r3, [pc, #356]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	4a58      	ldr	r2, [pc, #352]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80062b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0308 	and.w	r3, r3, #8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d005      	beq.n	80062d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062c4:	4b53      	ldr	r3, [pc, #332]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	4a52      	ldr	r2, [pc, #328]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80062ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062d0:	4b50      	ldr	r3, [pc, #320]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	494d      	ldr	r1, [pc, #308]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d044      	beq.n	8006378 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d107      	bne.n	8006306 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062f6:	4b47      	ldr	r3, [pc, #284]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d119      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e07f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2b02      	cmp	r3, #2
 800630c:	d003      	beq.n	8006316 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006312:	2b03      	cmp	r3, #3
 8006314:	d107      	bne.n	8006326 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006316:	4b3f      	ldr	r3, [pc, #252]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d109      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e06f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006326:	4b3b      	ldr	r3, [pc, #236]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0302 	and.w	r3, r3, #2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e067      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006336:	4b37      	ldr	r3, [pc, #220]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f023 0203 	bic.w	r2, r3, #3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	4934      	ldr	r1, [pc, #208]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006344:	4313      	orrs	r3, r2
 8006346:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006348:	f7fb fe9e 	bl	8002088 <HAL_GetTick>
 800634c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800634e:	e00a      	b.n	8006366 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006350:	f7fb fe9a 	bl	8002088 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800635e:	4293      	cmp	r3, r2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e04f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006366:	4b2b      	ldr	r3, [pc, #172]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 020c 	and.w	r2, r3, #12
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	429a      	cmp	r2, r3
 8006376:	d1eb      	bne.n	8006350 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006378:	4b25      	ldr	r3, [pc, #148]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0307 	and.w	r3, r3, #7
 8006380:	683a      	ldr	r2, [r7, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d20c      	bcs.n	80063a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006386:	4b22      	ldr	r3, [pc, #136]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800638e:	4b20      	ldr	r3, [pc, #128]	@ (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0307 	and.w	r3, r3, #7
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d001      	beq.n	80063a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e032      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0304 	and.w	r3, r3, #4
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d008      	beq.n	80063be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063ac:	4b19      	ldr	r3, [pc, #100]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4916      	ldr	r1, [pc, #88]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d009      	beq.n	80063de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063ca:	4b12      	ldr	r3, [pc, #72]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	490e      	ldr	r1, [pc, #56]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063de:	f000 f821 	bl	8006424 <HAL_RCC_GetSysClockFreq>
 80063e2:	4602      	mov	r2, r0
 80063e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	091b      	lsrs	r3, r3, #4
 80063ea:	f003 030f 	and.w	r3, r3, #15
 80063ee:	490a      	ldr	r1, [pc, #40]	@ (8006418 <HAL_RCC_ClockConfig+0x1c0>)
 80063f0:	5ccb      	ldrb	r3, [r1, r3]
 80063f2:	fa22 f303 	lsr.w	r3, r2, r3
 80063f6:	4a09      	ldr	r2, [pc, #36]	@ (800641c <HAL_RCC_ClockConfig+0x1c4>)
 80063f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063fa:	4b09      	ldr	r3, [pc, #36]	@ (8006420 <HAL_RCC_ClockConfig+0x1c8>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fb fdfe 	bl	8002000 <HAL_InitTick>

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	40023c00 	.word	0x40023c00
 8006414:	40023800 	.word	0x40023800
 8006418:	0800cb88 	.word	0x0800cb88
 800641c:	20000000 	.word	0x20000000
 8006420:	20000004 	.word	0x20000004

08006424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006428:	b090      	sub	sp, #64	@ 0x40
 800642a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006430:	2300      	movs	r3, #0
 8006432:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006434:	2300      	movs	r3, #0
 8006436:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800643c:	4b59      	ldr	r3, [pc, #356]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 030c 	and.w	r3, r3, #12
 8006444:	2b08      	cmp	r3, #8
 8006446:	d00d      	beq.n	8006464 <HAL_RCC_GetSysClockFreq+0x40>
 8006448:	2b08      	cmp	r3, #8
 800644a:	f200 80a1 	bhi.w	8006590 <HAL_RCC_GetSysClockFreq+0x16c>
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <HAL_RCC_GetSysClockFreq+0x34>
 8006452:	2b04      	cmp	r3, #4
 8006454:	d003      	beq.n	800645e <HAL_RCC_GetSysClockFreq+0x3a>
 8006456:	e09b      	b.n	8006590 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006458:	4b53      	ldr	r3, [pc, #332]	@ (80065a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800645a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800645c:	e09b      	b.n	8006596 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800645e:	4b53      	ldr	r3, [pc, #332]	@ (80065ac <HAL_RCC_GetSysClockFreq+0x188>)
 8006460:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006462:	e098      	b.n	8006596 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006464:	4b4f      	ldr	r3, [pc, #316]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800646c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800646e:	4b4d      	ldr	r3, [pc, #308]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d028      	beq.n	80064cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800647a:	4b4a      	ldr	r3, [pc, #296]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	099b      	lsrs	r3, r3, #6
 8006480:	2200      	movs	r2, #0
 8006482:	623b      	str	r3, [r7, #32]
 8006484:	627a      	str	r2, [r7, #36]	@ 0x24
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800648c:	2100      	movs	r1, #0
 800648e:	4b47      	ldr	r3, [pc, #284]	@ (80065ac <HAL_RCC_GetSysClockFreq+0x188>)
 8006490:	fb03 f201 	mul.w	r2, r3, r1
 8006494:	2300      	movs	r3, #0
 8006496:	fb00 f303 	mul.w	r3, r0, r3
 800649a:	4413      	add	r3, r2
 800649c:	4a43      	ldr	r2, [pc, #268]	@ (80065ac <HAL_RCC_GetSysClockFreq+0x188>)
 800649e:	fba0 1202 	umull	r1, r2, r0, r2
 80064a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064a4:	460a      	mov	r2, r1
 80064a6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80064a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064aa:	4413      	add	r3, r2
 80064ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b0:	2200      	movs	r2, #0
 80064b2:	61bb      	str	r3, [r7, #24]
 80064b4:	61fa      	str	r2, [r7, #28]
 80064b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80064be:	f7f9 feaf 	bl	8000220 <__aeabi_uldivmod>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	4613      	mov	r3, r2
 80064c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064ca:	e053      	b.n	8006574 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064cc:	4b35      	ldr	r3, [pc, #212]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	099b      	lsrs	r3, r3, #6
 80064d2:	2200      	movs	r2, #0
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	617a      	str	r2, [r7, #20]
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80064de:	f04f 0b00 	mov.w	fp, #0
 80064e2:	4652      	mov	r2, sl
 80064e4:	465b      	mov	r3, fp
 80064e6:	f04f 0000 	mov.w	r0, #0
 80064ea:	f04f 0100 	mov.w	r1, #0
 80064ee:	0159      	lsls	r1, r3, #5
 80064f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064f4:	0150      	lsls	r0, r2, #5
 80064f6:	4602      	mov	r2, r0
 80064f8:	460b      	mov	r3, r1
 80064fa:	ebb2 080a 	subs.w	r8, r2, sl
 80064fe:	eb63 090b 	sbc.w	r9, r3, fp
 8006502:	f04f 0200 	mov.w	r2, #0
 8006506:	f04f 0300 	mov.w	r3, #0
 800650a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800650e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006512:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006516:	ebb2 0408 	subs.w	r4, r2, r8
 800651a:	eb63 0509 	sbc.w	r5, r3, r9
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	f04f 0300 	mov.w	r3, #0
 8006526:	00eb      	lsls	r3, r5, #3
 8006528:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800652c:	00e2      	lsls	r2, r4, #3
 800652e:	4614      	mov	r4, r2
 8006530:	461d      	mov	r5, r3
 8006532:	eb14 030a 	adds.w	r3, r4, sl
 8006536:	603b      	str	r3, [r7, #0]
 8006538:	eb45 030b 	adc.w	r3, r5, fp
 800653c:	607b      	str	r3, [r7, #4]
 800653e:	f04f 0200 	mov.w	r2, #0
 8006542:	f04f 0300 	mov.w	r3, #0
 8006546:	e9d7 4500 	ldrd	r4, r5, [r7]
 800654a:	4629      	mov	r1, r5
 800654c:	028b      	lsls	r3, r1, #10
 800654e:	4621      	mov	r1, r4
 8006550:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006554:	4621      	mov	r1, r4
 8006556:	028a      	lsls	r2, r1, #10
 8006558:	4610      	mov	r0, r2
 800655a:	4619      	mov	r1, r3
 800655c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655e:	2200      	movs	r2, #0
 8006560:	60bb      	str	r3, [r7, #8]
 8006562:	60fa      	str	r2, [r7, #12]
 8006564:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006568:	f7f9 fe5a 	bl	8000220 <__aeabi_uldivmod>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4613      	mov	r3, r2
 8006572:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006574:	4b0b      	ldr	r3, [pc, #44]	@ (80065a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	0c1b      	lsrs	r3, r3, #16
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	3301      	adds	r3, #1
 8006580:	005b      	lsls	r3, r3, #1
 8006582:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006584:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006588:	fbb2 f3f3 	udiv	r3, r2, r3
 800658c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800658e:	e002      	b.n	8006596 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006590:	4b05      	ldr	r3, [pc, #20]	@ (80065a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8006592:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006594:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006598:	4618      	mov	r0, r3
 800659a:	3740      	adds	r7, #64	@ 0x40
 800659c:	46bd      	mov	sp, r7
 800659e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065a2:	bf00      	nop
 80065a4:	40023800 	.word	0x40023800
 80065a8:	00f42400 	.word	0x00f42400
 80065ac:	017d7840 	.word	0x017d7840

080065b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065b0:	b480      	push	{r7}
 80065b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065b4:	4b03      	ldr	r3, [pc, #12]	@ (80065c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80065b6:	681b      	ldr	r3, [r3, #0]
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	20000000 	.word	0x20000000

080065c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065cc:	f7ff fff0 	bl	80065b0 <HAL_RCC_GetHCLKFreq>
 80065d0:	4602      	mov	r2, r0
 80065d2:	4b05      	ldr	r3, [pc, #20]	@ (80065e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	0a9b      	lsrs	r3, r3, #10
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	4903      	ldr	r1, [pc, #12]	@ (80065ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80065de:	5ccb      	ldrb	r3, [r1, r3]
 80065e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	40023800 	.word	0x40023800
 80065ec:	0800cb98 	.word	0x0800cb98

080065f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80065f4:	f7ff ffdc 	bl	80065b0 <HAL_RCC_GetHCLKFreq>
 80065f8:	4602      	mov	r2, r0
 80065fa:	4b05      	ldr	r3, [pc, #20]	@ (8006610 <HAL_RCC_GetPCLK2Freq+0x20>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	0b5b      	lsrs	r3, r3, #13
 8006600:	f003 0307 	and.w	r3, r3, #7
 8006604:	4903      	ldr	r1, [pc, #12]	@ (8006614 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006606:	5ccb      	ldrb	r3, [r1, r3]
 8006608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800660c:	4618      	mov	r0, r3
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40023800 	.word	0x40023800
 8006614:	0800cb98 	.word	0x0800cb98

08006618 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d101      	bne.n	800662a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e273      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b00      	cmp	r3, #0
 8006634:	d075      	beq.n	8006722 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006636:	4b88      	ldr	r3, [pc, #544]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f003 030c 	and.w	r3, r3, #12
 800663e:	2b04      	cmp	r3, #4
 8006640:	d00c      	beq.n	800665c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006642:	4b85      	ldr	r3, [pc, #532]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800664a:	2b08      	cmp	r3, #8
 800664c:	d112      	bne.n	8006674 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800664e:	4b82      	ldr	r3, [pc, #520]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006656:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800665a:	d10b      	bne.n	8006674 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800665c:	4b7e      	ldr	r3, [pc, #504]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d05b      	beq.n	8006720 <HAL_RCC_OscConfig+0x108>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d157      	bne.n	8006720 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e24e      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800667c:	d106      	bne.n	800668c <HAL_RCC_OscConfig+0x74>
 800667e:	4b76      	ldr	r3, [pc, #472]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a75      	ldr	r2, [pc, #468]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006688:	6013      	str	r3, [r2, #0]
 800668a:	e01d      	b.n	80066c8 <HAL_RCC_OscConfig+0xb0>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006694:	d10c      	bne.n	80066b0 <HAL_RCC_OscConfig+0x98>
 8006696:	4b70      	ldr	r3, [pc, #448]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a6f      	ldr	r2, [pc, #444]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800669c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	4b6d      	ldr	r3, [pc, #436]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a6c      	ldr	r2, [pc, #432]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	e00b      	b.n	80066c8 <HAL_RCC_OscConfig+0xb0>
 80066b0:	4b69      	ldr	r3, [pc, #420]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a68      	ldr	r2, [pc, #416]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066ba:	6013      	str	r3, [r2, #0]
 80066bc:	4b66      	ldr	r3, [pc, #408]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a65      	ldr	r2, [pc, #404]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d013      	beq.n	80066f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066d0:	f7fb fcda 	bl	8002088 <HAL_GetTick>
 80066d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066d6:	e008      	b.n	80066ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066d8:	f7fb fcd6 	bl	8002088 <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	2b64      	cmp	r3, #100	@ 0x64
 80066e4:	d901      	bls.n	80066ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066e6:	2303      	movs	r3, #3
 80066e8:	e213      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0f0      	beq.n	80066d8 <HAL_RCC_OscConfig+0xc0>
 80066f6:	e014      	b.n	8006722 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f8:	f7fb fcc6 	bl	8002088 <HAL_GetTick>
 80066fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066fe:	e008      	b.n	8006712 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006700:	f7fb fcc2 	bl	8002088 <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	2b64      	cmp	r3, #100	@ 0x64
 800670c:	d901      	bls.n	8006712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e1ff      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006712:	4b51      	ldr	r3, [pc, #324]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1f0      	bne.n	8006700 <HAL_RCC_OscConfig+0xe8>
 800671e:	e000      	b.n	8006722 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d063      	beq.n	80067f6 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800672e:	4b4a      	ldr	r3, [pc, #296]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 030c 	and.w	r3, r3, #12
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00b      	beq.n	8006752 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800673a:	4b47      	ldr	r3, [pc, #284]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006742:	2b08      	cmp	r3, #8
 8006744:	d11c      	bne.n	8006780 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006746:	4b44      	ldr	r3, [pc, #272]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d116      	bne.n	8006780 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006752:	4b41      	ldr	r3, [pc, #260]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d005      	beq.n	800676a <HAL_RCC_OscConfig+0x152>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d001      	beq.n	800676a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e1d3      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800676a:	4b3b      	ldr	r3, [pc, #236]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	00db      	lsls	r3, r3, #3
 8006778:	4937      	ldr	r1, [pc, #220]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800677a:	4313      	orrs	r3, r2
 800677c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800677e:	e03a      	b.n	80067f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d020      	beq.n	80067ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006788:	4b34      	ldr	r3, [pc, #208]	@ (800685c <HAL_RCC_OscConfig+0x244>)
 800678a:	2201      	movs	r2, #1
 800678c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800678e:	f7fb fc7b 	bl	8002088 <HAL_GetTick>
 8006792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006794:	e008      	b.n	80067a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006796:	f7fb fc77 	bl	8002088 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	d901      	bls.n	80067a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e1b4      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067a8:	4b2b      	ldr	r3, [pc, #172]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0302 	and.w	r3, r3, #2
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0f0      	beq.n	8006796 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067b4:	4b28      	ldr	r3, [pc, #160]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	691b      	ldr	r3, [r3, #16]
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	4925      	ldr	r1, [pc, #148]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80067c4:	4313      	orrs	r3, r2
 80067c6:	600b      	str	r3, [r1, #0]
 80067c8:	e015      	b.n	80067f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067ca:	4b24      	ldr	r3, [pc, #144]	@ (800685c <HAL_RCC_OscConfig+0x244>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d0:	f7fb fc5a 	bl	8002088 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067d8:	f7fb fc56 	bl	8002088 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e193      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0302 	and.w	r3, r3, #2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f0      	bne.n	80067d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0308 	and.w	r3, r3, #8
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d036      	beq.n	8006870 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	695b      	ldr	r3, [r3, #20]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d016      	beq.n	8006838 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800680a:	4b15      	ldr	r3, [pc, #84]	@ (8006860 <HAL_RCC_OscConfig+0x248>)
 800680c:	2201      	movs	r2, #1
 800680e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006810:	f7fb fc3a 	bl	8002088 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006818:	f7fb fc36 	bl	8002088 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e173      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800682a:	4b0b      	ldr	r3, [pc, #44]	@ (8006858 <HAL_RCC_OscConfig+0x240>)
 800682c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682e:	f003 0302 	and.w	r3, r3, #2
 8006832:	2b00      	cmp	r3, #0
 8006834:	d0f0      	beq.n	8006818 <HAL_RCC_OscConfig+0x200>
 8006836:	e01b      	b.n	8006870 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006838:	4b09      	ldr	r3, [pc, #36]	@ (8006860 <HAL_RCC_OscConfig+0x248>)
 800683a:	2200      	movs	r2, #0
 800683c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800683e:	f7fb fc23 	bl	8002088 <HAL_GetTick>
 8006842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006844:	e00e      	b.n	8006864 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006846:	f7fb fc1f 	bl	8002088 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	2b02      	cmp	r3, #2
 8006852:	d907      	bls.n	8006864 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006854:	2303      	movs	r3, #3
 8006856:	e15c      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
 8006858:	40023800 	.word	0x40023800
 800685c:	42470000 	.word	0x42470000
 8006860:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006864:	4b8a      	ldr	r3, [pc, #552]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1ea      	bne.n	8006846 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0304 	and.w	r3, r3, #4
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 8097 	beq.w	80069ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800687e:	2300      	movs	r3, #0
 8006880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006882:	4b83      	ldr	r3, [pc, #524]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10f      	bne.n	80068ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800688e:	2300      	movs	r3, #0
 8006890:	60bb      	str	r3, [r7, #8]
 8006892:	4b7f      	ldr	r3, [pc, #508]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006896:	4a7e      	ldr	r2, [pc, #504]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800689c:	6413      	str	r3, [r2, #64]	@ 0x40
 800689e:	4b7c      	ldr	r3, [pc, #496]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068a6:	60bb      	str	r3, [r7, #8]
 80068a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068aa:	2301      	movs	r3, #1
 80068ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ae:	4b79      	ldr	r3, [pc, #484]	@ (8006a94 <HAL_RCC_OscConfig+0x47c>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d118      	bne.n	80068ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068ba:	4b76      	ldr	r3, [pc, #472]	@ (8006a94 <HAL_RCC_OscConfig+0x47c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a75      	ldr	r2, [pc, #468]	@ (8006a94 <HAL_RCC_OscConfig+0x47c>)
 80068c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068c6:	f7fb fbdf 	bl	8002088 <HAL_GetTick>
 80068ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068cc:	e008      	b.n	80068e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068ce:	f7fb fbdb 	bl	8002088 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e118      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068e0:	4b6c      	ldr	r3, [pc, #432]	@ (8006a94 <HAL_RCC_OscConfig+0x47c>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d0f0      	beq.n	80068ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d106      	bne.n	8006902 <HAL_RCC_OscConfig+0x2ea>
 80068f4:	4b66      	ldr	r3, [pc, #408]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80068f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068f8:	4a65      	ldr	r2, [pc, #404]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80068fa:	f043 0301 	orr.w	r3, r3, #1
 80068fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006900:	e01c      	b.n	800693c <HAL_RCC_OscConfig+0x324>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	2b05      	cmp	r3, #5
 8006908:	d10c      	bne.n	8006924 <HAL_RCC_OscConfig+0x30c>
 800690a:	4b61      	ldr	r3, [pc, #388]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 800690c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800690e:	4a60      	ldr	r2, [pc, #384]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006910:	f043 0304 	orr.w	r3, r3, #4
 8006914:	6713      	str	r3, [r2, #112]	@ 0x70
 8006916:	4b5e      	ldr	r3, [pc, #376]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691a:	4a5d      	ldr	r2, [pc, #372]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 800691c:	f043 0301 	orr.w	r3, r3, #1
 8006920:	6713      	str	r3, [r2, #112]	@ 0x70
 8006922:	e00b      	b.n	800693c <HAL_RCC_OscConfig+0x324>
 8006924:	4b5a      	ldr	r3, [pc, #360]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006928:	4a59      	ldr	r2, [pc, #356]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 800692a:	f023 0301 	bic.w	r3, r3, #1
 800692e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006930:	4b57      	ldr	r3, [pc, #348]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006934:	4a56      	ldr	r2, [pc, #344]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006936:	f023 0304 	bic.w	r3, r3, #4
 800693a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d015      	beq.n	8006970 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006944:	f7fb fba0 	bl	8002088 <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800694a:	e00a      	b.n	8006962 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800694c:	f7fb fb9c 	bl	8002088 <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800695a:	4293      	cmp	r3, r2
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e0d7      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006962:	4b4b      	ldr	r3, [pc, #300]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006966:	f003 0302 	and.w	r3, r3, #2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0ee      	beq.n	800694c <HAL_RCC_OscConfig+0x334>
 800696e:	e014      	b.n	800699a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006970:	f7fb fb8a 	bl	8002088 <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006976:	e00a      	b.n	800698e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006978:	f7fb fb86 	bl	8002088 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006986:	4293      	cmp	r3, r2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e0c1      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800698e:	4b40      	ldr	r3, [pc, #256]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006992:	f003 0302 	and.w	r3, r3, #2
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1ee      	bne.n	8006978 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800699a:	7dfb      	ldrb	r3, [r7, #23]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d105      	bne.n	80069ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069a0:	4b3b      	ldr	r3, [pc, #236]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80069a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a4:	4a3a      	ldr	r2, [pc, #232]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80069a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	699b      	ldr	r3, [r3, #24]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80ad 	beq.w	8006b10 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069b6:	4b36      	ldr	r3, [pc, #216]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 030c 	and.w	r3, r3, #12
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d060      	beq.n	8006a84 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d145      	bne.n	8006a56 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069ca:	4b33      	ldr	r3, [pc, #204]	@ (8006a98 <HAL_RCC_OscConfig+0x480>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d0:	f7fb fb5a 	bl	8002088 <HAL_GetTick>
 80069d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069d6:	e008      	b.n	80069ea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069d8:	f7fb fb56 	bl	8002088 <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b02      	cmp	r3, #2
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e093      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ea:	4b29      	ldr	r3, [pc, #164]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1f0      	bne.n	80069d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	69da      	ldr	r2, [r3, #28]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	431a      	orrs	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a04:	019b      	lsls	r3, r3, #6
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0c:	085b      	lsrs	r3, r3, #1
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	041b      	lsls	r3, r3, #16
 8006a12:	431a      	orrs	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a18:	061b      	lsls	r3, r3, #24
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a20:	071b      	lsls	r3, r3, #28
 8006a22:	491b      	ldr	r1, [pc, #108]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a28:	4b1b      	ldr	r3, [pc, #108]	@ (8006a98 <HAL_RCC_OscConfig+0x480>)
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a2e:	f7fb fb2b 	bl	8002088 <HAL_GetTick>
 8006a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a36:	f7fb fb27 	bl	8002088 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e064      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a48:	4b11      	ldr	r3, [pc, #68]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0f0      	beq.n	8006a36 <HAL_RCC_OscConfig+0x41e>
 8006a54:	e05c      	b.n	8006b10 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a56:	4b10      	ldr	r3, [pc, #64]	@ (8006a98 <HAL_RCC_OscConfig+0x480>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a5c:	f7fb fb14 	bl	8002088 <HAL_GetTick>
 8006a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a62:	e008      	b.n	8006a76 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a64:	f7fb fb10 	bl	8002088 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e04d      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a76:	4b06      	ldr	r3, [pc, #24]	@ (8006a90 <HAL_RCC_OscConfig+0x478>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1f0      	bne.n	8006a64 <HAL_RCC_OscConfig+0x44c>
 8006a82:	e045      	b.n	8006b10 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d107      	bne.n	8006a9c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e040      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
 8006a90:	40023800 	.word	0x40023800
 8006a94:	40007000 	.word	0x40007000
 8006a98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8006b1c <HAL_RCC_OscConfig+0x504>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d030      	beq.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d129      	bne.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d122      	bne.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006acc:	4013      	ands	r3, r2
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ad2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d119      	bne.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae2:	085b      	lsrs	r3, r3, #1
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d10f      	bne.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d107      	bne.n	8006b0c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b06:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d001      	beq.n	8006b10 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	e000      	b.n	8006b12 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8006b10:	2300      	movs	r3, #0
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3718      	adds	r7, #24
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	40023800 	.word	0x40023800

08006b20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d101      	bne.n	8006b32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e07b      	b.n	8006c2a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d108      	bne.n	8006b4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b42:	d009      	beq.n	8006b58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	61da      	str	r2, [r3, #28]
 8006b4a:	e005      	b.n	8006b58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d106      	bne.n	8006b78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7fa fbc4 	bl	8001300 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006baa:	431a      	orrs	r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6a1b      	ldr	r3, [r3, #32]
 8006bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bdc:	ea42 0103 	orr.w	r1, r2, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	0c1b      	lsrs	r3, r3, #16
 8006bf6:	f003 0104 	and.w	r1, r3, #4
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfe:	f003 0210 	and.w	r2, r3, #16
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	69da      	ldr	r2, [r3, #28]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}

08006c32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c32:	b580      	push	{r7, lr}
 8006c34:	b088      	sub	sp, #32
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	60f8      	str	r0, [r7, #12]
 8006c3a:	60b9      	str	r1, [r7, #8]
 8006c3c:	603b      	str	r3, [r7, #0]
 8006c3e:	4613      	mov	r3, r2
 8006c40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d101      	bne.n	8006c54 <HAL_SPI_Transmit+0x22>
 8006c50:	2302      	movs	r3, #2
 8006c52:	e126      	b.n	8006ea2 <HAL_SPI_Transmit+0x270>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c5c:	f7fb fa14 	bl	8002088 <HAL_GetTick>
 8006c60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c62:	88fb      	ldrh	r3, [r7, #6]
 8006c64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d002      	beq.n	8006c78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c72:	2302      	movs	r3, #2
 8006c74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c76:	e10b      	b.n	8006e90 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d002      	beq.n	8006c84 <HAL_SPI_Transmit+0x52>
 8006c7e:	88fb      	ldrh	r3, [r7, #6]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d102      	bne.n	8006c8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c88:	e102      	b.n	8006e90 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2203      	movs	r2, #3
 8006c8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	88fa      	ldrh	r2, [r7, #6]
 8006ca2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	88fa      	ldrh	r2, [r7, #6]
 8006ca8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cd0:	d10f      	bne.n	8006cf2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ce0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006cf0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cfc:	2b40      	cmp	r3, #64	@ 0x40
 8006cfe:	d007      	beq.n	8006d10 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d18:	d14b      	bne.n	8006db2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d002      	beq.n	8006d28 <HAL_SPI_Transmit+0xf6>
 8006d22:	8afb      	ldrh	r3, [r7, #22]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d13e      	bne.n	8006da6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d2c:	881a      	ldrh	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d38:	1c9a      	adds	r2, r3, #2
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d4c:	e02b      	b.n	8006da6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d112      	bne.n	8006d82 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d60:	881a      	ldrh	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d6c:	1c9a      	adds	r2, r3, #2
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006d80:	e011      	b.n	8006da6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d82:	f7fb f981 	bl	8002088 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d803      	bhi.n	8006d9a <HAL_SPI_Transmit+0x168>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d98:	d102      	bne.n	8006da0 <HAL_SPI_Transmit+0x16e>
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d102      	bne.n	8006da6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006da4:	e074      	b.n	8006e90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1ce      	bne.n	8006d4e <HAL_SPI_Transmit+0x11c>
 8006db0:	e04c      	b.n	8006e4c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_Transmit+0x18e>
 8006dba:	8afb      	ldrh	r3, [r7, #22]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d140      	bne.n	8006e42 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	330c      	adds	r3, #12
 8006dca:	7812      	ldrb	r2, [r2, #0]
 8006dcc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	3b01      	subs	r3, #1
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006de6:	e02c      	b.n	8006e42 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b02      	cmp	r3, #2
 8006df4:	d113      	bne.n	8006e1e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	330c      	adds	r3, #12
 8006e00:	7812      	ldrb	r2, [r2, #0]
 8006e02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	3b01      	subs	r3, #1
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006e1c:	e011      	b.n	8006e42 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e1e:	f7fb f933 	bl	8002088 <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	1ad3      	subs	r3, r2, r3
 8006e28:	683a      	ldr	r2, [r7, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d803      	bhi.n	8006e36 <HAL_SPI_Transmit+0x204>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e34:	d102      	bne.n	8006e3c <HAL_SPI_Transmit+0x20a>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d102      	bne.n	8006e42 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e40:	e026      	b.n	8006e90 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1cd      	bne.n	8006de8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e4c:	69ba      	ldr	r2, [r7, #24]
 8006e4e:	6839      	ldr	r1, [r7, #0]
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f001 f803 	bl	8007e5c <SPI_EndRxTxTransaction>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10a      	bne.n	8006e80 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	613b      	str	r3, [r7, #16]
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	613b      	str	r3, [r7, #16]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	613b      	str	r3, [r7, #16]
 8006e7e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	77fb      	strb	r3, [r7, #31]
 8006e8c:	e000      	b.n	8006e90 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006e8e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006ea0:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3720      	adds	r7, #32
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}

08006eaa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eaa:	b580      	push	{r7, lr}
 8006eac:	b088      	sub	sp, #32
 8006eae:	af02      	add	r7, sp, #8
 8006eb0:	60f8      	str	r0, [r7, #12]
 8006eb2:	60b9      	str	r1, [r7, #8]
 8006eb4:	603b      	str	r3, [r7, #0]
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ec6:	d112      	bne.n	8006eee <HAL_SPI_Receive+0x44>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10e      	bne.n	8006eee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2204      	movs	r2, #4
 8006ed4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ed8:	88fa      	ldrh	r2, [r7, #6]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	68b9      	ldr	r1, [r7, #8]
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 f8f1 	bl	80070cc <HAL_SPI_TransmitReceive>
 8006eea:	4603      	mov	r3, r0
 8006eec:	e0ea      	b.n	80070c4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d101      	bne.n	8006efc <HAL_SPI_Receive+0x52>
 8006ef8:	2302      	movs	r3, #2
 8006efa:	e0e3      	b.n	80070c4 <HAL_SPI_Receive+0x21a>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2201      	movs	r2, #1
 8006f00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f04:	f7fb f8c0 	bl	8002088 <HAL_GetTick>
 8006f08:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d002      	beq.n	8006f1c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006f16:	2302      	movs	r3, #2
 8006f18:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f1a:	e0ca      	b.n	80070b2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d002      	beq.n	8006f28 <HAL_SPI_Receive+0x7e>
 8006f22:	88fb      	ldrh	r3, [r7, #6]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d102      	bne.n	8006f2e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f2c:	e0c1      	b.n	80070b2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2204      	movs	r2, #4
 8006f32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	88fa      	ldrh	r2, [r7, #6]
 8006f46:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	88fa      	ldrh	r2, [r7, #6]
 8006f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f74:	d10f      	bne.n	8006f96 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f94:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fa0:	2b40      	cmp	r3, #64	@ 0x40
 8006fa2:	d007      	beq.n	8006fb4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fb2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d162      	bne.n	8007082 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006fbc:	e02e      	b.n	800701c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	f003 0301 	and.w	r3, r3, #1
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d115      	bne.n	8006ff8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f103 020c 	add.w	r2, r3, #12
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd8:	7812      	ldrb	r2, [r2, #0]
 8006fda:	b2d2      	uxtb	r2, r2
 8006fdc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe2:	1c5a      	adds	r2, r3, #1
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ff6:	e011      	b.n	800701c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ff8:	f7fb f846 	bl	8002088 <HAL_GetTick>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d803      	bhi.n	8007010 <HAL_SPI_Receive+0x166>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800700e:	d102      	bne.n	8007016 <HAL_SPI_Receive+0x16c>
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d102      	bne.n	800701c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	75fb      	strb	r3, [r7, #23]
          goto error;
 800701a:	e04a      	b.n	80070b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007020:	b29b      	uxth	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1cb      	bne.n	8006fbe <HAL_SPI_Receive+0x114>
 8007026:	e031      	b.n	800708c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f003 0301 	and.w	r3, r3, #1
 8007032:	2b01      	cmp	r3, #1
 8007034:	d113      	bne.n	800705e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007040:	b292      	uxth	r2, r2
 8007042:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007048:	1c9a      	adds	r2, r3, #2
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007052:	b29b      	uxth	r3, r3
 8007054:	3b01      	subs	r3, #1
 8007056:	b29a      	uxth	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800705c:	e011      	b.n	8007082 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800705e:	f7fb f813 	bl	8002088 <HAL_GetTick>
 8007062:	4602      	mov	r2, r0
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	1ad3      	subs	r3, r2, r3
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	429a      	cmp	r2, r3
 800706c:	d803      	bhi.n	8007076 <HAL_SPI_Receive+0x1cc>
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007074:	d102      	bne.n	800707c <HAL_SPI_Receive+0x1d2>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d102      	bne.n	8007082 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007080:	e017      	b.n	80070b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007086:	b29b      	uxth	r3, r3
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1cd      	bne.n	8007028 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	6839      	ldr	r1, [r7, #0]
 8007090:	68f8      	ldr	r0, [r7, #12]
 8007092:	f000 fe7d 	bl	8007d90 <SPI_EndRxTransaction>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2220      	movs	r2, #32
 80070a0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	75fb      	strb	r3, [r7, #23]
 80070ae:	e000      	b.n	80070b2 <HAL_SPI_Receive+0x208>
  }

error :
 80070b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80070c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3718      	adds	r7, #24
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b08c      	sub	sp, #48	@ 0x30
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	607a      	str	r2, [r7, #4]
 80070d8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80070da:	2301      	movs	r3, #1
 80070dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80070de:	2300      	movs	r3, #0
 80070e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_SPI_TransmitReceive+0x26>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e18a      	b.n	8007408 <HAL_SPI_TransmitReceive+0x33c>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070fa:	f7fa ffc5 	bl	8002088 <HAL_GetTick>
 80070fe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007110:	887b      	ldrh	r3, [r7, #2]
 8007112:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007114:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007118:	2b01      	cmp	r3, #1
 800711a:	d00f      	beq.n	800713c <HAL_SPI_TransmitReceive+0x70>
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007122:	d107      	bne.n	8007134 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d103      	bne.n	8007134 <HAL_SPI_TransmitReceive+0x68>
 800712c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007130:	2b04      	cmp	r3, #4
 8007132:	d003      	beq.n	800713c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007134:	2302      	movs	r3, #2
 8007136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800713a:	e15b      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d005      	beq.n	800714e <HAL_SPI_TransmitReceive+0x82>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d002      	beq.n	800714e <HAL_SPI_TransmitReceive+0x82>
 8007148:	887b      	ldrh	r3, [r7, #2]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d103      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007154:	e14e      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b04      	cmp	r3, #4
 8007160:	d003      	beq.n	800716a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2205      	movs	r2, #5
 8007166:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	887a      	ldrh	r2, [r7, #2]
 800717a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	887a      	ldrh	r2, [r7, #2]
 8007180:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	887a      	ldrh	r2, [r7, #2]
 800718c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	887a      	ldrh	r2, [r7, #2]
 8007192:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071aa:	2b40      	cmp	r3, #64	@ 0x40
 80071ac:	d007      	beq.n	80071be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071c6:	d178      	bne.n	80072ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d002      	beq.n	80071d6 <HAL_SPI_TransmitReceive+0x10a>
 80071d0:	8b7b      	ldrh	r3, [r7, #26]
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	d166      	bne.n	80072a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071da:	881a      	ldrh	r2, [r3, #0]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e6:	1c9a      	adds	r2, r3, #2
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	3b01      	subs	r3, #1
 80071f4:	b29a      	uxth	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071fa:	e053      	b.n	80072a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b02      	cmp	r3, #2
 8007208:	d11b      	bne.n	8007242 <HAL_SPI_TransmitReceive+0x176>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d016      	beq.n	8007242 <HAL_SPI_TransmitReceive+0x176>
 8007214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007216:	2b01      	cmp	r3, #1
 8007218:	d113      	bne.n	8007242 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800721e:	881a      	ldrh	r2, [r3, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722a:	1c9a      	adds	r2, r3, #2
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007234:	b29b      	uxth	r3, r3
 8007236:	3b01      	subs	r3, #1
 8007238:	b29a      	uxth	r2, r3
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800723e:	2300      	movs	r3, #0
 8007240:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f003 0301 	and.w	r3, r3, #1
 800724c:	2b01      	cmp	r3, #1
 800724e:	d119      	bne.n	8007284 <HAL_SPI_TransmitReceive+0x1b8>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007254:	b29b      	uxth	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d014      	beq.n	8007284 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007264:	b292      	uxth	r2, r2
 8007266:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726c:	1c9a      	adds	r2, r3, #2
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007276:	b29b      	uxth	r3, r3
 8007278:	3b01      	subs	r3, #1
 800727a:	b29a      	uxth	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007280:	2301      	movs	r3, #1
 8007282:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007284:	f7fa ff00 	bl	8002088 <HAL_GetTick>
 8007288:	4602      	mov	r2, r0
 800728a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007290:	429a      	cmp	r2, r3
 8007292:	d807      	bhi.n	80072a4 <HAL_SPI_TransmitReceive+0x1d8>
 8007294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729a:	d003      	beq.n	80072a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80072a2:	e0a7      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1a6      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x130>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1a1      	bne.n	80071fc <HAL_SPI_TransmitReceive+0x130>
 80072b8:	e07c      	b.n	80073b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d002      	beq.n	80072c8 <HAL_SPI_TransmitReceive+0x1fc>
 80072c2:	8b7b      	ldrh	r3, [r7, #26]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d16b      	bne.n	80073a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	330c      	adds	r3, #12
 80072d2:	7812      	ldrb	r2, [r2, #0]
 80072d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	3b01      	subs	r3, #1
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072ee:	e057      	b.n	80073a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f003 0302 	and.w	r3, r3, #2
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d11c      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x26c>
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007302:	b29b      	uxth	r3, r3
 8007304:	2b00      	cmp	r3, #0
 8007306:	d017      	beq.n	8007338 <HAL_SPI_TransmitReceive+0x26c>
 8007308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800730a:	2b01      	cmp	r3, #1
 800730c:	d114      	bne.n	8007338 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	330c      	adds	r3, #12
 8007318:	7812      	ldrb	r2, [r2, #0]
 800731a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007320:	1c5a      	adds	r2, r3, #1
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800732a:	b29b      	uxth	r3, r3
 800732c:	3b01      	subs	r3, #1
 800732e:	b29a      	uxth	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007334:	2300      	movs	r3, #0
 8007336:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b01      	cmp	r3, #1
 8007344:	d119      	bne.n	800737a <HAL_SPI_TransmitReceive+0x2ae>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800734a:	b29b      	uxth	r3, r3
 800734c:	2b00      	cmp	r3, #0
 800734e:	d014      	beq.n	800737a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68da      	ldr	r2, [r3, #12]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800735a:	b2d2      	uxtb	r2, r2
 800735c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800736c:	b29b      	uxth	r3, r3
 800736e:	3b01      	subs	r3, #1
 8007370:	b29a      	uxth	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007376:	2301      	movs	r3, #1
 8007378:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800737a:	f7fa fe85 	bl	8002088 <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007386:	429a      	cmp	r2, r3
 8007388:	d803      	bhi.n	8007392 <HAL_SPI_TransmitReceive+0x2c6>
 800738a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800738c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007390:	d102      	bne.n	8007398 <HAL_SPI_TransmitReceive+0x2cc>
 8007392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007394:	2b00      	cmp	r3, #0
 8007396:	d103      	bne.n	80073a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800739e:	e029      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1a2      	bne.n	80072f0 <HAL_SPI_TransmitReceive+0x224>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d19d      	bne.n	80072f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80073b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 fd4f 	bl	8007e5c <SPI_EndRxTxTransaction>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d006      	beq.n	80073d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2220      	movs	r2, #32
 80073ce:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80073d0:	e010      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073da:	2300      	movs	r3, #0
 80073dc:	617b      	str	r3, [r7, #20]
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68db      	ldr	r3, [r3, #12]
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	617b      	str	r3, [r7, #20]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	e000      	b.n	80073f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80073f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007404:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007408:	4618      	mov	r0, r3
 800740a:	3730      	adds	r7, #48	@ 0x30
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b086      	sub	sp, #24
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	4613      	mov	r3, r2
 800741c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800741e:	2300      	movs	r3, #0
 8007420:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007428:	2b01      	cmp	r3, #1
 800742a:	d101      	bne.n	8007430 <HAL_SPI_Transmit_DMA+0x20>
 800742c:	2302      	movs	r3, #2
 800742e:	e09b      	b.n	8007568 <HAL_SPI_Transmit_DMA+0x158>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b01      	cmp	r3, #1
 8007442:	d002      	beq.n	800744a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007444:	2302      	movs	r3, #2
 8007446:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007448:	e089      	b.n	800755e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <HAL_SPI_Transmit_DMA+0x46>
 8007450:	88fb      	ldrh	r3, [r7, #6]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d102      	bne.n	800745c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	75fb      	strb	r3, [r7, #23]
    goto error;
 800745a:	e080      	b.n	800755e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2203      	movs	r2, #3
 8007460:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	88fa      	ldrh	r2, [r7, #6]
 8007474:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	88fa      	ldrh	r2, [r7, #6]
 800747a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2200      	movs	r2, #0
 800748c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2200      	movs	r2, #0
 8007498:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074a2:	d10f      	bne.n	80074c4 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074c2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074c8:	4a29      	ldr	r2, [pc, #164]	@ (8007570 <HAL_SPI_Transmit_DMA+0x160>)
 80074ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074d0:	4a28      	ldr	r2, [pc, #160]	@ (8007574 <HAL_SPI_Transmit_DMA+0x164>)
 80074d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074d8:	4a27      	ldr	r2, [pc, #156]	@ (8007578 <HAL_SPI_Transmit_DMA+0x168>)
 80074da:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074e0:	2200      	movs	r2, #0
 80074e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ec:	4619      	mov	r1, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	330c      	adds	r3, #12
 80074f4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074fa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80074fc:	f7fb feb0 	bl	8003260 <HAL_DMA_Start_IT>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00c      	beq.n	8007520 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750a:	f043 0210 	orr.w	r2, r3, #16
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    goto error;
 800751e:	e01e      	b.n	800755e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800752a:	2b40      	cmp	r3, #64	@ 0x40
 800752c:	d007      	beq.n	800753e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800753c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f042 0220 	orr.w	r2, r2, #32
 800754c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	685a      	ldr	r2, [r3, #4]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f042 0202 	orr.w	r2, r2, #2
 800755c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007566:	7dfb      	ldrb	r3, [r7, #23]
}
 8007568:	4618      	mov	r0, r3
 800756a:	3718      	adds	r7, #24
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	08007bc5 	.word	0x08007bc5
 8007574:	080079e5 	.word	0x080079e5
 8007578:	08007c19 	.word	0x08007c19

0800757c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
 8007588:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007594:	2b01      	cmp	r3, #1
 8007596:	d101      	bne.n	800759c <HAL_SPI_TransmitReceive_DMA+0x20>
 8007598:	2302      	movs	r3, #2
 800759a:	e0e3      	b.n	8007764 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075aa:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80075b2:	7dbb      	ldrb	r3, [r7, #22]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d00d      	beq.n	80075d4 <HAL_SPI_TransmitReceive_DMA+0x58>
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075be:	d106      	bne.n	80075ce <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d102      	bne.n	80075ce <HAL_SPI_TransmitReceive_DMA+0x52>
 80075c8:	7dbb      	ldrb	r3, [r7, #22]
 80075ca:	2b04      	cmp	r3, #4
 80075cc:	d002      	beq.n	80075d4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 80075ce:	2302      	movs	r3, #2
 80075d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075d2:	e0c2      	b.n	800775a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d005      	beq.n	80075e6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d002      	beq.n	80075e6 <HAL_SPI_TransmitReceive_DMA+0x6a>
 80075e0:	887b      	ldrh	r3, [r7, #2]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d102      	bne.n	80075ec <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80075ea:	e0b6      	b.n	800775a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d003      	beq.n	8007600 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2205      	movs	r2, #5
 80075fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2200      	movs	r2, #0
 8007604:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	68ba      	ldr	r2, [r7, #8]
 800760a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	887a      	ldrh	r2, [r7, #2]
 8007610:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	887a      	ldrh	r2, [r7, #2]
 8007616:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	887a      	ldrh	r2, [r7, #2]
 8007622:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	887a      	ldrh	r2, [r7, #2]
 8007628:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800763c:	b2db      	uxtb	r3, r3
 800763e:	2b04      	cmp	r3, #4
 8007640:	d108      	bne.n	8007654 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007646:	4a49      	ldr	r2, [pc, #292]	@ (800776c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007648:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800764e:	4a48      	ldr	r2, [pc, #288]	@ (8007770 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8007650:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007652:	e007      	b.n	8007664 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007658:	4a46      	ldr	r2, [pc, #280]	@ (8007774 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800765a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007660:	4a45      	ldr	r2, [pc, #276]	@ (8007778 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8007662:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007668:	4a44      	ldr	r2, [pc, #272]	@ (800777c <HAL_SPI_TransmitReceive_DMA+0x200>)
 800766a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007670:	2200      	movs	r2, #0
 8007672:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	330c      	adds	r3, #12
 800767e:	4619      	mov	r1, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007684:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800768a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800768c:	f7fb fde8 	bl	8003260 <HAL_DMA_Start_IT>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00c      	beq.n	80076b0 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800769a:	f043 0210 	orr.w	r2, r3, #16
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    goto error;
 80076ae:	e054      	b.n	800775a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685a      	ldr	r2, [r3, #4]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f042 0201 	orr.w	r2, r2, #1
 80076be:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076c4:	2200      	movs	r2, #0
 80076c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076cc:	2200      	movs	r2, #0
 80076ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076d4:	2200      	movs	r2, #0
 80076d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076dc:	2200      	movs	r2, #0
 80076de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e8:	4619      	mov	r1, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	330c      	adds	r3, #12
 80076f0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076f6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076f8:	f7fb fdb2 	bl	8003260 <HAL_DMA_Start_IT>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00c      	beq.n	800771c <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007706:	f043 0210 	orr.w	r2, r3, #16
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2201      	movs	r2, #1
 8007716:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    goto error;
 800771a:	e01e      	b.n	800775a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007726:	2b40      	cmp	r3, #64	@ 0x40
 8007728:	d007      	beq.n	800773a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007738:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	685a      	ldr	r2, [r3, #4]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f042 0220 	orr.w	r2, r2, #32
 8007748:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	685a      	ldr	r2, [r3, #4]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f042 0202 	orr.w	r2, r2, #2
 8007758:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007762:	7dfb      	ldrb	r3, [r7, #23]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3718      	adds	r7, #24
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	08007be1 	.word	0x08007be1
 8007770:	08007a8d 	.word	0x08007a8d
 8007774:	08007bfd 	.word	0x08007bfd
 8007778:	08007b35 	.word	0x08007b35
 800777c:	08007c19 	.word	0x08007c19

08007780 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b088      	sub	sp, #32
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	099b      	lsrs	r3, r3, #6
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d10f      	bne.n	80077c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00a      	beq.n	80077c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	099b      	lsrs	r3, r3, #6
 80077b2:	f003 0301 	and.w	r3, r3, #1
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d004      	beq.n	80077c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
    return;
 80077c2:	e0d7      	b.n	8007974 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	085b      	lsrs	r3, r3, #1
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00a      	beq.n	80077e6 <HAL_SPI_IRQHandler+0x66>
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	09db      	lsrs	r3, r3, #7
 80077d4:	f003 0301 	and.w	r3, r3, #1
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d004      	beq.n	80077e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	4798      	blx	r3
    return;
 80077e4:	e0c6      	b.n	8007974 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	095b      	lsrs	r3, r3, #5
 80077ea:	f003 0301 	and.w	r3, r3, #1
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d10c      	bne.n	800780c <HAL_SPI_IRQHandler+0x8c>
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	099b      	lsrs	r3, r3, #6
 80077f6:	f003 0301 	and.w	r3, r3, #1
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d106      	bne.n	800780c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	0a1b      	lsrs	r3, r3, #8
 8007802:	f003 0301 	and.w	r3, r3, #1
 8007806:	2b00      	cmp	r3, #0
 8007808:	f000 80b4 	beq.w	8007974 <HAL_SPI_IRQHandler+0x1f4>
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	095b      	lsrs	r3, r3, #5
 8007810:	f003 0301 	and.w	r3, r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	f000 80ad 	beq.w	8007974 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800781a:	69bb      	ldr	r3, [r7, #24]
 800781c:	099b      	lsrs	r3, r3, #6
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	d023      	beq.n	800786e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b03      	cmp	r3, #3
 8007830:	d011      	beq.n	8007856 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007836:	f043 0204 	orr.w	r2, r3, #4
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800783e:	2300      	movs	r3, #0
 8007840:	617b      	str	r3, [r7, #20]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	617b      	str	r3, [r7, #20]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	617b      	str	r3, [r7, #20]
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	e00b      	b.n	800786e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007856:	2300      	movs	r3, #0
 8007858:	613b      	str	r3, [r7, #16]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	613b      	str	r3, [r7, #16]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	613b      	str	r3, [r7, #16]
 800786a:	693b      	ldr	r3, [r7, #16]
        return;
 800786c:	e082      	b.n	8007974 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	095b      	lsrs	r3, r3, #5
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	2b00      	cmp	r3, #0
 8007878:	d014      	beq.n	80078a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787e:	f043 0201 	orr.w	r2, r3, #1
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007886:	2300      	movs	r3, #0
 8007888:	60fb      	str	r3, [r7, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078a0:	601a      	str	r2, [r3, #0]
 80078a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	0a1b      	lsrs	r3, r3, #8
 80078a8:	f003 0301 	and.w	r3, r3, #1
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d00c      	beq.n	80078ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b4:	f043 0208 	orr.w	r2, r3, #8
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80078bc:	2300      	movs	r3, #0
 80078be:	60bb      	str	r3, [r7, #8]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	60bb      	str	r3, [r7, #8]
 80078c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d04f      	beq.n	8007972 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80078e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80078ea:	69fb      	ldr	r3, [r7, #28]
 80078ec:	f003 0302 	and.w	r3, r3, #2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d104      	bne.n	80078fe <HAL_SPI_IRQHandler+0x17e>
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d034      	beq.n	8007968 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 0203 	bic.w	r2, r2, #3
 800790c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d011      	beq.n	800793a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800791a:	4a18      	ldr	r2, [pc, #96]	@ (800797c <HAL_SPI_IRQHandler+0x1fc>)
 800791c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007922:	4618      	mov	r0, r3
 8007924:	f7fb fd64 	bl	80033f0 <HAL_DMA_Abort_IT>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d005      	beq.n	800793a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007932:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800793e:	2b00      	cmp	r3, #0
 8007940:	d016      	beq.n	8007970 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007946:	4a0d      	ldr	r2, [pc, #52]	@ (800797c <HAL_SPI_IRQHandler+0x1fc>)
 8007948:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800794e:	4618      	mov	r0, r3
 8007950:	f7fb fd4e 	bl	80033f0 <HAL_DMA_Abort_IT>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00a      	beq.n	8007970 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800795e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007966:	e003      	b.n	8007970 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 f831 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800796e:	e000      	b.n	8007972 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007970:	bf00      	nop
    return;
 8007972:	bf00      	nop
  }
}
 8007974:	3720      	adds	r7, #32
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	08007c59 	.word	0x08007c59

08007980 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007988:	bf00      	nop
 800798a:	370c      	adds	r7, #12
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800799c:	bf00      	nop
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80079b0:	bf00      	nop
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr

080079bc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80079bc:	b480      	push	{r7}
 80079be:	b083      	sub	sp, #12
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 80079c4:	bf00      	nop
 80079c6:	370c      	adds	r7, #12
 80079c8:	46bd      	mov	sp, r7
 80079ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ce:	4770      	bx	lr

080079d0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079f2:	f7fa fb49 	bl	8002088 <HAL_GetTick>
 80079f6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a06:	d03b      	beq.n	8007a80 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f022 0220 	bic.w	r2, r2, #32
 8007a16:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	685a      	ldr	r2, [r3, #4]
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 0202 	bic.w	r2, r2, #2
 8007a26:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007a28:	693a      	ldr	r2, [r7, #16]
 8007a2a:	2164      	movs	r1, #100	@ 0x64
 8007a2c:	6978      	ldr	r0, [r7, #20]
 8007a2e:	f000 fa15 	bl	8007e5c <SPI_EndRxTxTransaction>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d005      	beq.n	8007a44 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a3c:	f043 0220 	orr.w	r2, r3, #32
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d10a      	bne.n	8007a62 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	60fb      	str	r3, [r7, #12]
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	60fb      	str	r3, [r7, #12]
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	60fb      	str	r3, [r7, #12]
 8007a60:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2200      	movs	r2, #0
 8007a66:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007a78:	6978      	ldr	r0, [r7, #20]
 8007a7a:	f7ff ffa9 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007a7e:	e002      	b.n	8007a86 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007a80:	6978      	ldr	r0, [r7, #20]
 8007a82:	f7f9 fef5 	bl	8001870 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a86:	3718      	adds	r7, #24
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a98:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a9a:	f7fa faf5 	bl	8002088 <HAL_GetTick>
 8007a9e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007aae:	d03b      	beq.n	8007b28 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0220 	bic.w	r2, r2, #32
 8007abe:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d10d      	bne.n	8007ae4 <SPI_DMAReceiveCplt+0x58>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ad0:	d108      	bne.n	8007ae4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685a      	ldr	r2, [r3, #4]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0203 	bic.w	r2, r2, #3
 8007ae0:	605a      	str	r2, [r3, #4]
 8007ae2:	e007      	b.n	8007af4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	685a      	ldr	r2, [r3, #4]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f022 0201 	bic.w	r2, r2, #1
 8007af2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	2164      	movs	r1, #100	@ 0x64
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 f949 	bl	8007d90 <SPI_EndRxTransaction>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2220      	movs	r2, #32
 8007b08:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d003      	beq.n	8007b28 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f7ff ff55 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b26:	e002      	b.n	8007b2e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f7ff ff29 	bl	8007980 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b2e:	3710      	adds	r7, #16
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b40:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b42:	f7fa faa1 	bl	8002088 <HAL_GetTick>
 8007b46:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b56:	d02f      	beq.n	8007bb8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685a      	ldr	r2, [r3, #4]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f022 0220 	bic.w	r2, r2, #32
 8007b66:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007b68:	68ba      	ldr	r2, [r7, #8]
 8007b6a:	2164      	movs	r1, #100	@ 0x64
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 f975 	bl	8007e5c <SPI_EndRxTxTransaction>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d005      	beq.n	8007b84 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7c:	f043 0220 	orr.w	r2, r3, #32
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f022 0203 	bic.w	r2, r2, #3
 8007b92:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2200      	movs	r2, #0
 8007b98:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d003      	beq.n	8007bb8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007bb0:	68f8      	ldr	r0, [r7, #12]
 8007bb2:	f7ff ff0d 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007bb6:	e002      	b.n	8007bbe <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f7f9 fe6f 	bl	800189c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007bd2:	68f8      	ldr	r0, [r7, #12]
 8007bd4:	f7ff fede 	bl	8007994 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bd8:	bf00      	nop
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bec:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f7ff feda 	bl	80079a8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007bf4:	bf00      	nop
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}

08007bfc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c08:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007c0a:	68f8      	ldr	r0, [r7, #12]
 8007c0c:	f7ff fed6 	bl	80079bc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c10:	bf00      	nop
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c24:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	685a      	ldr	r2, [r3, #4]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f022 0203 	bic.w	r2, r2, #3
 8007c34:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c3a:	f043 0210 	orr.w	r2, r3, #16
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f7ff fec0 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c50:	bf00      	nop
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}

08007c58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f7ff feac 	bl	80079d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c78:	bf00      	nop
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b088      	sub	sp, #32
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	603b      	str	r3, [r7, #0]
 8007c8c:	4613      	mov	r3, r2
 8007c8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c90:	f7fa f9fa 	bl	8002088 <HAL_GetTick>
 8007c94:	4602      	mov	r2, r0
 8007c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c98:	1a9b      	subs	r3, r3, r2
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007ca0:	f7fa f9f2 	bl	8002088 <HAL_GetTick>
 8007ca4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007ca6:	4b39      	ldr	r3, [pc, #228]	@ (8007d8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	015b      	lsls	r3, r3, #5
 8007cac:	0d1b      	lsrs	r3, r3, #20
 8007cae:	69fa      	ldr	r2, [r7, #28]
 8007cb0:	fb02 f303 	mul.w	r3, r2, r3
 8007cb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cb6:	e054      	b.n	8007d62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cbe:	d050      	beq.n	8007d62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007cc0:	f7fa f9e2 	bl	8002088 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	69fa      	ldr	r2, [r7, #28]
 8007ccc:	429a      	cmp	r2, r3
 8007cce:	d902      	bls.n	8007cd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d13d      	bne.n	8007d52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007ce4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	685b      	ldr	r3, [r3, #4]
 8007cea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cee:	d111      	bne.n	8007d14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cf8:	d004      	beq.n	8007d04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d02:	d107      	bne.n	8007d14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d1c:	d10f      	bne.n	8007d3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d2c:	601a      	str	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	e017      	b.n	8007d82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d101      	bne.n	8007d5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	689a      	ldr	r2, [r3, #8]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	68ba      	ldr	r2, [r7, #8]
 8007d6e:	429a      	cmp	r2, r3
 8007d70:	bf0c      	ite	eq
 8007d72:	2301      	moveq	r3, #1
 8007d74:	2300      	movne	r3, #0
 8007d76:	b2db      	uxtb	r3, r3
 8007d78:	461a      	mov	r2, r3
 8007d7a:	79fb      	ldrb	r3, [r7, #7]
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d19b      	bne.n	8007cb8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3720      	adds	r7, #32
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	20000000 	.word	0x20000000

08007d90 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af02      	add	r7, sp, #8
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007da4:	d111      	bne.n	8007dca <SPI_EndRxTransaction+0x3a>
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dae:	d004      	beq.n	8007dba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007db8:	d107      	bne.n	8007dca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dc8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dd2:	d12a      	bne.n	8007e2a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ddc:	d012      	beq.n	8007e04 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	2200      	movs	r2, #0
 8007de6:	2180      	movs	r1, #128	@ 0x80
 8007de8:	68f8      	ldr	r0, [r7, #12]
 8007dea:	f7ff ff49 	bl	8007c80 <SPI_WaitFlagStateUntilTimeout>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d02d      	beq.n	8007e50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007df8:	f043 0220 	orr.w	r2, r3, #32
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e00:	2303      	movs	r3, #3
 8007e02:	e026      	b.n	8007e52 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2101      	movs	r1, #1
 8007e0e:	68f8      	ldr	r0, [r7, #12]
 8007e10:	f7ff ff36 	bl	8007c80 <SPI_WaitFlagStateUntilTimeout>
 8007e14:	4603      	mov	r3, r0
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d01a      	beq.n	8007e50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e1e:	f043 0220 	orr.w	r2, r3, #32
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e26:	2303      	movs	r3, #3
 8007e28:	e013      	b.n	8007e52 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	9300      	str	r3, [sp, #0]
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	2200      	movs	r2, #0
 8007e32:	2101      	movs	r1, #1
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f7ff ff23 	bl	8007c80 <SPI_WaitFlagStateUntilTimeout>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d007      	beq.n	8007e50 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e44:	f043 0220 	orr.w	r2, r3, #32
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e000      	b.n	8007e52 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
	...

08007e5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af02      	add	r7, sp, #8
 8007e62:	60f8      	str	r0, [r7, #12]
 8007e64:	60b9      	str	r1, [r7, #8]
 8007e66:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e68:	4b1b      	ldr	r3, [pc, #108]	@ (8007ed8 <SPI_EndRxTxTransaction+0x7c>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007edc <SPI_EndRxTxTransaction+0x80>)
 8007e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e72:	0d5b      	lsrs	r3, r3, #21
 8007e74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007e78:	fb02 f303 	mul.w	r3, r2, r3
 8007e7c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e86:	d112      	bne.n	8007eae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2180      	movs	r1, #128	@ 0x80
 8007e92:	68f8      	ldr	r0, [r7, #12]
 8007e94:	f7ff fef4 	bl	8007c80 <SPI_WaitFlagStateUntilTimeout>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d016      	beq.n	8007ecc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ea2:	f043 0220 	orr.w	r2, r3, #32
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e00f      	b.n	8007ece <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00a      	beq.n	8007eca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec4:	2b80      	cmp	r3, #128	@ 0x80
 8007ec6:	d0f2      	beq.n	8007eae <SPI_EndRxTxTransaction+0x52>
 8007ec8:	e000      	b.n	8007ecc <SPI_EndRxTxTransaction+0x70>
        break;
 8007eca:	bf00      	nop
  }

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3718      	adds	r7, #24
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	20000000 	.word	0x20000000
 8007edc:	165e9f81 	.word	0x165e9f81

08007ee0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b082      	sub	sp, #8
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e03f      	b.n	8007f72 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d106      	bne.n	8007f0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f7f9 fb74 	bl	80015f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2224      	movs	r2, #36	@ 0x24
 8007f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68da      	ldr	r2, [r3, #12]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fc7b 	bl	8008820 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	691a      	ldr	r2, [r3, #16]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	695a      	ldr	r2, [r3, #20]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68da      	ldr	r2, [r3, #12]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2220      	movs	r2, #32
 8007f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2220      	movs	r2, #32
 8007f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3708      	adds	r7, #8
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
	...

08007f7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b0ba      	sub	sp, #232	@ 0xe8
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007fa8:	2300      	movs	r3, #0
 8007faa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fb2:	f003 030f 	and.w	r3, r3, #15
 8007fb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007fba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d10f      	bne.n	8007fe2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fc6:	f003 0320 	and.w	r3, r3, #32
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d009      	beq.n	8007fe2 <HAL_UART_IRQHandler+0x66>
 8007fce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fd2:	f003 0320 	and.w	r3, r3, #32
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d003      	beq.n	8007fe2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 fb65 	bl	80086aa <UART_Receive_IT>
      return;
 8007fe0:	e256      	b.n	8008490 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007fe2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f000 80de 	beq.w	80081a8 <HAL_UART_IRQHandler+0x22c>
 8007fec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ff0:	f003 0301 	and.w	r3, r3, #1
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d106      	bne.n	8008006 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ffc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 80d1 	beq.w	80081a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00b      	beq.n	800802a <HAL_UART_IRQHandler+0xae>
 8008012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800801a:	2b00      	cmp	r3, #0
 800801c:	d005      	beq.n	800802a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008022:	f043 0201 	orr.w	r2, r3, #1
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800802a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800802e:	f003 0304 	and.w	r3, r3, #4
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00b      	beq.n	800804e <HAL_UART_IRQHandler+0xd2>
 8008036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d005      	beq.n	800804e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008046:	f043 0202 	orr.w	r2, r3, #2
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800804e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00b      	beq.n	8008072 <HAL_UART_IRQHandler+0xf6>
 800805a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	2b00      	cmp	r3, #0
 8008064:	d005      	beq.n	8008072 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806a:	f043 0204 	orr.w	r2, r3, #4
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d011      	beq.n	80080a2 <HAL_UART_IRQHandler+0x126>
 800807e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008082:	f003 0320 	and.w	r3, r3, #32
 8008086:	2b00      	cmp	r3, #0
 8008088:	d105      	bne.n	8008096 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800808a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800808e:	f003 0301 	and.w	r3, r3, #1
 8008092:	2b00      	cmp	r3, #0
 8008094:	d005      	beq.n	80080a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	f043 0208 	orr.w	r2, r3, #8
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 81ed 	beq.w	8008486 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b0:	f003 0320 	and.w	r3, r3, #32
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d008      	beq.n	80080ca <HAL_UART_IRQHandler+0x14e>
 80080b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080bc:	f003 0320 	and.w	r3, r3, #32
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d002      	beq.n	80080ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f000 faf0 	bl	80086aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	695b      	ldr	r3, [r3, #20]
 80080d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d4:	2b40      	cmp	r3, #64	@ 0x40
 80080d6:	bf0c      	ite	eq
 80080d8:	2301      	moveq	r3, #1
 80080da:	2300      	movne	r3, #0
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e6:	f003 0308 	and.w	r3, r3, #8
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d103      	bne.n	80080f6 <HAL_UART_IRQHandler+0x17a>
 80080ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d04f      	beq.n	8008196 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f9f8 	bl	80084ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008106:	2b40      	cmp	r3, #64	@ 0x40
 8008108:	d141      	bne.n	800818e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	3314      	adds	r3, #20
 8008110:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008118:	e853 3f00 	ldrex	r3, [r3]
 800811c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008120:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008124:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008128:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	3314      	adds	r3, #20
 8008132:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008136:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800813a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800813e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008142:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008146:	e841 2300 	strex	r3, r2, [r1]
 800814a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800814e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1d9      	bne.n	800810a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800815a:	2b00      	cmp	r3, #0
 800815c:	d013      	beq.n	8008186 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008162:	4a7d      	ldr	r2, [pc, #500]	@ (8008358 <HAL_UART_IRQHandler+0x3dc>)
 8008164:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816a:	4618      	mov	r0, r3
 800816c:	f7fb f940 	bl	80033f0 <HAL_DMA_Abort_IT>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d016      	beq.n	80081a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800817a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008180:	4610      	mov	r0, r2
 8008182:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008184:	e00e      	b.n	80081a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f99a 	bl	80084c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800818c:	e00a      	b.n	80081a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f996 	bl	80084c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008194:	e006      	b.n	80081a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f992 	bl	80084c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80081a2:	e170      	b.n	8008486 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a4:	bf00      	nop
    return;
 80081a6:	e16e      	b.n	8008486 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	f040 814a 	bne.w	8008446 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081b6:	f003 0310 	and.w	r3, r3, #16
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 8143 	beq.w	8008446 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80081c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081c4:	f003 0310 	and.w	r3, r3, #16
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 813c 	beq.w	8008446 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081ce:	2300      	movs	r3, #0
 80081d0:	60bb      	str	r3, [r7, #8]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	60bb      	str	r3, [r7, #8]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	60bb      	str	r3, [r7, #8]
 80081e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ee:	2b40      	cmp	r3, #64	@ 0x40
 80081f0:	f040 80b4 	bne.w	800835c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008200:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 8140 	beq.w	800848a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800820e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008212:	429a      	cmp	r2, r3
 8008214:	f080 8139 	bcs.w	800848a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800821e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008224:	69db      	ldr	r3, [r3, #28]
 8008226:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800822a:	f000 8088 	beq.w	800833e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	330c      	adds	r3, #12
 8008234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008238:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800823c:	e853 3f00 	ldrex	r3, [r3]
 8008240:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008244:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800824c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	330c      	adds	r3, #12
 8008256:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800825a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800825e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008262:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008266:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008272:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1d9      	bne.n	800822e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	3314      	adds	r3, #20
 8008280:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008282:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008284:	e853 3f00 	ldrex	r3, [r3]
 8008288:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800828a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800828c:	f023 0301 	bic.w	r3, r3, #1
 8008290:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3314      	adds	r3, #20
 800829a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800829e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80082a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80082a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80082aa:	e841 2300 	strex	r3, r2, [r1]
 80082ae:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80082b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1e1      	bne.n	800827a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3314      	adds	r3, #20
 80082bc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082c0:	e853 3f00 	ldrex	r3, [r3]
 80082c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3314      	adds	r3, #20
 80082d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80082e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1e3      	bne.n	80082b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	330c      	adds	r3, #12
 8008302:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008306:	e853 3f00 	ldrex	r3, [r3]
 800830a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800830c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800830e:	f023 0310 	bic.w	r3, r3, #16
 8008312:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	330c      	adds	r3, #12
 800831c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008320:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008322:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008324:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008326:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008328:	e841 2300 	strex	r3, r2, [r1]
 800832c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800832e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1e3      	bne.n	80082fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008338:	4618      	mov	r0, r3
 800833a:	f7fa ffe9 	bl	8003310 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008346:	b29b      	uxth	r3, r3
 8008348:	1ad3      	subs	r3, r2, r3
 800834a:	b29b      	uxth	r3, r3
 800834c:	4619      	mov	r1, r3
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 f8c0 	bl	80084d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008354:	e099      	b.n	800848a <HAL_UART_IRQHandler+0x50e>
 8008356:	bf00      	nop
 8008358:	080085b3 	.word	0x080085b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008364:	b29b      	uxth	r3, r3
 8008366:	1ad3      	subs	r3, r2, r3
 8008368:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008370:	b29b      	uxth	r3, r3
 8008372:	2b00      	cmp	r3, #0
 8008374:	f000 808b 	beq.w	800848e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008378:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 8086 	beq.w	800848e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	330c      	adds	r3, #12
 8008388:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838c:	e853 3f00 	ldrex	r3, [r3]
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008394:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008398:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	330c      	adds	r3, #12
 80083a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80083a6:	647a      	str	r2, [r7, #68]	@ 0x44
 80083a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083aa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ae:	e841 2300 	strex	r3, r2, [r1]
 80083b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1e3      	bne.n	8008382 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	3314      	adds	r3, #20
 80083c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c4:	e853 3f00 	ldrex	r3, [r3]
 80083c8:	623b      	str	r3, [r7, #32]
   return(result);
 80083ca:	6a3b      	ldr	r3, [r7, #32]
 80083cc:	f023 0301 	bic.w	r3, r3, #1
 80083d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	3314      	adds	r3, #20
 80083da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80083de:	633a      	str	r2, [r7, #48]	@ 0x30
 80083e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083e6:	e841 2300 	strex	r3, r2, [r1]
 80083ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d1e3      	bne.n	80083ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2220      	movs	r2, #32
 80083f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	330c      	adds	r3, #12
 8008406:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f023 0310 	bic.w	r3, r3, #16
 8008416:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	330c      	adds	r3, #12
 8008420:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008424:	61fa      	str	r2, [r7, #28]
 8008426:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	69b9      	ldr	r1, [r7, #24]
 800842a:	69fa      	ldr	r2, [r7, #28]
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	617b      	str	r3, [r7, #20]
   return(result);
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e3      	bne.n	8008400 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008438:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800843c:	4619      	mov	r1, r3
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f848 	bl	80084d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008444:	e023      	b.n	800848e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800844a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800844e:	2b00      	cmp	r3, #0
 8008450:	d009      	beq.n	8008466 <HAL_UART_IRQHandler+0x4ea>
 8008452:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800845a:	2b00      	cmp	r3, #0
 800845c:	d003      	beq.n	8008466 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f8bb 	bl	80085da <UART_Transmit_IT>
    return;
 8008464:	e014      	b.n	8008490 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800846a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00e      	beq.n	8008490 <HAL_UART_IRQHandler+0x514>
 8008472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800847a:	2b00      	cmp	r3, #0
 800847c:	d008      	beq.n	8008490 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f8fb 	bl	800867a <UART_EndTransmit_IT>
    return;
 8008484:	e004      	b.n	8008490 <HAL_UART_IRQHandler+0x514>
    return;
 8008486:	bf00      	nop
 8008488:	e002      	b.n	8008490 <HAL_UART_IRQHandler+0x514>
      return;
 800848a:	bf00      	nop
 800848c:	e000      	b.n	8008490 <HAL_UART_IRQHandler+0x514>
      return;
 800848e:	bf00      	nop
  }
}
 8008490:	37e8      	adds	r7, #232	@ 0xe8
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop

08008498 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80084a0:	bf00      	nop
 80084a2:	370c      	adds	r7, #12
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr

080084ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	460b      	mov	r3, r1
 80084de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b095      	sub	sp, #84	@ 0x54
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084fe:	e853 3f00 	ldrex	r3, [r3]
 8008502:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008506:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800850a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	330c      	adds	r3, #12
 8008512:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008514:	643a      	str	r2, [r7, #64]	@ 0x40
 8008516:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008518:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800851a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e5      	bne.n	80084f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3314      	adds	r3, #20
 800852e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008530:	6a3b      	ldr	r3, [r7, #32]
 8008532:	e853 3f00 	ldrex	r3, [r3]
 8008536:	61fb      	str	r3, [r7, #28]
   return(result);
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	f023 0301 	bic.w	r3, r3, #1
 800853e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	3314      	adds	r3, #20
 8008546:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008548:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800854a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800854e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e5      	bne.n	8008528 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008560:	2b01      	cmp	r3, #1
 8008562:	d119      	bne.n	8008598 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	e853 3f00 	ldrex	r3, [r3]
 8008572:	60bb      	str	r3, [r7, #8]
   return(result);
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f023 0310 	bic.w	r3, r3, #16
 800857a:	647b      	str	r3, [r7, #68]	@ 0x44
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	330c      	adds	r3, #12
 8008582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008584:	61ba      	str	r2, [r7, #24]
 8008586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008588:	6979      	ldr	r1, [r7, #20]
 800858a:	69ba      	ldr	r2, [r7, #24]
 800858c:	e841 2300 	strex	r3, r2, [r1]
 8008590:	613b      	str	r3, [r7, #16]
   return(result);
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1e5      	bne.n	8008564 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2220      	movs	r2, #32
 800859c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2200      	movs	r2, #0
 80085a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80085a6:	bf00      	nop
 80085a8:	3754      	adds	r7, #84	@ 0x54
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f7ff ff77 	bl	80084c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d2:	bf00      	nop
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80085da:	b480      	push	{r7}
 80085dc:	b085      	sub	sp, #20
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b21      	cmp	r3, #33	@ 0x21
 80085ec:	d13e      	bne.n	800866c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085f6:	d114      	bne.n	8008622 <UART_Transmit_IT+0x48>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d110      	bne.n	8008622 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6a1b      	ldr	r3, [r3, #32]
 8008604:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	881b      	ldrh	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008614:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	1c9a      	adds	r2, r3, #2
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	621a      	str	r2, [r3, #32]
 8008620:	e008      	b.n	8008634 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6a1b      	ldr	r3, [r3, #32]
 8008626:	1c59      	adds	r1, r3, #1
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	6211      	str	r1, [r2, #32]
 800862c:	781a      	ldrb	r2, [r3, #0]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008638:	b29b      	uxth	r3, r3
 800863a:	3b01      	subs	r3, #1
 800863c:	b29b      	uxth	r3, r3
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	4619      	mov	r1, r3
 8008642:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008644:	2b00      	cmp	r3, #0
 8008646:	d10f      	bne.n	8008668 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008656:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	68da      	ldr	r2, [r3, #12]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008666:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	e000      	b.n	800866e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800866c:	2302      	movs	r3, #2
  }
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr

0800867a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b082      	sub	sp, #8
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68da      	ldr	r2, [r3, #12]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008690:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2220      	movs	r2, #32
 8008696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f7ff fefc 	bl	8008498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80086a0:	2300      	movs	r3, #0
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	3708      	adds	r7, #8
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b08c      	sub	sp, #48	@ 0x30
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	2b22      	cmp	r3, #34	@ 0x22
 80086bc:	f040 80ab 	bne.w	8008816 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086c8:	d117      	bne.n	80086fa <UART_Receive_IT+0x50>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d113      	bne.n	80086fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086da:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086f2:	1c9a      	adds	r2, r3, #2
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80086f8:	e026      	b.n	8008748 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008700:	2300      	movs	r3, #0
 8008702:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800870c:	d007      	beq.n	800871e <UART_Receive_IT+0x74>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10a      	bne.n	800872c <UART_Receive_IT+0x82>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	691b      	ldr	r3, [r3, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d106      	bne.n	800872c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	b2da      	uxtb	r2, r3
 8008726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008728:	701a      	strb	r2, [r3, #0]
 800872a:	e008      	b.n	800873e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	b2db      	uxtb	r3, r3
 8008734:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008738:	b2da      	uxtb	r2, r3
 800873a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008742:	1c5a      	adds	r2, r3, #1
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800874c:	b29b      	uxth	r3, r3
 800874e:	3b01      	subs	r3, #1
 8008750:	b29b      	uxth	r3, r3
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	4619      	mov	r1, r3
 8008756:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008758:	2b00      	cmp	r3, #0
 800875a:	d15a      	bne.n	8008812 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68da      	ldr	r2, [r3, #12]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0220 	bic.w	r2, r2, #32
 800876a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	68da      	ldr	r2, [r3, #12]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800877a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695a      	ldr	r2, [r3, #20]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2220      	movs	r2, #32
 8008790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008798:	2b01      	cmp	r3, #1
 800879a:	d135      	bne.n	8008808 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	330c      	adds	r3, #12
 80087a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	e853 3f00 	ldrex	r3, [r3]
 80087b0:	613b      	str	r3, [r7, #16]
   return(result);
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	f023 0310 	bic.w	r3, r3, #16
 80087b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	330c      	adds	r3, #12
 80087c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c2:	623a      	str	r2, [r7, #32]
 80087c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c6:	69f9      	ldr	r1, [r7, #28]
 80087c8:	6a3a      	ldr	r2, [r7, #32]
 80087ca:	e841 2300 	strex	r3, r2, [r1]
 80087ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80087d0:	69bb      	ldr	r3, [r7, #24]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1e5      	bne.n	80087a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f003 0310 	and.w	r3, r3, #16
 80087e0:	2b10      	cmp	r3, #16
 80087e2:	d10a      	bne.n	80087fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087e4:	2300      	movs	r3, #0
 80087e6:	60fb      	str	r3, [r7, #12]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	60fb      	str	r3, [r7, #12]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	60fb      	str	r3, [r7, #12]
 80087f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80087fe:	4619      	mov	r1, r3
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f7ff fe67 	bl	80084d4 <HAL_UARTEx_RxEventCallback>
 8008806:	e002      	b.n	800880e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7ff fe4f 	bl	80084ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	e002      	b.n	8008818 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008812:	2300      	movs	r3, #0
 8008814:	e000      	b.n	8008818 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008816:	2302      	movs	r3, #2
  }
}
 8008818:	4618      	mov	r0, r3
 800881a:	3730      	adds	r7, #48	@ 0x30
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008824:	b0c0      	sub	sp, #256	@ 0x100
 8008826:	af00      	add	r7, sp, #0
 8008828:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800882c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	691b      	ldr	r3, [r3, #16]
 8008834:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800883c:	68d9      	ldr	r1, [r3, #12]
 800883e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	ea40 0301 	orr.w	r3, r0, r1
 8008848:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800884a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800884e:	689a      	ldr	r2, [r3, #8]
 8008850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	431a      	orrs	r2, r3
 8008858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800885c:	695b      	ldr	r3, [r3, #20]
 800885e:	431a      	orrs	r2, r3
 8008860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008864:	69db      	ldr	r3, [r3, #28]
 8008866:	4313      	orrs	r3, r2
 8008868:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800886c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008878:	f021 010c 	bic.w	r1, r1, #12
 800887c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008886:	430b      	orrs	r3, r1
 8008888:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800888a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800889a:	6999      	ldr	r1, [r3, #24]
 800889c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a0:	681a      	ldr	r2, [r3, #0]
 80088a2:	ea40 0301 	orr.w	r3, r0, r1
 80088a6:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80088a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	4b95      	ldr	r3, [pc, #596]	@ (8008b04 <UART_SetConfig+0x2e4>)
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d011      	beq.n	80088d8 <UART_SetConfig+0xb8>
 80088b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	4b93      	ldr	r3, [pc, #588]	@ (8008b08 <UART_SetConfig+0x2e8>)
 80088bc:	429a      	cmp	r2, r3
 80088be:	d00b      	beq.n	80088d8 <UART_SetConfig+0xb8>
 80088c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	4b91      	ldr	r3, [pc, #580]	@ (8008b0c <UART_SetConfig+0x2ec>)
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d005      	beq.n	80088d8 <UART_SetConfig+0xb8>
 80088cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	4b8f      	ldr	r3, [pc, #572]	@ (8008b10 <UART_SetConfig+0x2f0>)
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d104      	bne.n	80088e2 <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80088d8:	f7fd fe8a 	bl	80065f0 <HAL_RCC_GetPCLK2Freq>
 80088dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80088e0:	e003      	b.n	80088ea <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80088e2:	f7fd fe71 	bl	80065c8 <HAL_RCC_GetPCLK1Freq>
 80088e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80088ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088ee:	69db      	ldr	r3, [r3, #28]
 80088f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80088f4:	f040 8110 	bne.w	8008b18 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80088f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80088fc:	2200      	movs	r2, #0
 80088fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008902:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008906:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800890a:	4622      	mov	r2, r4
 800890c:	462b      	mov	r3, r5
 800890e:	1891      	adds	r1, r2, r2
 8008910:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008912:	415b      	adcs	r3, r3
 8008914:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008916:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800891a:	4621      	mov	r1, r4
 800891c:	eb12 0801 	adds.w	r8, r2, r1
 8008920:	4629      	mov	r1, r5
 8008922:	eb43 0901 	adc.w	r9, r3, r1
 8008926:	f04f 0200 	mov.w	r2, #0
 800892a:	f04f 0300 	mov.w	r3, #0
 800892e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008932:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008936:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800893a:	4690      	mov	r8, r2
 800893c:	4699      	mov	r9, r3
 800893e:	4623      	mov	r3, r4
 8008940:	eb18 0303 	adds.w	r3, r8, r3
 8008944:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008948:	462b      	mov	r3, r5
 800894a:	eb49 0303 	adc.w	r3, r9, r3
 800894e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800895e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008962:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008966:	460b      	mov	r3, r1
 8008968:	18db      	adds	r3, r3, r3
 800896a:	653b      	str	r3, [r7, #80]	@ 0x50
 800896c:	4613      	mov	r3, r2
 800896e:	eb42 0303 	adc.w	r3, r2, r3
 8008972:	657b      	str	r3, [r7, #84]	@ 0x54
 8008974:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008978:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800897c:	f7f7 fc50 	bl	8000220 <__aeabi_uldivmod>
 8008980:	4602      	mov	r2, r0
 8008982:	460b      	mov	r3, r1
 8008984:	4b63      	ldr	r3, [pc, #396]	@ (8008b14 <UART_SetConfig+0x2f4>)
 8008986:	fba3 2302 	umull	r2, r3, r3, r2
 800898a:	095b      	lsrs	r3, r3, #5
 800898c:	011c      	lsls	r4, r3, #4
 800898e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008992:	2200      	movs	r2, #0
 8008994:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008998:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800899c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80089a0:	4642      	mov	r2, r8
 80089a2:	464b      	mov	r3, r9
 80089a4:	1891      	adds	r1, r2, r2
 80089a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80089a8:	415b      	adcs	r3, r3
 80089aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80089b0:	4641      	mov	r1, r8
 80089b2:	eb12 0a01 	adds.w	sl, r2, r1
 80089b6:	4649      	mov	r1, r9
 80089b8:	eb43 0b01 	adc.w	fp, r3, r1
 80089bc:	f04f 0200 	mov.w	r2, #0
 80089c0:	f04f 0300 	mov.w	r3, #0
 80089c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80089c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80089cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089d0:	4692      	mov	sl, r2
 80089d2:	469b      	mov	fp, r3
 80089d4:	4643      	mov	r3, r8
 80089d6:	eb1a 0303 	adds.w	r3, sl, r3
 80089da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80089de:	464b      	mov	r3, r9
 80089e0:	eb4b 0303 	adc.w	r3, fp, r3
 80089e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80089e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80089f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80089fc:	460b      	mov	r3, r1
 80089fe:	18db      	adds	r3, r3, r3
 8008a00:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a02:	4613      	mov	r3, r2
 8008a04:	eb42 0303 	adc.w	r3, r2, r3
 8008a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008a0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008a12:	f7f7 fc05 	bl	8000220 <__aeabi_uldivmod>
 8008a16:	4602      	mov	r2, r0
 8008a18:	460b      	mov	r3, r1
 8008a1a:	4611      	mov	r1, r2
 8008a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8008b14 <UART_SetConfig+0x2f4>)
 8008a1e:	fba3 2301 	umull	r2, r3, r3, r1
 8008a22:	095b      	lsrs	r3, r3, #5
 8008a24:	2264      	movs	r2, #100	@ 0x64
 8008a26:	fb02 f303 	mul.w	r3, r2, r3
 8008a2a:	1acb      	subs	r3, r1, r3
 8008a2c:	00db      	lsls	r3, r3, #3
 8008a2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008a32:	4b38      	ldr	r3, [pc, #224]	@ (8008b14 <UART_SetConfig+0x2f4>)
 8008a34:	fba3 2302 	umull	r2, r3, r3, r2
 8008a38:	095b      	lsrs	r3, r3, #5
 8008a3a:	005b      	lsls	r3, r3, #1
 8008a3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008a40:	441c      	add	r4, r3
 8008a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a46:	2200      	movs	r2, #0
 8008a48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008a50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008a54:	4642      	mov	r2, r8
 8008a56:	464b      	mov	r3, r9
 8008a58:	1891      	adds	r1, r2, r2
 8008a5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008a5c:	415b      	adcs	r3, r3
 8008a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008a64:	4641      	mov	r1, r8
 8008a66:	1851      	adds	r1, r2, r1
 8008a68:	6339      	str	r1, [r7, #48]	@ 0x30
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	414b      	adcs	r3, r1
 8008a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a70:	f04f 0200 	mov.w	r2, #0
 8008a74:	f04f 0300 	mov.w	r3, #0
 8008a78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008a7c:	4659      	mov	r1, fp
 8008a7e:	00cb      	lsls	r3, r1, #3
 8008a80:	4651      	mov	r1, sl
 8008a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008a86:	4651      	mov	r1, sl
 8008a88:	00ca      	lsls	r2, r1, #3
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	4603      	mov	r3, r0
 8008a90:	4642      	mov	r2, r8
 8008a92:	189b      	adds	r3, r3, r2
 8008a94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008a98:	464b      	mov	r3, r9
 8008a9a:	460a      	mov	r2, r1
 8008a9c:	eb42 0303 	adc.w	r3, r2, r3
 8008aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ab0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008ab4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008ab8:	460b      	mov	r3, r1
 8008aba:	18db      	adds	r3, r3, r3
 8008abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008abe:	4613      	mov	r3, r2
 8008ac0:	eb42 0303 	adc.w	r3, r2, r3
 8008ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ac6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008aca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008ace:	f7f7 fba7 	bl	8000220 <__aeabi_uldivmod>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8008b14 <UART_SetConfig+0x2f4>)
 8008ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8008adc:	095b      	lsrs	r3, r3, #5
 8008ade:	2164      	movs	r1, #100	@ 0x64
 8008ae0:	fb01 f303 	mul.w	r3, r1, r3
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	00db      	lsls	r3, r3, #3
 8008ae8:	3332      	adds	r3, #50	@ 0x32
 8008aea:	4a0a      	ldr	r2, [pc, #40]	@ (8008b14 <UART_SetConfig+0x2f4>)
 8008aec:	fba2 2303 	umull	r2, r3, r2, r3
 8008af0:	095b      	lsrs	r3, r3, #5
 8008af2:	f003 0207 	and.w	r2, r3, #7
 8008af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4422      	add	r2, r4
 8008afe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008b00:	e10a      	b.n	8008d18 <UART_SetConfig+0x4f8>
 8008b02:	bf00      	nop
 8008b04:	40011000 	.word	0x40011000
 8008b08:	40011400 	.word	0x40011400
 8008b0c:	40011800 	.word	0x40011800
 8008b10:	40011c00 	.word	0x40011c00
 8008b14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008b18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008b22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008b26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008b2a:	4642      	mov	r2, r8
 8008b2c:	464b      	mov	r3, r9
 8008b2e:	1891      	adds	r1, r2, r2
 8008b30:	6239      	str	r1, [r7, #32]
 8008b32:	415b      	adcs	r3, r3
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008b3a:	4641      	mov	r1, r8
 8008b3c:	1854      	adds	r4, r2, r1
 8008b3e:	4649      	mov	r1, r9
 8008b40:	eb43 0501 	adc.w	r5, r3, r1
 8008b44:	f04f 0200 	mov.w	r2, #0
 8008b48:	f04f 0300 	mov.w	r3, #0
 8008b4c:	00eb      	lsls	r3, r5, #3
 8008b4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b52:	00e2      	lsls	r2, r4, #3
 8008b54:	4614      	mov	r4, r2
 8008b56:	461d      	mov	r5, r3
 8008b58:	4643      	mov	r3, r8
 8008b5a:	18e3      	adds	r3, r4, r3
 8008b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b60:	464b      	mov	r3, r9
 8008b62:	eb45 0303 	adc.w	r3, r5, r3
 8008b66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008b76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008b7a:	f04f 0200 	mov.w	r2, #0
 8008b7e:	f04f 0300 	mov.w	r3, #0
 8008b82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008b86:	4629      	mov	r1, r5
 8008b88:	008b      	lsls	r3, r1, #2
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b90:	4621      	mov	r1, r4
 8008b92:	008a      	lsls	r2, r1, #2
 8008b94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008b98:	f7f7 fb42 	bl	8000220 <__aeabi_uldivmod>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	4b60      	ldr	r3, [pc, #384]	@ (8008d24 <UART_SetConfig+0x504>)
 8008ba2:	fba3 2302 	umull	r2, r3, r3, r2
 8008ba6:	095b      	lsrs	r3, r3, #5
 8008ba8:	011c      	lsls	r4, r3, #4
 8008baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008bb4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008bb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008bbc:	4642      	mov	r2, r8
 8008bbe:	464b      	mov	r3, r9
 8008bc0:	1891      	adds	r1, r2, r2
 8008bc2:	61b9      	str	r1, [r7, #24]
 8008bc4:	415b      	adcs	r3, r3
 8008bc6:	61fb      	str	r3, [r7, #28]
 8008bc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008bcc:	4641      	mov	r1, r8
 8008bce:	1851      	adds	r1, r2, r1
 8008bd0:	6139      	str	r1, [r7, #16]
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	414b      	adcs	r3, r1
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	f04f 0200 	mov.w	r2, #0
 8008bdc:	f04f 0300 	mov.w	r3, #0
 8008be0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008be4:	4659      	mov	r1, fp
 8008be6:	00cb      	lsls	r3, r1, #3
 8008be8:	4651      	mov	r1, sl
 8008bea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bee:	4651      	mov	r1, sl
 8008bf0:	00ca      	lsls	r2, r1, #3
 8008bf2:	4610      	mov	r0, r2
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	4642      	mov	r2, r8
 8008bfa:	189b      	adds	r3, r3, r2
 8008bfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008c00:	464b      	mov	r3, r9
 8008c02:	460a      	mov	r2, r1
 8008c04:	eb42 0303 	adc.w	r3, r2, r3
 8008c08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008c16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008c18:	f04f 0200 	mov.w	r2, #0
 8008c1c:	f04f 0300 	mov.w	r3, #0
 8008c20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008c24:	4649      	mov	r1, r9
 8008c26:	008b      	lsls	r3, r1, #2
 8008c28:	4641      	mov	r1, r8
 8008c2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c2e:	4641      	mov	r1, r8
 8008c30:	008a      	lsls	r2, r1, #2
 8008c32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008c36:	f7f7 faf3 	bl	8000220 <__aeabi_uldivmod>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4b38      	ldr	r3, [pc, #224]	@ (8008d24 <UART_SetConfig+0x504>)
 8008c42:	fba3 2301 	umull	r2, r3, r3, r1
 8008c46:	095b      	lsrs	r3, r3, #5
 8008c48:	2264      	movs	r2, #100	@ 0x64
 8008c4a:	fb02 f303 	mul.w	r3, r2, r3
 8008c4e:	1acb      	subs	r3, r1, r3
 8008c50:	011b      	lsls	r3, r3, #4
 8008c52:	3332      	adds	r3, #50	@ 0x32
 8008c54:	4a33      	ldr	r2, [pc, #204]	@ (8008d24 <UART_SetConfig+0x504>)
 8008c56:	fba2 2303 	umull	r2, r3, r2, r3
 8008c5a:	095b      	lsrs	r3, r3, #5
 8008c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008c60:	441c      	add	r4, r3
 8008c62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c66:	2200      	movs	r2, #0
 8008c68:	673b      	str	r3, [r7, #112]	@ 0x70
 8008c6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8008c6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008c70:	4642      	mov	r2, r8
 8008c72:	464b      	mov	r3, r9
 8008c74:	1891      	adds	r1, r2, r2
 8008c76:	60b9      	str	r1, [r7, #8]
 8008c78:	415b      	adcs	r3, r3
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008c80:	4641      	mov	r1, r8
 8008c82:	1851      	adds	r1, r2, r1
 8008c84:	6039      	str	r1, [r7, #0]
 8008c86:	4649      	mov	r1, r9
 8008c88:	414b      	adcs	r3, r1
 8008c8a:	607b      	str	r3, [r7, #4]
 8008c8c:	f04f 0200 	mov.w	r2, #0
 8008c90:	f04f 0300 	mov.w	r3, #0
 8008c94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008c98:	4659      	mov	r1, fp
 8008c9a:	00cb      	lsls	r3, r1, #3
 8008c9c:	4651      	mov	r1, sl
 8008c9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ca2:	4651      	mov	r1, sl
 8008ca4:	00ca      	lsls	r2, r1, #3
 8008ca6:	4610      	mov	r0, r2
 8008ca8:	4619      	mov	r1, r3
 8008caa:	4603      	mov	r3, r0
 8008cac:	4642      	mov	r2, r8
 8008cae:	189b      	adds	r3, r3, r2
 8008cb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cb2:	464b      	mov	r3, r9
 8008cb4:	460a      	mov	r2, r1
 8008cb6:	eb42 0303 	adc.w	r3, r2, r3
 8008cba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8008cc6:	667a      	str	r2, [r7, #100]	@ 0x64
 8008cc8:	f04f 0200 	mov.w	r2, #0
 8008ccc:	f04f 0300 	mov.w	r3, #0
 8008cd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008cd4:	4649      	mov	r1, r9
 8008cd6:	008b      	lsls	r3, r1, #2
 8008cd8:	4641      	mov	r1, r8
 8008cda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cde:	4641      	mov	r1, r8
 8008ce0:	008a      	lsls	r2, r1, #2
 8008ce2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008ce6:	f7f7 fa9b 	bl	8000220 <__aeabi_uldivmod>
 8008cea:	4602      	mov	r2, r0
 8008cec:	460b      	mov	r3, r1
 8008cee:	4b0d      	ldr	r3, [pc, #52]	@ (8008d24 <UART_SetConfig+0x504>)
 8008cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cf4:	095b      	lsrs	r3, r3, #5
 8008cf6:	2164      	movs	r1, #100	@ 0x64
 8008cf8:	fb01 f303 	mul.w	r3, r1, r3
 8008cfc:	1ad3      	subs	r3, r2, r3
 8008cfe:	011b      	lsls	r3, r3, #4
 8008d00:	3332      	adds	r3, #50	@ 0x32
 8008d02:	4a08      	ldr	r2, [pc, #32]	@ (8008d24 <UART_SetConfig+0x504>)
 8008d04:	fba2 2303 	umull	r2, r3, r2, r3
 8008d08:	095b      	lsrs	r3, r3, #5
 8008d0a:	f003 020f 	and.w	r2, r3, #15
 8008d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4422      	add	r2, r4
 8008d16:	609a      	str	r2, [r3, #8]
}
 8008d18:	bf00      	nop
 8008d1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d24:	51eb851f 	.word	0x51eb851f

08008d28 <__NVIC_SetPriority>:
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	4603      	mov	r3, r0
 8008d30:	6039      	str	r1, [r7, #0]
 8008d32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	db0a      	blt.n	8008d52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	b2da      	uxtb	r2, r3
 8008d40:	490c      	ldr	r1, [pc, #48]	@ (8008d74 <__NVIC_SetPriority+0x4c>)
 8008d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d46:	0112      	lsls	r2, r2, #4
 8008d48:	b2d2      	uxtb	r2, r2
 8008d4a:	440b      	add	r3, r1
 8008d4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008d50:	e00a      	b.n	8008d68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	b2da      	uxtb	r2, r3
 8008d56:	4908      	ldr	r1, [pc, #32]	@ (8008d78 <__NVIC_SetPriority+0x50>)
 8008d58:	79fb      	ldrb	r3, [r7, #7]
 8008d5a:	f003 030f 	and.w	r3, r3, #15
 8008d5e:	3b04      	subs	r3, #4
 8008d60:	0112      	lsls	r2, r2, #4
 8008d62:	b2d2      	uxtb	r2, r2
 8008d64:	440b      	add	r3, r1
 8008d66:	761a      	strb	r2, [r3, #24]
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr
 8008d74:	e000e100 	.word	0xe000e100
 8008d78:	e000ed00 	.word	0xe000ed00

08008d7c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008d80:	2100      	movs	r1, #0
 8008d82:	f06f 0004 	mvn.w	r0, #4
 8008d86:	f7ff ffcf 	bl	8008d28 <__NVIC_SetPriority>
#endif
}
 8008d8a:	bf00      	nop
 8008d8c:	bd80      	pop	{r7, pc}
	...

08008d90 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008d90:	b480      	push	{r7}
 8008d92:	b083      	sub	sp, #12
 8008d94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d96:	f3ef 8305 	mrs	r3, IPSR
 8008d9a:	603b      	str	r3, [r7, #0]
  return(result);
 8008d9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d003      	beq.n	8008daa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008da2:	f06f 0305 	mvn.w	r3, #5
 8008da6:	607b      	str	r3, [r7, #4]
 8008da8:	e00c      	b.n	8008dc4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008daa:	4b0a      	ldr	r3, [pc, #40]	@ (8008dd4 <osKernelInitialize+0x44>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d105      	bne.n	8008dbe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008db2:	4b08      	ldr	r3, [pc, #32]	@ (8008dd4 <osKernelInitialize+0x44>)
 8008db4:	2201      	movs	r2, #1
 8008db6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008db8:	2300      	movs	r3, #0
 8008dba:	607b      	str	r3, [r7, #4]
 8008dbc:	e002      	b.n	8008dc4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008dc4:	687b      	ldr	r3, [r7, #4]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	370c      	adds	r7, #12
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	20000574 	.word	0x20000574

08008dd8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008dde:	f3ef 8305 	mrs	r3, IPSR
 8008de2:	603b      	str	r3, [r7, #0]
  return(result);
 8008de4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008dea:	f06f 0305 	mvn.w	r3, #5
 8008dee:	607b      	str	r3, [r7, #4]
 8008df0:	e010      	b.n	8008e14 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008df2:	4b0b      	ldr	r3, [pc, #44]	@ (8008e20 <osKernelStart+0x48>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d109      	bne.n	8008e0e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008dfa:	f7ff ffbf 	bl	8008d7c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008dfe:	4b08      	ldr	r3, [pc, #32]	@ (8008e20 <osKernelStart+0x48>)
 8008e00:	2202      	movs	r2, #2
 8008e02:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008e04:	f001 ffc2 	bl	800ad8c <vTaskStartScheduler>
      stat = osOK;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	607b      	str	r3, [r7, #4]
 8008e0c:	e002      	b.n	8008e14 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8008e12:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008e14:	687b      	ldr	r3, [r7, #4]
}
 8008e16:	4618      	mov	r0, r3
 8008e18:	3708      	adds	r7, #8
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop
 8008e20:	20000574 	.word	0x20000574

08008e24 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b08e      	sub	sp, #56	@ 0x38
 8008e28:	af04      	add	r7, sp, #16
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e34:	f3ef 8305 	mrs	r3, IPSR
 8008e38:	617b      	str	r3, [r7, #20]
  return(result);
 8008e3a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d17e      	bne.n	8008f3e <osThreadNew+0x11a>
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d07b      	beq.n	8008f3e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008e46:	2380      	movs	r3, #128	@ 0x80
 8008e48:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008e4a:	2318      	movs	r3, #24
 8008e4c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008e52:	f04f 33ff 	mov.w	r3, #4294967295
 8008e56:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d045      	beq.n	8008eea <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <osThreadNew+0x48>
        name = attr->name;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d002      	beq.n	8008e7a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d008      	beq.n	8008e92 <osThreadNew+0x6e>
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	2b38      	cmp	r3, #56	@ 0x38
 8008e84:	d805      	bhi.n	8008e92 <osThreadNew+0x6e>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <osThreadNew+0x72>
        return (NULL);
 8008e92:	2300      	movs	r3, #0
 8008e94:	e054      	b.n	8008f40 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	695b      	ldr	r3, [r3, #20]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d003      	beq.n	8008ea6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	695b      	ldr	r3, [r3, #20]
 8008ea2:	089b      	lsrs	r3, r3, #2
 8008ea4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d00e      	beq.n	8008ecc <osThreadNew+0xa8>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	2b5b      	cmp	r3, #91	@ 0x5b
 8008eb4:	d90a      	bls.n	8008ecc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d006      	beq.n	8008ecc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d002      	beq.n	8008ecc <osThreadNew+0xa8>
        mem = 1;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	61bb      	str	r3, [r7, #24]
 8008eca:	e010      	b.n	8008eee <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10c      	bne.n	8008eee <osThreadNew+0xca>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d108      	bne.n	8008eee <osThreadNew+0xca>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	691b      	ldr	r3, [r3, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d104      	bne.n	8008eee <osThreadNew+0xca>
          mem = 0;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	61bb      	str	r3, [r7, #24]
 8008ee8:	e001      	b.n	8008eee <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008eea:	2300      	movs	r3, #0
 8008eec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d110      	bne.n	8008f16 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008efc:	9202      	str	r2, [sp, #8]
 8008efe:	9301      	str	r3, [sp, #4]
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	9300      	str	r3, [sp, #0]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	6a3a      	ldr	r2, [r7, #32]
 8008f08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f0a:	68f8      	ldr	r0, [r7, #12]
 8008f0c:	f001 fd62 	bl	800a9d4 <xTaskCreateStatic>
 8008f10:	4603      	mov	r3, r0
 8008f12:	613b      	str	r3, [r7, #16]
 8008f14:	e013      	b.n	8008f3e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008f16:	69bb      	ldr	r3, [r7, #24]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d110      	bne.n	8008f3e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008f1c:	6a3b      	ldr	r3, [r7, #32]
 8008f1e:	b29a      	uxth	r2, r3
 8008f20:	f107 0310 	add.w	r3, r7, #16
 8008f24:	9301      	str	r3, [sp, #4]
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	9300      	str	r3, [sp, #0]
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f001 fdb0 	bl	800aa94 <xTaskCreate>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d001      	beq.n	8008f3e <osThreadNew+0x11a>
            hTask = NULL;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008f3e:	693b      	ldr	r3, [r7, #16]
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3728      	adds	r7, #40	@ 0x28
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f50:	f3ef 8305 	mrs	r3, IPSR
 8008f54:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f56:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d003      	beq.n	8008f64 <osDelay+0x1c>
    stat = osErrorISR;
 8008f5c:	f06f 0305 	mvn.w	r3, #5
 8008f60:	60fb      	str	r3, [r7, #12]
 8008f62:	e007      	b.n	8008f74 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008f64:	2300      	movs	r3, #0
 8008f66:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d002      	beq.n	8008f74 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f001 fed6 	bl	800ad20 <vTaskDelay>
    }
  }

  return (stat);
 8008f74:	68fb      	ldr	r3, [r7, #12]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b088      	sub	sp, #32
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8008f86:	2300      	movs	r3, #0
 8008f88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f8a:	f3ef 8305 	mrs	r3, IPSR
 8008f8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f90:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d174      	bne.n	8009080 <osMutexNew+0x102>
    if (attr != NULL) {
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d003      	beq.n	8008fa4 <osMutexNew+0x26>
      type = attr->attr_bits;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	61bb      	str	r3, [r7, #24]
 8008fa2:	e001      	b.n	8008fa8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8008fa8:	69bb      	ldr	r3, [r7, #24]
 8008faa:	f003 0301 	and.w	r3, r3, #1
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d002      	beq.n	8008fb8 <osMutexNew+0x3a>
      rmtx = 1U;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	617b      	str	r3, [r7, #20]
 8008fb6:	e001      	b.n	8008fbc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	f003 0308 	and.w	r3, r3, #8
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d15c      	bne.n	8009080 <osMutexNew+0x102>
      mem = -1;
 8008fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8008fca:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d015      	beq.n	8008ffe <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d006      	beq.n	8008fe8 <osMutexNew+0x6a>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68db      	ldr	r3, [r3, #12]
 8008fde:	2b4f      	cmp	r3, #79	@ 0x4f
 8008fe0:	d902      	bls.n	8008fe8 <osMutexNew+0x6a>
          mem = 1;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	613b      	str	r3, [r7, #16]
 8008fe6:	e00c      	b.n	8009002 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d108      	bne.n	8009002 <osMutexNew+0x84>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d104      	bne.n	8009002 <osMutexNew+0x84>
            mem = 0;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	613b      	str	r3, [r7, #16]
 8008ffc:	e001      	b.n	8009002 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008ffe:	2300      	movs	r3, #0
 8009000:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	2b01      	cmp	r3, #1
 8009006:	d112      	bne.n	800902e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d007      	beq.n	800901e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	4619      	mov	r1, r3
 8009014:	2004      	movs	r0, #4
 8009016:	f000 fd70 	bl	8009afa <xQueueCreateMutexStatic>
 800901a:	61f8      	str	r0, [r7, #28]
 800901c:	e016      	b.n	800904c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	4619      	mov	r1, r3
 8009024:	2001      	movs	r0, #1
 8009026:	f000 fd68 	bl	8009afa <xQueueCreateMutexStatic>
 800902a:	61f8      	str	r0, [r7, #28]
 800902c:	e00e      	b.n	800904c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d10b      	bne.n	800904c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d004      	beq.n	8009044 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800903a:	2004      	movs	r0, #4
 800903c:	f000 fd45 	bl	8009aca <xQueueCreateMutex>
 8009040:	61f8      	str	r0, [r7, #28]
 8009042:	e003      	b.n	800904c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009044:	2001      	movs	r0, #1
 8009046:	f000 fd40 	bl	8009aca <xQueueCreateMutex>
 800904a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800904c:	69fb      	ldr	r3, [r7, #28]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d00c      	beq.n	800906c <osMutexNew+0xee>
        if (attr != NULL) {
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d003      	beq.n	8009060 <osMutexNew+0xe2>
          name = attr->name;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	60fb      	str	r3, [r7, #12]
 800905e:	e001      	b.n	8009064 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8009060:	2300      	movs	r3, #0
 8009062:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8009064:	68f9      	ldr	r1, [r7, #12]
 8009066:	69f8      	ldr	r0, [r7, #28]
 8009068:	f001 fc2c 	bl	800a8c4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d006      	beq.n	8009080 <osMutexNew+0x102>
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d003      	beq.n	8009080 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009078:	69fb      	ldr	r3, [r7, #28]
 800907a:	f043 0301 	orr.w	r3, r3, #1
 800907e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009080:	69fb      	ldr	r3, [r7, #28]
}
 8009082:	4618      	mov	r0, r3
 8009084:	3720      	adds	r7, #32
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}

0800908a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800908a:	b580      	push	{r7, lr}
 800908c:	b086      	sub	sp, #24
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
 8009092:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f023 0301 	bic.w	r3, r3, #1
 800909a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	f003 0301 	and.w	r3, r3, #1
 80090a2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80090a4:	2300      	movs	r3, #0
 80090a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090a8:	f3ef 8305 	mrs	r3, IPSR
 80090ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80090ae:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d003      	beq.n	80090bc <osMutexAcquire+0x32>
    stat = osErrorISR;
 80090b4:	f06f 0305 	mvn.w	r3, #5
 80090b8:	617b      	str	r3, [r7, #20]
 80090ba:	e02c      	b.n	8009116 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d103      	bne.n	80090ca <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80090c2:	f06f 0303 	mvn.w	r3, #3
 80090c6:	617b      	str	r3, [r7, #20]
 80090c8:	e025      	b.n	8009116 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d011      	beq.n	80090f4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6938      	ldr	r0, [r7, #16]
 80090d4:	f000 fd61 	bl	8009b9a <xQueueTakeMutexRecursive>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d01b      	beq.n	8009116 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d003      	beq.n	80090ec <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80090e4:	f06f 0301 	mvn.w	r3, #1
 80090e8:	617b      	str	r3, [r7, #20]
 80090ea:	e014      	b.n	8009116 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80090ec:	f06f 0302 	mvn.w	r3, #2
 80090f0:	617b      	str	r3, [r7, #20]
 80090f2:	e010      	b.n	8009116 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80090f4:	6839      	ldr	r1, [r7, #0]
 80090f6:	6938      	ldr	r0, [r7, #16]
 80090f8:	f001 f906 	bl	800a308 <xQueueSemaphoreTake>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d009      	beq.n	8009116 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d003      	beq.n	8009110 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8009108:	f06f 0301 	mvn.w	r3, #1
 800910c:	617b      	str	r3, [r7, #20]
 800910e:	e002      	b.n	8009116 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8009110:	f06f 0302 	mvn.w	r3, #2
 8009114:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8009116:	697b      	ldr	r3, [r7, #20]
}
 8009118:	4618      	mov	r0, r3
 800911a:	3718      	adds	r7, #24
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009120:	b580      	push	{r7, lr}
 8009122:	b086      	sub	sp, #24
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f023 0301 	bic.w	r3, r3, #1
 800912e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8009138:	2300      	movs	r3, #0
 800913a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800913c:	f3ef 8305 	mrs	r3, IPSR
 8009140:	60bb      	str	r3, [r7, #8]
  return(result);
 8009142:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8009144:	2b00      	cmp	r3, #0
 8009146:	d003      	beq.n	8009150 <osMutexRelease+0x30>
    stat = osErrorISR;
 8009148:	f06f 0305 	mvn.w	r3, #5
 800914c:	617b      	str	r3, [r7, #20]
 800914e:	e01f      	b.n	8009190 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d103      	bne.n	800915e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8009156:	f06f 0303 	mvn.w	r3, #3
 800915a:	617b      	str	r3, [r7, #20]
 800915c:	e018      	b.n	8009190 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d009      	beq.n	8009178 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009164:	6938      	ldr	r0, [r7, #16]
 8009166:	f000 fce3 	bl	8009b30 <xQueueGiveMutexRecursive>
 800916a:	4603      	mov	r3, r0
 800916c:	2b01      	cmp	r3, #1
 800916e:	d00f      	beq.n	8009190 <osMutexRelease+0x70>
        stat = osErrorResource;
 8009170:	f06f 0302 	mvn.w	r3, #2
 8009174:	617b      	str	r3, [r7, #20]
 8009176:	e00b      	b.n	8009190 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009178:	2300      	movs	r3, #0
 800917a:	2200      	movs	r2, #0
 800917c:	2100      	movs	r1, #0
 800917e:	6938      	ldr	r0, [r7, #16]
 8009180:	f000 fdb0 	bl	8009ce4 <xQueueGenericSend>
 8009184:	4603      	mov	r3, r0
 8009186:	2b01      	cmp	r3, #1
 8009188:	d002      	beq.n	8009190 <osMutexRelease+0x70>
        stat = osErrorResource;
 800918a:	f06f 0302 	mvn.w	r3, #2
 800918e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009190:	697b      	ldr	r3, [r7, #20]
}
 8009192:	4618      	mov	r0, r3
 8009194:	3718      	adds	r7, #24
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}

0800919a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800919a:	b580      	push	{r7, lr}
 800919c:	b08a      	sub	sp, #40	@ 0x28
 800919e:	af02      	add	r7, sp, #8
 80091a0:	60f8      	str	r0, [r7, #12]
 80091a2:	60b9      	str	r1, [r7, #8]
 80091a4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80091a6:	2300      	movs	r3, #0
 80091a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091aa:	f3ef 8305 	mrs	r3, IPSR
 80091ae:	613b      	str	r3, [r7, #16]
  return(result);
 80091b0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d175      	bne.n	80092a2 <osSemaphoreNew+0x108>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d072      	beq.n	80092a2 <osSemaphoreNew+0x108>
 80091bc:	68ba      	ldr	r2, [r7, #8]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	429a      	cmp	r2, r3
 80091c2:	d86e      	bhi.n	80092a2 <osSemaphoreNew+0x108>
    mem = -1;
 80091c4:	f04f 33ff 	mov.w	r3, #4294967295
 80091c8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d015      	beq.n	80091fc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d006      	beq.n	80091e6 <osSemaphoreNew+0x4c>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	2b4f      	cmp	r3, #79	@ 0x4f
 80091de:	d902      	bls.n	80091e6 <osSemaphoreNew+0x4c>
        mem = 1;
 80091e0:	2301      	movs	r3, #1
 80091e2:	61bb      	str	r3, [r7, #24]
 80091e4:	e00c      	b.n	8009200 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d108      	bne.n	8009200 <osSemaphoreNew+0x66>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d104      	bne.n	8009200 <osSemaphoreNew+0x66>
          mem = 0;
 80091f6:	2300      	movs	r3, #0
 80091f8:	61bb      	str	r3, [r7, #24]
 80091fa:	e001      	b.n	8009200 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80091fc:	2300      	movs	r3, #0
 80091fe:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009200:	69bb      	ldr	r3, [r7, #24]
 8009202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009206:	d04c      	beq.n	80092a2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d128      	bne.n	8009260 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d10a      	bne.n	800922a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	2203      	movs	r2, #3
 800921a:	9200      	str	r2, [sp, #0]
 800921c:	2200      	movs	r2, #0
 800921e:	2100      	movs	r1, #0
 8009220:	2001      	movs	r0, #1
 8009222:	f000 fb5d 	bl	80098e0 <xQueueGenericCreateStatic>
 8009226:	61f8      	str	r0, [r7, #28]
 8009228:	e005      	b.n	8009236 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800922a:	2203      	movs	r2, #3
 800922c:	2100      	movs	r1, #0
 800922e:	2001      	movs	r0, #1
 8009230:	f000 fbd3 	bl	80099da <xQueueGenericCreate>
 8009234:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d022      	beq.n	8009282 <osSemaphoreNew+0xe8>
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d01f      	beq.n	8009282 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009242:	2300      	movs	r3, #0
 8009244:	2200      	movs	r2, #0
 8009246:	2100      	movs	r1, #0
 8009248:	69f8      	ldr	r0, [r7, #28]
 800924a:	f000 fd4b 	bl	8009ce4 <xQueueGenericSend>
 800924e:	4603      	mov	r3, r0
 8009250:	2b01      	cmp	r3, #1
 8009252:	d016      	beq.n	8009282 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009254:	69f8      	ldr	r0, [r7, #28]
 8009256:	f001 f9e9 	bl	800a62c <vQueueDelete>
            hSemaphore = NULL;
 800925a:	2300      	movs	r3, #0
 800925c:	61fb      	str	r3, [r7, #28]
 800925e:	e010      	b.n	8009282 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009260:	69bb      	ldr	r3, [r7, #24]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d108      	bne.n	8009278 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	461a      	mov	r2, r3
 800926c:	68b9      	ldr	r1, [r7, #8]
 800926e:	68f8      	ldr	r0, [r7, #12]
 8009270:	f000 fcca 	bl	8009c08 <xQueueCreateCountingSemaphoreStatic>
 8009274:	61f8      	str	r0, [r7, #28]
 8009276:	e004      	b.n	8009282 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009278:	68b9      	ldr	r1, [r7, #8]
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 fcfd 	bl	8009c7a <xQueueCreateCountingSemaphore>
 8009280:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00c      	beq.n	80092a2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d003      	beq.n	8009296 <osSemaphoreNew+0xfc>
          name = attr->name;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	617b      	str	r3, [r7, #20]
 8009294:	e001      	b.n	800929a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009296:	2300      	movs	r3, #0
 8009298:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800929a:	6979      	ldr	r1, [r7, #20]
 800929c:	69f8      	ldr	r0, [r7, #28]
 800929e:	f001 fb11 	bl	800a8c4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80092a2:	69fb      	ldr	r3, [r7, #28]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3720      	adds	r7, #32
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80092ba:	2300      	movs	r3, #0
 80092bc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d103      	bne.n	80092cc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80092c4:	f06f 0303 	mvn.w	r3, #3
 80092c8:	617b      	str	r3, [r7, #20]
 80092ca:	e039      	b.n	8009340 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092cc:	f3ef 8305 	mrs	r3, IPSR
 80092d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80092d2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d022      	beq.n	800931e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d003      	beq.n	80092e6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80092de:	f06f 0303 	mvn.w	r3, #3
 80092e2:	617b      	str	r3, [r7, #20]
 80092e4:	e02c      	b.n	8009340 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80092e6:	2300      	movs	r3, #0
 80092e8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80092ea:	f107 0308 	add.w	r3, r7, #8
 80092ee:	461a      	mov	r2, r3
 80092f0:	2100      	movs	r1, #0
 80092f2:	6938      	ldr	r0, [r7, #16]
 80092f4:	f001 f918 	bl	800a528 <xQueueReceiveFromISR>
 80092f8:	4603      	mov	r3, r0
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d003      	beq.n	8009306 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80092fe:	f06f 0302 	mvn.w	r3, #2
 8009302:	617b      	str	r3, [r7, #20]
 8009304:	e01c      	b.n	8009340 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d019      	beq.n	8009340 <osSemaphoreAcquire+0x94>
 800930c:	4b0f      	ldr	r3, [pc, #60]	@ (800934c <osSemaphoreAcquire+0xa0>)
 800930e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009312:	601a      	str	r2, [r3, #0]
 8009314:	f3bf 8f4f 	dsb	sy
 8009318:	f3bf 8f6f 	isb	sy
 800931c:	e010      	b.n	8009340 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	6938      	ldr	r0, [r7, #16]
 8009322:	f000 fff1 	bl	800a308 <xQueueSemaphoreTake>
 8009326:	4603      	mov	r3, r0
 8009328:	2b01      	cmp	r3, #1
 800932a:	d009      	beq.n	8009340 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d003      	beq.n	800933a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009332:	f06f 0301 	mvn.w	r3, #1
 8009336:	617b      	str	r3, [r7, #20]
 8009338:	e002      	b.n	8009340 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800933a:	f06f 0302 	mvn.w	r3, #2
 800933e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009340:	697b      	ldr	r3, [r7, #20]
}
 8009342:	4618      	mov	r0, r3
 8009344:	3718      	adds	r7, #24
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
 800934a:	bf00      	nop
 800934c:	e000ed04 	.word	0xe000ed04

08009350 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009350:	b580      	push	{r7, lr}
 8009352:	b086      	sub	sp, #24
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800935c:	2300      	movs	r3, #0
 800935e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d103      	bne.n	800936e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009366:	f06f 0303 	mvn.w	r3, #3
 800936a:	617b      	str	r3, [r7, #20]
 800936c:	e02c      	b.n	80093c8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800936e:	f3ef 8305 	mrs	r3, IPSR
 8009372:	60fb      	str	r3, [r7, #12]
  return(result);
 8009374:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009376:	2b00      	cmp	r3, #0
 8009378:	d01a      	beq.n	80093b0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800937a:	2300      	movs	r3, #0
 800937c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800937e:	f107 0308 	add.w	r3, r7, #8
 8009382:	4619      	mov	r1, r3
 8009384:	6938      	ldr	r0, [r7, #16]
 8009386:	f000 fe4d 	bl	800a024 <xQueueGiveFromISR>
 800938a:	4603      	mov	r3, r0
 800938c:	2b01      	cmp	r3, #1
 800938e:	d003      	beq.n	8009398 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009390:	f06f 0302 	mvn.w	r3, #2
 8009394:	617b      	str	r3, [r7, #20]
 8009396:	e017      	b.n	80093c8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d014      	beq.n	80093c8 <osSemaphoreRelease+0x78>
 800939e:	4b0d      	ldr	r3, [pc, #52]	@ (80093d4 <osSemaphoreRelease+0x84>)
 80093a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093a4:	601a      	str	r2, [r3, #0]
 80093a6:	f3bf 8f4f 	dsb	sy
 80093aa:	f3bf 8f6f 	isb	sy
 80093ae:	e00b      	b.n	80093c8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80093b0:	2300      	movs	r3, #0
 80093b2:	2200      	movs	r2, #0
 80093b4:	2100      	movs	r1, #0
 80093b6:	6938      	ldr	r0, [r7, #16]
 80093b8:	f000 fc94 	bl	8009ce4 <xQueueGenericSend>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d002      	beq.n	80093c8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80093c2:	f06f 0302 	mvn.w	r3, #2
 80093c6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80093c8:	697b      	ldr	r3, [r7, #20]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3718      	adds	r7, #24
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}
 80093d2:	bf00      	nop
 80093d4:	e000ed04 	.word	0xe000ed04

080093d8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80093d8:	b580      	push	{r7, lr}
 80093da:	b08a      	sub	sp, #40	@ 0x28
 80093dc:	af02      	add	r7, sp, #8
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80093e4:	2300      	movs	r3, #0
 80093e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093e8:	f3ef 8305 	mrs	r3, IPSR
 80093ec:	613b      	str	r3, [r7, #16]
  return(result);
 80093ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d15f      	bne.n	80094b4 <osMessageQueueNew+0xdc>
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d05c      	beq.n	80094b4 <osMessageQueueNew+0xdc>
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d059      	beq.n	80094b4 <osMessageQueueNew+0xdc>
    mem = -1;
 8009400:	f04f 33ff 	mov.w	r3, #4294967295
 8009404:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d029      	beq.n	8009460 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d012      	beq.n	800943a <osMessageQueueNew+0x62>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	2b4f      	cmp	r3, #79	@ 0x4f
 800941a:	d90e      	bls.n	800943a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00a      	beq.n	800943a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	695a      	ldr	r2, [r3, #20]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	68b9      	ldr	r1, [r7, #8]
 800942c:	fb01 f303 	mul.w	r3, r1, r3
 8009430:	429a      	cmp	r2, r3
 8009432:	d302      	bcc.n	800943a <osMessageQueueNew+0x62>
        mem = 1;
 8009434:	2301      	movs	r3, #1
 8009436:	61bb      	str	r3, [r7, #24]
 8009438:	e014      	b.n	8009464 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	689b      	ldr	r3, [r3, #8]
 800943e:	2b00      	cmp	r3, #0
 8009440:	d110      	bne.n	8009464 <osMessageQueueNew+0x8c>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10c      	bne.n	8009464 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800944e:	2b00      	cmp	r3, #0
 8009450:	d108      	bne.n	8009464 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	695b      	ldr	r3, [r3, #20]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d104      	bne.n	8009464 <osMessageQueueNew+0x8c>
          mem = 0;
 800945a:	2300      	movs	r3, #0
 800945c:	61bb      	str	r3, [r7, #24]
 800945e:	e001      	b.n	8009464 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009460:	2300      	movs	r3, #0
 8009462:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	2b01      	cmp	r3, #1
 8009468:	d10b      	bne.n	8009482 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	691a      	ldr	r2, [r3, #16]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	2100      	movs	r1, #0
 8009474:	9100      	str	r1, [sp, #0]
 8009476:	68b9      	ldr	r1, [r7, #8]
 8009478:	68f8      	ldr	r0, [r7, #12]
 800947a:	f000 fa31 	bl	80098e0 <xQueueGenericCreateStatic>
 800947e:	61f8      	str	r0, [r7, #28]
 8009480:	e008      	b.n	8009494 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009482:	69bb      	ldr	r3, [r7, #24]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d105      	bne.n	8009494 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009488:	2200      	movs	r2, #0
 800948a:	68b9      	ldr	r1, [r7, #8]
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 faa4 	bl	80099da <xQueueGenericCreate>
 8009492:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00c      	beq.n	80094b4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d003      	beq.n	80094a8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	617b      	str	r3, [r7, #20]
 80094a6:	e001      	b.n	80094ac <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80094a8:	2300      	movs	r3, #0
 80094aa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80094ac:	6979      	ldr	r1, [r7, #20]
 80094ae:	69f8      	ldr	r0, [r7, #28]
 80094b0:	f001 fa08 	bl	800a8c4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80094b4:	69fb      	ldr	r3, [r7, #28]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3720      	adds	r7, #32
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
	...

080094c0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b088      	sub	sp, #32
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	60f8      	str	r0, [r7, #12]
 80094c8:	60b9      	str	r1, [r7, #8]
 80094ca:	603b      	str	r3, [r7, #0]
 80094cc:	4613      	mov	r3, r2
 80094ce:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094d8:	f3ef 8305 	mrs	r3, IPSR
 80094dc:	617b      	str	r3, [r7, #20]
  return(result);
 80094de:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d028      	beq.n	8009536 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80094e4:	69bb      	ldr	r3, [r7, #24]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <osMessageQueuePut+0x36>
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d002      	beq.n	80094f6 <osMessageQueuePut+0x36>
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d003      	beq.n	80094fe <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80094f6:	f06f 0303 	mvn.w	r3, #3
 80094fa:	61fb      	str	r3, [r7, #28]
 80094fc:	e038      	b.n	8009570 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80094fe:	2300      	movs	r3, #0
 8009500:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009502:	f107 0210 	add.w	r2, r7, #16
 8009506:	2300      	movs	r3, #0
 8009508:	68b9      	ldr	r1, [r7, #8]
 800950a:	69b8      	ldr	r0, [r7, #24]
 800950c:	f000 fcec 	bl	8009ee8 <xQueueGenericSendFromISR>
 8009510:	4603      	mov	r3, r0
 8009512:	2b01      	cmp	r3, #1
 8009514:	d003      	beq.n	800951e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8009516:	f06f 0302 	mvn.w	r3, #2
 800951a:	61fb      	str	r3, [r7, #28]
 800951c:	e028      	b.n	8009570 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d025      	beq.n	8009570 <osMessageQueuePut+0xb0>
 8009524:	4b15      	ldr	r3, [pc, #84]	@ (800957c <osMessageQueuePut+0xbc>)
 8009526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800952a:	601a      	str	r2, [r3, #0]
 800952c:	f3bf 8f4f 	dsb	sy
 8009530:	f3bf 8f6f 	isb	sy
 8009534:	e01c      	b.n	8009570 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009536:	69bb      	ldr	r3, [r7, #24]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d002      	beq.n	8009542 <osMessageQueuePut+0x82>
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d103      	bne.n	800954a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8009542:	f06f 0303 	mvn.w	r3, #3
 8009546:	61fb      	str	r3, [r7, #28]
 8009548:	e012      	b.n	8009570 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800954a:	2300      	movs	r3, #0
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	68b9      	ldr	r1, [r7, #8]
 8009550:	69b8      	ldr	r0, [r7, #24]
 8009552:	f000 fbc7 	bl	8009ce4 <xQueueGenericSend>
 8009556:	4603      	mov	r3, r0
 8009558:	2b01      	cmp	r3, #1
 800955a:	d009      	beq.n	8009570 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d003      	beq.n	800956a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8009562:	f06f 0301 	mvn.w	r3, #1
 8009566:	61fb      	str	r3, [r7, #28]
 8009568:	e002      	b.n	8009570 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800956a:	f06f 0302 	mvn.w	r3, #2
 800956e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009570:	69fb      	ldr	r3, [r7, #28]
}
 8009572:	4618      	mov	r0, r3
 8009574:	3720      	adds	r7, #32
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	e000ed04 	.word	0xe000ed04

08009580 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009580:	b580      	push	{r7, lr}
 8009582:	b088      	sub	sp, #32
 8009584:	af00      	add	r7, sp, #0
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	60b9      	str	r1, [r7, #8]
 800958a:	607a      	str	r2, [r7, #4]
 800958c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009592:	2300      	movs	r3, #0
 8009594:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009596:	f3ef 8305 	mrs	r3, IPSR
 800959a:	617b      	str	r3, [r7, #20]
  return(result);
 800959c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d028      	beq.n	80095f4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80095a2:	69bb      	ldr	r3, [r7, #24]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <osMessageQueueGet+0x34>
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <osMessageQueueGet+0x34>
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d003      	beq.n	80095bc <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80095b4:	f06f 0303 	mvn.w	r3, #3
 80095b8:	61fb      	str	r3, [r7, #28]
 80095ba:	e037      	b.n	800962c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80095bc:	2300      	movs	r3, #0
 80095be:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80095c0:	f107 0310 	add.w	r3, r7, #16
 80095c4:	461a      	mov	r2, r3
 80095c6:	68b9      	ldr	r1, [r7, #8]
 80095c8:	69b8      	ldr	r0, [r7, #24]
 80095ca:	f000 ffad 	bl	800a528 <xQueueReceiveFromISR>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d003      	beq.n	80095dc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80095d4:	f06f 0302 	mvn.w	r3, #2
 80095d8:	61fb      	str	r3, [r7, #28]
 80095da:	e027      	b.n	800962c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d024      	beq.n	800962c <osMessageQueueGet+0xac>
 80095e2:	4b15      	ldr	r3, [pc, #84]	@ (8009638 <osMessageQueueGet+0xb8>)
 80095e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095e8:	601a      	str	r2, [r3, #0]
 80095ea:	f3bf 8f4f 	dsb	sy
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	e01b      	b.n	800962c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d002      	beq.n	8009600 <osMessageQueueGet+0x80>
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d103      	bne.n	8009608 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009600:	f06f 0303 	mvn.w	r3, #3
 8009604:	61fb      	str	r3, [r7, #28]
 8009606:	e011      	b.n	800962c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009608:	683a      	ldr	r2, [r7, #0]
 800960a:	68b9      	ldr	r1, [r7, #8]
 800960c:	69b8      	ldr	r0, [r7, #24]
 800960e:	f000 fd99 	bl	800a144 <xQueueReceive>
 8009612:	4603      	mov	r3, r0
 8009614:	2b01      	cmp	r3, #1
 8009616:	d009      	beq.n	800962c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800961e:	f06f 0301 	mvn.w	r3, #1
 8009622:	61fb      	str	r3, [r7, #28]
 8009624:	e002      	b.n	800962c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8009626:	f06f 0302 	mvn.w	r3, #2
 800962a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800962c:	69fb      	ldr	r3, [r7, #28]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3720      	adds	r7, #32
 8009632:	46bd      	mov	sp, r7
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	e000ed04 	.word	0xe000ed04

0800963c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800963c:	b480      	push	{r7}
 800963e:	b085      	sub	sp, #20
 8009640:	af00      	add	r7, sp, #0
 8009642:	60f8      	str	r0, [r7, #12]
 8009644:	60b9      	str	r1, [r7, #8]
 8009646:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4a07      	ldr	r2, [pc, #28]	@ (8009668 <vApplicationGetIdleTaskMemory+0x2c>)
 800964c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	4a06      	ldr	r2, [pc, #24]	@ (800966c <vApplicationGetIdleTaskMemory+0x30>)
 8009652:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2280      	movs	r2, #128	@ 0x80
 8009658:	601a      	str	r2, [r3, #0]
}
 800965a:	bf00      	nop
 800965c:	3714      	adds	r7, #20
 800965e:	46bd      	mov	sp, r7
 8009660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009664:	4770      	bx	lr
 8009666:	bf00      	nop
 8009668:	20000578 	.word	0x20000578
 800966c:	200005d4 	.word	0x200005d4

08009670 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	60f8      	str	r0, [r7, #12]
 8009678:	60b9      	str	r1, [r7, #8]
 800967a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	4a07      	ldr	r2, [pc, #28]	@ (800969c <vApplicationGetTimerTaskMemory+0x2c>)
 8009680:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	4a06      	ldr	r2, [pc, #24]	@ (80096a0 <vApplicationGetTimerTaskMemory+0x30>)
 8009686:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800968e:	601a      	str	r2, [r3, #0]
}
 8009690:	bf00      	nop
 8009692:	3714      	adds	r7, #20
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr
 800969c:	200007d4 	.word	0x200007d4
 80096a0:	20000830 	.word	0x20000830

080096a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80096a4:	b480      	push	{r7}
 80096a6:	b083      	sub	sp, #12
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f103 0208 	add.w	r2, r3, #8
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f04f 32ff 	mov.w	r2, #4294967295
 80096bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f103 0208 	add.w	r2, r3, #8
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f103 0208 	add.w	r2, r3, #8
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2200      	movs	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80096d8:	bf00      	nop
 80096da:	370c      	adds	r7, #12
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80096e4:	b480      	push	{r7}
 80096e6:	b083      	sub	sp, #12
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80096f2:	bf00      	nop
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80096fe:	b480      	push	{r7}
 8009700:	b085      	sub	sp, #20
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	685b      	ldr	r3, [r3, #4]
 800970c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	68fa      	ldr	r2, [r7, #12]
 8009712:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	689a      	ldr	r2, [r3, #8]
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	683a      	ldr	r2, [r7, #0]
 8009722:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	687a      	ldr	r2, [r7, #4]
 800972e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	1c5a      	adds	r2, r3, #1
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	601a      	str	r2, [r3, #0]
}
 800973a:	bf00      	nop
 800973c:	3714      	adds	r7, #20
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr

08009746 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009746:	b480      	push	{r7}
 8009748:	b085      	sub	sp, #20
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
 800974e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800975c:	d103      	bne.n	8009766 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	691b      	ldr	r3, [r3, #16]
 8009762:	60fb      	str	r3, [r7, #12]
 8009764:	e00c      	b.n	8009780 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	3308      	adds	r3, #8
 800976a:	60fb      	str	r3, [r7, #12]
 800976c:	e002      	b.n	8009774 <vListInsert+0x2e>
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	60fb      	str	r3, [r7, #12]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	68ba      	ldr	r2, [r7, #8]
 800977c:	429a      	cmp	r2, r3
 800977e:	d2f6      	bcs.n	800976e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	685a      	ldr	r2, [r3, #4]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	683a      	ldr	r2, [r7, #0]
 800978e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	1c5a      	adds	r2, r3, #1
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	601a      	str	r2, [r3, #0]
}
 80097ac:	bf00      	nop
 80097ae:	3714      	adds	r7, #20
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr

080097b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80097b8:	b480      	push	{r7}
 80097ba:	b085      	sub	sp, #20
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	691b      	ldr	r3, [r3, #16]
 80097c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	6892      	ldr	r2, [r2, #8]
 80097ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	6852      	ldr	r2, [r2, #4]
 80097d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d103      	bne.n	80097ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	689a      	ldr	r2, [r3, #8]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	1e5a      	subs	r2, r3, #1
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
}
 8009800:	4618      	mov	r0, r3
 8009802:	3714      	adds	r7, #20
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr

0800980c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d10b      	bne.n	8009838 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009824:	f383 8811 	msr	BASEPRI, r3
 8009828:	f3bf 8f6f 	isb	sy
 800982c:	f3bf 8f4f 	dsb	sy
 8009830:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009832:	bf00      	nop
 8009834:	bf00      	nop
 8009836:	e7fd      	b.n	8009834 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009838:	f002 fd76 	bl	800c328 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009844:	68f9      	ldr	r1, [r7, #12]
 8009846:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009848:	fb01 f303 	mul.w	r3, r1, r3
 800984c:	441a      	add	r2, r3
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009868:	3b01      	subs	r3, #1
 800986a:	68f9      	ldr	r1, [r7, #12]
 800986c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800986e:	fb01 f303 	mul.w	r3, r1, r3
 8009872:	441a      	add	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	22ff      	movs	r2, #255	@ 0xff
 800987c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	22ff      	movs	r2, #255	@ 0xff
 8009884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d114      	bne.n	80098b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d01a      	beq.n	80098cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	3310      	adds	r3, #16
 800989a:	4618      	mov	r0, r3
 800989c:	f001 fd04 	bl	800b2a8 <xTaskRemoveFromEventList>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d012      	beq.n	80098cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80098a6:	4b0d      	ldr	r3, [pc, #52]	@ (80098dc <xQueueGenericReset+0xd0>)
 80098a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	f3bf 8f4f 	dsb	sy
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	e009      	b.n	80098cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	3310      	adds	r3, #16
 80098bc:	4618      	mov	r0, r3
 80098be:	f7ff fef1 	bl	80096a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	3324      	adds	r3, #36	@ 0x24
 80098c6:	4618      	mov	r0, r3
 80098c8:	f7ff feec 	bl	80096a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80098cc:	f002 fd5e 	bl	800c38c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80098d0:	2301      	movs	r3, #1
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	bf00      	nop
 80098dc:	e000ed04 	.word	0xe000ed04

080098e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b08e      	sub	sp, #56	@ 0x38
 80098e4:	af02      	add	r7, sp, #8
 80098e6:	60f8      	str	r0, [r7, #12]
 80098e8:	60b9      	str	r1, [r7, #8]
 80098ea:	607a      	str	r2, [r7, #4]
 80098ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d10b      	bne.n	800990c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80098f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f8:	f383 8811 	msr	BASEPRI, r3
 80098fc:	f3bf 8f6f 	isb	sy
 8009900:	f3bf 8f4f 	dsb	sy
 8009904:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009906:	bf00      	nop
 8009908:	bf00      	nop
 800990a:	e7fd      	b.n	8009908 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d10b      	bne.n	800992a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009924:	bf00      	nop
 8009926:	bf00      	nop
 8009928:	e7fd      	b.n	8009926 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d002      	beq.n	8009936 <xQueueGenericCreateStatic+0x56>
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <xQueueGenericCreateStatic+0x5a>
 8009936:	2301      	movs	r3, #1
 8009938:	e000      	b.n	800993c <xQueueGenericCreateStatic+0x5c>
 800993a:	2300      	movs	r3, #0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10b      	bne.n	8009958 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009944:	f383 8811 	msr	BASEPRI, r3
 8009948:	f3bf 8f6f 	isb	sy
 800994c:	f3bf 8f4f 	dsb	sy
 8009950:	623b      	str	r3, [r7, #32]
}
 8009952:	bf00      	nop
 8009954:	bf00      	nop
 8009956:	e7fd      	b.n	8009954 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d102      	bne.n	8009964 <xQueueGenericCreateStatic+0x84>
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <xQueueGenericCreateStatic+0x88>
 8009964:	2301      	movs	r3, #1
 8009966:	e000      	b.n	800996a <xQueueGenericCreateStatic+0x8a>
 8009968:	2300      	movs	r3, #0
 800996a:	2b00      	cmp	r3, #0
 800996c:	d10b      	bne.n	8009986 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800996e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009972:	f383 8811 	msr	BASEPRI, r3
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	f3bf 8f4f 	dsb	sy
 800997e:	61fb      	str	r3, [r7, #28]
}
 8009980:	bf00      	nop
 8009982:	bf00      	nop
 8009984:	e7fd      	b.n	8009982 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009986:	2350      	movs	r3, #80	@ 0x50
 8009988:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	2b50      	cmp	r3, #80	@ 0x50
 800998e:	d00b      	beq.n	80099a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009994:	f383 8811 	msr	BASEPRI, r3
 8009998:	f3bf 8f6f 	isb	sy
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	61bb      	str	r3, [r7, #24]
}
 80099a2:	bf00      	nop
 80099a4:	bf00      	nop
 80099a6:	e7fd      	b.n	80099a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80099a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80099ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00d      	beq.n	80099d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80099b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80099bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80099c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	4613      	mov	r3, r2
 80099c6:	687a      	ldr	r2, [r7, #4]
 80099c8:	68b9      	ldr	r1, [r7, #8]
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f000 f840 	bl	8009a50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80099d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3730      	adds	r7, #48	@ 0x30
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}

080099da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80099da:	b580      	push	{r7, lr}
 80099dc:	b08a      	sub	sp, #40	@ 0x28
 80099de:	af02      	add	r7, sp, #8
 80099e0:	60f8      	str	r0, [r7, #12]
 80099e2:	60b9      	str	r1, [r7, #8]
 80099e4:	4613      	mov	r3, r2
 80099e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d10b      	bne.n	8009a06 <xQueueGenericCreate+0x2c>
	__asm volatile
 80099ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f2:	f383 8811 	msr	BASEPRI, r3
 80099f6:	f3bf 8f6f 	isb	sy
 80099fa:	f3bf 8f4f 	dsb	sy
 80099fe:	613b      	str	r3, [r7, #16]
}
 8009a00:	bf00      	nop
 8009a02:	bf00      	nop
 8009a04:	e7fd      	b.n	8009a02 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	68ba      	ldr	r2, [r7, #8]
 8009a0a:	fb02 f303 	mul.w	r3, r2, r3
 8009a0e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	3350      	adds	r3, #80	@ 0x50
 8009a14:	4618      	mov	r0, r3
 8009a16:	f002 fda9 	bl	800c56c <pvPortMalloc>
 8009a1a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009a1c:	69bb      	ldr	r3, [r7, #24]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d011      	beq.n	8009a46 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	3350      	adds	r3, #80	@ 0x50
 8009a2a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009a2c:	69bb      	ldr	r3, [r7, #24]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a34:	79fa      	ldrb	r2, [r7, #7]
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	4613      	mov	r3, r2
 8009a3c:	697a      	ldr	r2, [r7, #20]
 8009a3e:	68b9      	ldr	r1, [r7, #8]
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f000 f805 	bl	8009a50 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a46:	69bb      	ldr	r3, [r7, #24]
	}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3720      	adds	r7, #32
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	60b9      	str	r1, [r7, #8]
 8009a5a:	607a      	str	r2, [r7, #4]
 8009a5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d103      	bne.n	8009a6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	69ba      	ldr	r2, [r7, #24]
 8009a68:	601a      	str	r2, [r3, #0]
 8009a6a:	e002      	b.n	8009a72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009a6c:	69bb      	ldr	r3, [r7, #24]
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009a72:	69bb      	ldr	r3, [r7, #24]
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009a78:	69bb      	ldr	r3, [r7, #24]
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009a7e:	2101      	movs	r1, #1
 8009a80:	69b8      	ldr	r0, [r7, #24]
 8009a82:	f7ff fec3 	bl	800980c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	78fa      	ldrb	r2, [r7, #3]
 8009a8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009a8e:	bf00      	nop
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}

08009a96 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009a96:	b580      	push	{r7, lr}
 8009a98:	b082      	sub	sp, #8
 8009a9a:	af00      	add	r7, sp, #0
 8009a9c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d00e      	beq.n	8009ac2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	2200      	movs	r2, #0
 8009aba:	2100      	movs	r1, #0
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 f911 	bl	8009ce4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009ac2:	bf00      	nop
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b086      	sub	sp, #24
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	617b      	str	r3, [r7, #20]
 8009ad8:	2300      	movs	r3, #0
 8009ada:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009adc:	79fb      	ldrb	r3, [r7, #7]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	6939      	ldr	r1, [r7, #16]
 8009ae2:	6978      	ldr	r0, [r7, #20]
 8009ae4:	f7ff ff79 	bl	80099da <xQueueGenericCreate>
 8009ae8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	f7ff ffd3 	bl	8009a96 <prvInitialiseMutex>

		return xNewQueue;
 8009af0:	68fb      	ldr	r3, [r7, #12]
	}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3718      	adds	r7, #24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}

08009afa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009afa:	b580      	push	{r7, lr}
 8009afc:	b088      	sub	sp, #32
 8009afe:	af02      	add	r7, sp, #8
 8009b00:	4603      	mov	r3, r0
 8009b02:	6039      	str	r1, [r7, #0]
 8009b04:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009b06:	2301      	movs	r3, #1
 8009b08:	617b      	str	r3, [r7, #20]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009b0e:	79fb      	ldrb	r3, [r7, #7]
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	2200      	movs	r2, #0
 8009b16:	6939      	ldr	r1, [r7, #16]
 8009b18:	6978      	ldr	r0, [r7, #20]
 8009b1a:	f7ff fee1 	bl	80098e0 <xQueueGenericCreateStatic>
 8009b1e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f7ff ffb8 	bl	8009a96 <prvInitialiseMutex>

		return xNewQueue;
 8009b26:	68fb      	ldr	r3, [r7, #12]
	}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3718      	adds	r7, #24
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	bd80      	pop	{r7, pc}

08009b30 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8009b30:	b590      	push	{r4, r7, lr}
 8009b32:	b087      	sub	sp, #28
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d10b      	bne.n	8009b5a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8009b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b46:	f383 8811 	msr	BASEPRI, r3
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	f3bf 8f4f 	dsb	sy
 8009b52:	60fb      	str	r3, [r7, #12]
}
 8009b54:	bf00      	nop
 8009b56:	bf00      	nop
 8009b58:	e7fd      	b.n	8009b56 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	689c      	ldr	r4, [r3, #8]
 8009b5e:	f001 fd63 	bl	800b628 <xTaskGetCurrentTaskHandle>
 8009b62:	4603      	mov	r3, r0
 8009b64:	429c      	cmp	r4, r3
 8009b66:	d111      	bne.n	8009b8c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	1e5a      	subs	r2, r3, #1
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d105      	bne.n	8009b86 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2100      	movs	r1, #0
 8009b80:	6938      	ldr	r0, [r7, #16]
 8009b82:	f000 f8af 	bl	8009ce4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8009b86:	2301      	movs	r3, #1
 8009b88:	617b      	str	r3, [r7, #20]
 8009b8a:	e001      	b.n	8009b90 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8009b90:	697b      	ldr	r3, [r7, #20]
	}
 8009b92:	4618      	mov	r0, r3
 8009b94:	371c      	adds	r7, #28
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd90      	pop	{r4, r7, pc}

08009b9a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8009b9a:	b590      	push	{r4, r7, lr}
 8009b9c:	b087      	sub	sp, #28
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10b      	bne.n	8009bc6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8009bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb2:	f383 8811 	msr	BASEPRI, r3
 8009bb6:	f3bf 8f6f 	isb	sy
 8009bba:	f3bf 8f4f 	dsb	sy
 8009bbe:	60fb      	str	r3, [r7, #12]
}
 8009bc0:	bf00      	nop
 8009bc2:	bf00      	nop
 8009bc4:	e7fd      	b.n	8009bc2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	689c      	ldr	r4, [r3, #8]
 8009bca:	f001 fd2d 	bl	800b628 <xTaskGetCurrentTaskHandle>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	429c      	cmp	r4, r3
 8009bd2:	d107      	bne.n	8009be4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	1c5a      	adds	r2, r3, #1
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009bde:	2301      	movs	r3, #1
 8009be0:	617b      	str	r3, [r7, #20]
 8009be2:	e00c      	b.n	8009bfe <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	6938      	ldr	r0, [r7, #16]
 8009be8:	f000 fb8e 	bl	800a308 <xQueueSemaphoreTake>
 8009bec:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d004      	beq.n	8009bfe <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	1c5a      	adds	r2, r3, #1
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009bfe:	697b      	ldr	r3, [r7, #20]
	}
 8009c00:	4618      	mov	r0, r3
 8009c02:	371c      	adds	r7, #28
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd90      	pop	{r4, r7, pc}

08009c08 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b08a      	sub	sp, #40	@ 0x28
 8009c0c:	af02      	add	r7, sp, #8
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10b      	bne.n	8009c32 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1e:	f383 8811 	msr	BASEPRI, r3
 8009c22:	f3bf 8f6f 	isb	sy
 8009c26:	f3bf 8f4f 	dsb	sy
 8009c2a:	61bb      	str	r3, [r7, #24]
}
 8009c2c:	bf00      	nop
 8009c2e:	bf00      	nop
 8009c30:	e7fd      	b.n	8009c2e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009c32:	68ba      	ldr	r2, [r7, #8]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d90b      	bls.n	8009c52 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8009c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3e:	f383 8811 	msr	BASEPRI, r3
 8009c42:	f3bf 8f6f 	isb	sy
 8009c46:	f3bf 8f4f 	dsb	sy
 8009c4a:	617b      	str	r3, [r7, #20]
}
 8009c4c:	bf00      	nop
 8009c4e:	bf00      	nop
 8009c50:	e7fd      	b.n	8009c4e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009c52:	2302      	movs	r3, #2
 8009c54:	9300      	str	r3, [sp, #0]
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	2100      	movs	r1, #0
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f7ff fe3f 	bl	80098e0 <xQueueGenericCreateStatic>
 8009c62:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009c64:	69fb      	ldr	r3, [r7, #28]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d002      	beq.n	8009c70 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009c70:	69fb      	ldr	r3, [r7, #28]
	}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3720      	adds	r7, #32
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}

08009c7a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	b086      	sub	sp, #24
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
 8009c82:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d10b      	bne.n	8009ca2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c8e:	f383 8811 	msr	BASEPRI, r3
 8009c92:	f3bf 8f6f 	isb	sy
 8009c96:	f3bf 8f4f 	dsb	sy
 8009c9a:	613b      	str	r3, [r7, #16]
}
 8009c9c:	bf00      	nop
 8009c9e:	bf00      	nop
 8009ca0:	e7fd      	b.n	8009c9e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d90b      	bls.n	8009cc2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	60fb      	str	r3, [r7, #12]
}
 8009cbc:	bf00      	nop
 8009cbe:	bf00      	nop
 8009cc0:	e7fd      	b.n	8009cbe <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009cc2:	2202      	movs	r2, #2
 8009cc4:	2100      	movs	r1, #0
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f7ff fe87 	bl	80099da <xQueueGenericCreate>
 8009ccc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	683a      	ldr	r2, [r7, #0]
 8009cd8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009cda:	697b      	ldr	r3, [r7, #20]
	}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3718      	adds	r7, #24
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08e      	sub	sp, #56	@ 0x38
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10b      	bne.n	8009d18 <xQueueGenericSend+0x34>
	__asm volatile
 8009d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d04:	f383 8811 	msr	BASEPRI, r3
 8009d08:	f3bf 8f6f 	isb	sy
 8009d0c:	f3bf 8f4f 	dsb	sy
 8009d10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009d12:	bf00      	nop
 8009d14:	bf00      	nop
 8009d16:	e7fd      	b.n	8009d14 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d103      	bne.n	8009d26 <xQueueGenericSend+0x42>
 8009d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d101      	bne.n	8009d2a <xQueueGenericSend+0x46>
 8009d26:	2301      	movs	r3, #1
 8009d28:	e000      	b.n	8009d2c <xQueueGenericSend+0x48>
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d10b      	bne.n	8009d48 <xQueueGenericSend+0x64>
	__asm volatile
 8009d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d34:	f383 8811 	msr	BASEPRI, r3
 8009d38:	f3bf 8f6f 	isb	sy
 8009d3c:	f3bf 8f4f 	dsb	sy
 8009d40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d42:	bf00      	nop
 8009d44:	bf00      	nop
 8009d46:	e7fd      	b.n	8009d44 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d103      	bne.n	8009d56 <xQueueGenericSend+0x72>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d101      	bne.n	8009d5a <xQueueGenericSend+0x76>
 8009d56:	2301      	movs	r3, #1
 8009d58:	e000      	b.n	8009d5c <xQueueGenericSend+0x78>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d10b      	bne.n	8009d78 <xQueueGenericSend+0x94>
	__asm volatile
 8009d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d64:	f383 8811 	msr	BASEPRI, r3
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	623b      	str	r3, [r7, #32]
}
 8009d72:	bf00      	nop
 8009d74:	bf00      	nop
 8009d76:	e7fd      	b.n	8009d74 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009d78:	f001 fc66 	bl	800b648 <xTaskGetSchedulerState>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d102      	bne.n	8009d88 <xQueueGenericSend+0xa4>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d101      	bne.n	8009d8c <xQueueGenericSend+0xa8>
 8009d88:	2301      	movs	r3, #1
 8009d8a:	e000      	b.n	8009d8e <xQueueGenericSend+0xaa>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d10b      	bne.n	8009daa <xQueueGenericSend+0xc6>
	__asm volatile
 8009d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	61fb      	str	r3, [r7, #28]
}
 8009da4:	bf00      	nop
 8009da6:	bf00      	nop
 8009da8:	e7fd      	b.n	8009da6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009daa:	f002 fabd 	bl	800c328 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009db4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009db6:	429a      	cmp	r2, r3
 8009db8:	d302      	bcc.n	8009dc0 <xQueueGenericSend+0xdc>
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	2b02      	cmp	r3, #2
 8009dbe:	d129      	bne.n	8009e14 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009dc0:	683a      	ldr	r2, [r7, #0]
 8009dc2:	68b9      	ldr	r1, [r7, #8]
 8009dc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009dc6:	f000 fc6d 	bl	800a6a4 <prvCopyDataToQueue>
 8009dca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d010      	beq.n	8009df6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dd6:	3324      	adds	r3, #36	@ 0x24
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f001 fa65 	bl	800b2a8 <xTaskRemoveFromEventList>
 8009dde:	4603      	mov	r3, r0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d013      	beq.n	8009e0c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009de4:	4b3f      	ldr	r3, [pc, #252]	@ (8009ee4 <xQueueGenericSend+0x200>)
 8009de6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dea:	601a      	str	r2, [r3, #0]
 8009dec:	f3bf 8f4f 	dsb	sy
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	e00a      	b.n	8009e0c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d007      	beq.n	8009e0c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009dfc:	4b39      	ldr	r3, [pc, #228]	@ (8009ee4 <xQueueGenericSend+0x200>)
 8009dfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e02:	601a      	str	r2, [r3, #0]
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e0c:	f002 fabe 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 8009e10:	2301      	movs	r3, #1
 8009e12:	e063      	b.n	8009edc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d103      	bne.n	8009e22 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e1a:	f002 fab7 	bl	800c38c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	e05c      	b.n	8009edc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d106      	bne.n	8009e36 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e28:	f107 0314 	add.w	r3, r7, #20
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f001 fa9f 	bl	800b370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e32:	2301      	movs	r3, #1
 8009e34:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e36:	f002 faa9 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e3a:	f001 f80f 	bl	800ae5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e3e:	f002 fa73 	bl	800c328 <vPortEnterCritical>
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e48:	b25b      	sxtb	r3, r3
 8009e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4e:	d103      	bne.n	8009e58 <xQueueGenericSend+0x174>
 8009e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e52:	2200      	movs	r2, #0
 8009e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e5e:	b25b      	sxtb	r3, r3
 8009e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e64:	d103      	bne.n	8009e6e <xQueueGenericSend+0x18a>
 8009e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e68:	2200      	movs	r2, #0
 8009e6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e6e:	f002 fa8d 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e72:	1d3a      	adds	r2, r7, #4
 8009e74:	f107 0314 	add.w	r3, r7, #20
 8009e78:	4611      	mov	r1, r2
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f001 fa8e 	bl	800b39c <xTaskCheckForTimeOut>
 8009e80:	4603      	mov	r3, r0
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d124      	bne.n	8009ed0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009e86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009e88:	f000 fd04 	bl	800a894 <prvIsQueueFull>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d018      	beq.n	8009ec4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e94:	3310      	adds	r3, #16
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	4611      	mov	r1, r2
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f001 f9b2 	bl	800b204 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009ea0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ea2:	f000 fc8f 	bl	800a7c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ea6:	f000 ffe7 	bl	800ae78 <xTaskResumeAll>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f47f af7c 	bne.w	8009daa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ee4 <xQueueGenericSend+0x200>)
 8009eb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eb8:	601a      	str	r2, [r3, #0]
 8009eba:	f3bf 8f4f 	dsb	sy
 8009ebe:	f3bf 8f6f 	isb	sy
 8009ec2:	e772      	b.n	8009daa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ec4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ec6:	f000 fc7d 	bl	800a7c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009eca:	f000 ffd5 	bl	800ae78 <xTaskResumeAll>
 8009ece:	e76c      	b.n	8009daa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009ed0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ed2:	f000 fc77 	bl	800a7c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ed6:	f000 ffcf 	bl	800ae78 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009eda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3738      	adds	r7, #56	@ 0x38
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	e000ed04 	.word	0xe000ed04

08009ee8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b090      	sub	sp, #64	@ 0x40
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	60f8      	str	r0, [r7, #12]
 8009ef0:	60b9      	str	r1, [r7, #8]
 8009ef2:	607a      	str	r2, [r7, #4]
 8009ef4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10b      	bne.n	8009f18 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009f12:	bf00      	nop
 8009f14:	bf00      	nop
 8009f16:	e7fd      	b.n	8009f14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d103      	bne.n	8009f26 <xQueueGenericSendFromISR+0x3e>
 8009f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d101      	bne.n	8009f2a <xQueueGenericSendFromISR+0x42>
 8009f26:	2301      	movs	r3, #1
 8009f28:	e000      	b.n	8009f2c <xQueueGenericSendFromISR+0x44>
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10b      	bne.n	8009f48 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f34:	f383 8811 	msr	BASEPRI, r3
 8009f38:	f3bf 8f6f 	isb	sy
 8009f3c:	f3bf 8f4f 	dsb	sy
 8009f40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f42:	bf00      	nop
 8009f44:	bf00      	nop
 8009f46:	e7fd      	b.n	8009f44 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	2b02      	cmp	r3, #2
 8009f4c:	d103      	bne.n	8009f56 <xQueueGenericSendFromISR+0x6e>
 8009f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d101      	bne.n	8009f5a <xQueueGenericSendFromISR+0x72>
 8009f56:	2301      	movs	r3, #1
 8009f58:	e000      	b.n	8009f5c <xQueueGenericSendFromISR+0x74>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10b      	bne.n	8009f78 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f64:	f383 8811 	msr	BASEPRI, r3
 8009f68:	f3bf 8f6f 	isb	sy
 8009f6c:	f3bf 8f4f 	dsb	sy
 8009f70:	623b      	str	r3, [r7, #32]
}
 8009f72:	bf00      	nop
 8009f74:	bf00      	nop
 8009f76:	e7fd      	b.n	8009f74 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f78:	f002 fab6 	bl	800c4e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009f7c:	f3ef 8211 	mrs	r2, BASEPRI
 8009f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	61fa      	str	r2, [r7, #28]
 8009f92:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009f94:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f96:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fa0:	429a      	cmp	r2, r3
 8009fa2:	d302      	bcc.n	8009faa <xQueueGenericSendFromISR+0xc2>
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	2b02      	cmp	r3, #2
 8009fa8:	d12f      	bne.n	800a00a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009fb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009fba:	683a      	ldr	r2, [r7, #0]
 8009fbc:	68b9      	ldr	r1, [r7, #8]
 8009fbe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009fc0:	f000 fb70 	bl	800a6a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009fc4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fcc:	d112      	bne.n	8009ff4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d016      	beq.n	800a004 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd8:	3324      	adds	r3, #36	@ 0x24
 8009fda:	4618      	mov	r0, r3
 8009fdc:	f001 f964 	bl	800b2a8 <xTaskRemoveFromEventList>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d00e      	beq.n	800a004 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d00b      	beq.n	800a004 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	e007      	b.n	800a004 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009ff4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009ff8:	3301      	adds	r3, #1
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	b25a      	sxtb	r2, r3
 8009ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a000:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a004:	2301      	movs	r3, #1
 800a006:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a008:	e001      	b.n	800a00e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a00a:	2300      	movs	r3, #0
 800a00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a00e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a010:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a018:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a01a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3740      	adds	r7, #64	@ 0x40
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b08e      	sub	sp, #56	@ 0x38
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a034:	2b00      	cmp	r3, #0
 800a036:	d10b      	bne.n	800a050 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800a038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03c:	f383 8811 	msr	BASEPRI, r3
 800a040:	f3bf 8f6f 	isb	sy
 800a044:	f3bf 8f4f 	dsb	sy
 800a048:	623b      	str	r3, [r7, #32]
}
 800a04a:	bf00      	nop
 800a04c:	bf00      	nop
 800a04e:	e7fd      	b.n	800a04c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00b      	beq.n	800a070 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800a058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05c:	f383 8811 	msr	BASEPRI, r3
 800a060:	f3bf 8f6f 	isb	sy
 800a064:	f3bf 8f4f 	dsb	sy
 800a068:	61fb      	str	r3, [r7, #28]
}
 800a06a:	bf00      	nop
 800a06c:	bf00      	nop
 800a06e:	e7fd      	b.n	800a06c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d103      	bne.n	800a080 <xQueueGiveFromISR+0x5c>
 800a078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a07a:	689b      	ldr	r3, [r3, #8]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d101      	bne.n	800a084 <xQueueGiveFromISR+0x60>
 800a080:	2301      	movs	r3, #1
 800a082:	e000      	b.n	800a086 <xQueueGiveFromISR+0x62>
 800a084:	2300      	movs	r3, #0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d10b      	bne.n	800a0a2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800a08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a08e:	f383 8811 	msr	BASEPRI, r3
 800a092:	f3bf 8f6f 	isb	sy
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	61bb      	str	r3, [r7, #24]
}
 800a09c:	bf00      	nop
 800a09e:	bf00      	nop
 800a0a0:	e7fd      	b.n	800a09e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a0a2:	f002 fa21 	bl	800c4e8 <vPortValidateInterruptPriority>
	__asm volatile
 800a0a6:	f3ef 8211 	mrs	r2, BASEPRI
 800a0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ae:	f383 8811 	msr	BASEPRI, r3
 800a0b2:	f3bf 8f6f 	isb	sy
 800a0b6:	f3bf 8f4f 	dsb	sy
 800a0ba:	617a      	str	r2, [r7, #20]
 800a0bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a0be:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a0c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d22b      	bcs.n	800a12a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a0d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a0dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0de:	1c5a      	adds	r2, r3, #1
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a0e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ec:	d112      	bne.n	800a114 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d016      	beq.n	800a124 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f8:	3324      	adds	r3, #36	@ 0x24
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f001 f8d4 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00e      	beq.n	800a124 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00b      	beq.n	800a124 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2201      	movs	r2, #1
 800a110:	601a      	str	r2, [r3, #0]
 800a112:	e007      	b.n	800a124 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a118:	3301      	adds	r3, #1
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	b25a      	sxtb	r2, r3
 800a11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a120:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a124:	2301      	movs	r3, #1
 800a126:	637b      	str	r3, [r7, #52]	@ 0x34
 800a128:	e001      	b.n	800a12e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a12a:	2300      	movs	r3, #0
 800a12c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a12e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a130:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f383 8811 	msr	BASEPRI, r3
}
 800a138:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a13a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3738      	adds	r7, #56	@ 0x38
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b08c      	sub	sp, #48	@ 0x30
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a150:	2300      	movs	r3, #0
 800a152:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10b      	bne.n	800a176 <xQueueReceive+0x32>
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	623b      	str	r3, [r7, #32]
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	e7fd      	b.n	800a172 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d103      	bne.n	800a184 <xQueueReceive+0x40>
 800a17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <xQueueReceive+0x44>
 800a184:	2301      	movs	r3, #1
 800a186:	e000      	b.n	800a18a <xQueueReceive+0x46>
 800a188:	2300      	movs	r3, #0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d10b      	bne.n	800a1a6 <xQueueReceive+0x62>
	__asm volatile
 800a18e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a192:	f383 8811 	msr	BASEPRI, r3
 800a196:	f3bf 8f6f 	isb	sy
 800a19a:	f3bf 8f4f 	dsb	sy
 800a19e:	61fb      	str	r3, [r7, #28]
}
 800a1a0:	bf00      	nop
 800a1a2:	bf00      	nop
 800a1a4:	e7fd      	b.n	800a1a2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1a6:	f001 fa4f 	bl	800b648 <xTaskGetSchedulerState>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d102      	bne.n	800a1b6 <xQueueReceive+0x72>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d101      	bne.n	800a1ba <xQueueReceive+0x76>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	e000      	b.n	800a1bc <xQueueReceive+0x78>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d10b      	bne.n	800a1d8 <xQueueReceive+0x94>
	__asm volatile
 800a1c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c4:	f383 8811 	msr	BASEPRI, r3
 800a1c8:	f3bf 8f6f 	isb	sy
 800a1cc:	f3bf 8f4f 	dsb	sy
 800a1d0:	61bb      	str	r3, [r7, #24]
}
 800a1d2:	bf00      	nop
 800a1d4:	bf00      	nop
 800a1d6:	e7fd      	b.n	800a1d4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a1d8:	f002 f8a6 	bl	800c328 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1e0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d01f      	beq.n	800a228 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a1e8:	68b9      	ldr	r1, [r7, #8]
 800a1ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1ec:	f000 fac4 	bl	800a778 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f2:	1e5a      	subs	r2, r3, #1
 800a1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fa:	691b      	ldr	r3, [r3, #16]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00f      	beq.n	800a220 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a202:	3310      	adds	r3, #16
 800a204:	4618      	mov	r0, r3
 800a206:	f001 f84f 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d007      	beq.n	800a220 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a210:	4b3c      	ldr	r3, [pc, #240]	@ (800a304 <xQueueReceive+0x1c0>)
 800a212:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a216:	601a      	str	r2, [r3, #0]
 800a218:	f3bf 8f4f 	dsb	sy
 800a21c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a220:	f002 f8b4 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 800a224:	2301      	movs	r3, #1
 800a226:	e069      	b.n	800a2fc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d103      	bne.n	800a236 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a22e:	f002 f8ad 	bl	800c38c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a232:	2300      	movs	r3, #0
 800a234:	e062      	b.n	800a2fc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d106      	bne.n	800a24a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a23c:	f107 0310 	add.w	r3, r7, #16
 800a240:	4618      	mov	r0, r3
 800a242:	f001 f895 	bl	800b370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a246:	2301      	movs	r3, #1
 800a248:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a24a:	f002 f89f 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a24e:	f000 fe05 	bl	800ae5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a252:	f002 f869 	bl	800c328 <vPortEnterCritical>
 800a256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a258:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a25c:	b25b      	sxtb	r3, r3
 800a25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a262:	d103      	bne.n	800a26c <xQueueReceive+0x128>
 800a264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a266:	2200      	movs	r2, #0
 800a268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a26c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a26e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a272:	b25b      	sxtb	r3, r3
 800a274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a278:	d103      	bne.n	800a282 <xQueueReceive+0x13e>
 800a27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a27c:	2200      	movs	r2, #0
 800a27e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a282:	f002 f883 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a286:	1d3a      	adds	r2, r7, #4
 800a288:	f107 0310 	add.w	r3, r7, #16
 800a28c:	4611      	mov	r1, r2
 800a28e:	4618      	mov	r0, r3
 800a290:	f001 f884 	bl	800b39c <xTaskCheckForTimeOut>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d123      	bne.n	800a2e2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a29a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a29c:	f000 fae4 	bl	800a868 <prvIsQueueEmpty>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d017      	beq.n	800a2d6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a2a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a8:	3324      	adds	r3, #36	@ 0x24
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	4611      	mov	r1, r2
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f000 ffa8 	bl	800b204 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a2b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2b6:	f000 fa85 	bl	800a7c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a2ba:	f000 fddd 	bl	800ae78 <xTaskResumeAll>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d189      	bne.n	800a1d8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a2c4:	4b0f      	ldr	r3, [pc, #60]	@ (800a304 <xQueueReceive+0x1c0>)
 800a2c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ca:	601a      	str	r2, [r3, #0]
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	f3bf 8f6f 	isb	sy
 800a2d4:	e780      	b.n	800a1d8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a2d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2d8:	f000 fa74 	bl	800a7c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a2dc:	f000 fdcc 	bl	800ae78 <xTaskResumeAll>
 800a2e0:	e77a      	b.n	800a1d8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a2e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2e4:	f000 fa6e 	bl	800a7c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a2e8:	f000 fdc6 	bl	800ae78 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2ee:	f000 fabb 	bl	800a868 <prvIsQueueEmpty>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f43f af6f 	beq.w	800a1d8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a2fa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3730      	adds	r7, #48	@ 0x30
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	e000ed04 	.word	0xe000ed04

0800a308 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b08e      	sub	sp, #56	@ 0x38
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a312:	2300      	movs	r3, #0
 800a314:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a31a:	2300      	movs	r3, #0
 800a31c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a31e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a320:	2b00      	cmp	r3, #0
 800a322:	d10b      	bne.n	800a33c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	623b      	str	r3, [r7, #32]
}
 800a336:	bf00      	nop
 800a338:	bf00      	nop
 800a33a:	e7fd      	b.n	800a338 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a33e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a340:	2b00      	cmp	r3, #0
 800a342:	d00b      	beq.n	800a35c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a348:	f383 8811 	msr	BASEPRI, r3
 800a34c:	f3bf 8f6f 	isb	sy
 800a350:	f3bf 8f4f 	dsb	sy
 800a354:	61fb      	str	r3, [r7, #28]
}
 800a356:	bf00      	nop
 800a358:	bf00      	nop
 800a35a:	e7fd      	b.n	800a358 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a35c:	f001 f974 	bl	800b648 <xTaskGetSchedulerState>
 800a360:	4603      	mov	r3, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	d102      	bne.n	800a36c <xQueueSemaphoreTake+0x64>
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d101      	bne.n	800a370 <xQueueSemaphoreTake+0x68>
 800a36c:	2301      	movs	r3, #1
 800a36e:	e000      	b.n	800a372 <xQueueSemaphoreTake+0x6a>
 800a370:	2300      	movs	r3, #0
 800a372:	2b00      	cmp	r3, #0
 800a374:	d10b      	bne.n	800a38e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a37a:	f383 8811 	msr	BASEPRI, r3
 800a37e:	f3bf 8f6f 	isb	sy
 800a382:	f3bf 8f4f 	dsb	sy
 800a386:	61bb      	str	r3, [r7, #24]
}
 800a388:	bf00      	nop
 800a38a:	bf00      	nop
 800a38c:	e7fd      	b.n	800a38a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a38e:	f001 ffcb 	bl	800c328 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a396:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d024      	beq.n	800a3e8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3a0:	1e5a      	subs	r2, r3, #1
 800a3a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3a4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d104      	bne.n	800a3b8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a3ae:	f001 fac5 	bl	800b93c <pvTaskIncrementMutexHeldCount>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3b6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d00f      	beq.n	800a3e0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c2:	3310      	adds	r3, #16
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f000 ff6f 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d007      	beq.n	800a3e0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a3d0:	4b54      	ldr	r3, [pc, #336]	@ (800a524 <xQueueSemaphoreTake+0x21c>)
 800a3d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3d6:	601a      	str	r2, [r3, #0]
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a3e0:	f001 ffd4 	bl	800c38c <vPortExitCritical>
				return pdPASS;
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e098      	b.n	800a51a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d112      	bne.n	800a414 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a3ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d00b      	beq.n	800a40c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f8:	f383 8811 	msr	BASEPRI, r3
 800a3fc:	f3bf 8f6f 	isb	sy
 800a400:	f3bf 8f4f 	dsb	sy
 800a404:	617b      	str	r3, [r7, #20]
}
 800a406:	bf00      	nop
 800a408:	bf00      	nop
 800a40a:	e7fd      	b.n	800a408 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a40c:	f001 ffbe 	bl	800c38c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a410:	2300      	movs	r3, #0
 800a412:	e082      	b.n	800a51a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a416:	2b00      	cmp	r3, #0
 800a418:	d106      	bne.n	800a428 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a41a:	f107 030c 	add.w	r3, r7, #12
 800a41e:	4618      	mov	r0, r3
 800a420:	f000 ffa6 	bl	800b370 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a424:	2301      	movs	r3, #1
 800a426:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a428:	f001 ffb0 	bl	800c38c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a42c:	f000 fd16 	bl	800ae5c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a430:	f001 ff7a 	bl	800c328 <vPortEnterCritical>
 800a434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a436:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a43a:	b25b      	sxtb	r3, r3
 800a43c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a440:	d103      	bne.n	800a44a <xQueueSemaphoreTake+0x142>
 800a442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a444:	2200      	movs	r2, #0
 800a446:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a44a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a44c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a450:	b25b      	sxtb	r3, r3
 800a452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a456:	d103      	bne.n	800a460 <xQueueSemaphoreTake+0x158>
 800a458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a45a:	2200      	movs	r2, #0
 800a45c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a460:	f001 ff94 	bl	800c38c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a464:	463a      	mov	r2, r7
 800a466:	f107 030c 	add.w	r3, r7, #12
 800a46a:	4611      	mov	r1, r2
 800a46c:	4618      	mov	r0, r3
 800a46e:	f000 ff95 	bl	800b39c <xTaskCheckForTimeOut>
 800a472:	4603      	mov	r3, r0
 800a474:	2b00      	cmp	r3, #0
 800a476:	d132      	bne.n	800a4de <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a478:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a47a:	f000 f9f5 	bl	800a868 <prvIsQueueEmpty>
 800a47e:	4603      	mov	r3, r0
 800a480:	2b00      	cmp	r3, #0
 800a482:	d026      	beq.n	800a4d2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d109      	bne.n	800a4a0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a48c:	f001 ff4c 	bl	800c328 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	4618      	mov	r0, r3
 800a496:	f001 f8f5 	bl	800b684 <xTaskPriorityInherit>
 800a49a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a49c:	f001 ff76 	bl	800c38c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a2:	3324      	adds	r3, #36	@ 0x24
 800a4a4:	683a      	ldr	r2, [r7, #0]
 800a4a6:	4611      	mov	r1, r2
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 feab 	bl	800b204 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a4ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a4b0:	f000 f988 	bl	800a7c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a4b4:	f000 fce0 	bl	800ae78 <xTaskResumeAll>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f47f af67 	bne.w	800a38e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a4c0:	4b18      	ldr	r3, [pc, #96]	@ (800a524 <xQueueSemaphoreTake+0x21c>)
 800a4c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4c6:	601a      	str	r2, [r3, #0]
 800a4c8:	f3bf 8f4f 	dsb	sy
 800a4cc:	f3bf 8f6f 	isb	sy
 800a4d0:	e75d      	b.n	800a38e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a4d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a4d4:	f000 f976 	bl	800a7c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a4d8:	f000 fcce 	bl	800ae78 <xTaskResumeAll>
 800a4dc:	e757      	b.n	800a38e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a4de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a4e0:	f000 f970 	bl	800a7c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a4e4:	f000 fcc8 	bl	800ae78 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a4e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a4ea:	f000 f9bd 	bl	800a868 <prvIsQueueEmpty>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f43f af4c 	beq.w	800a38e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d00d      	beq.n	800a518 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a4fc:	f001 ff14 	bl	800c328 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a500:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a502:	f000 f8b7 	bl	800a674 <prvGetDisinheritPriorityAfterTimeout>
 800a506:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a50e:	4618      	mov	r0, r3
 800a510:	f001 f990 	bl	800b834 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a514:	f001 ff3a 	bl	800c38c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a518:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3738      	adds	r7, #56	@ 0x38
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	e000ed04 	.word	0xe000ed04

0800a528 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08e      	sub	sp, #56	@ 0x38
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d10b      	bne.n	800a556 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a542:	f383 8811 	msr	BASEPRI, r3
 800a546:	f3bf 8f6f 	isb	sy
 800a54a:	f3bf 8f4f 	dsb	sy
 800a54e:	623b      	str	r3, [r7, #32]
}
 800a550:	bf00      	nop
 800a552:	bf00      	nop
 800a554:	e7fd      	b.n	800a552 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d103      	bne.n	800a564 <xQueueReceiveFromISR+0x3c>
 800a55c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a560:	2b00      	cmp	r3, #0
 800a562:	d101      	bne.n	800a568 <xQueueReceiveFromISR+0x40>
 800a564:	2301      	movs	r3, #1
 800a566:	e000      	b.n	800a56a <xQueueReceiveFromISR+0x42>
 800a568:	2300      	movs	r3, #0
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d10b      	bne.n	800a586 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a56e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a572:	f383 8811 	msr	BASEPRI, r3
 800a576:	f3bf 8f6f 	isb	sy
 800a57a:	f3bf 8f4f 	dsb	sy
 800a57e:	61fb      	str	r3, [r7, #28]
}
 800a580:	bf00      	nop
 800a582:	bf00      	nop
 800a584:	e7fd      	b.n	800a582 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a586:	f001 ffaf 	bl	800c4e8 <vPortValidateInterruptPriority>
	__asm volatile
 800a58a:	f3ef 8211 	mrs	r2, BASEPRI
 800a58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	61ba      	str	r2, [r7, #24]
 800a5a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a5a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d02f      	beq.n	800a612 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a5b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a5bc:	68b9      	ldr	r1, [r7, #8]
 800a5be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a5c0:	f000 f8da 	bl	800a778 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a5c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c6:	1e5a      	subs	r2, r3, #1
 800a5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a5cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a5d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5d4:	d112      	bne.n	800a5fc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d8:	691b      	ldr	r3, [r3, #16]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d016      	beq.n	800a60c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	3310      	adds	r3, #16
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f000 fe60 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00e      	beq.n	800a60c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00b      	beq.n	800a60c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	601a      	str	r2, [r3, #0]
 800a5fa:	e007      	b.n	800a60c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a5fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a600:	3301      	adds	r3, #1
 800a602:	b2db      	uxtb	r3, r3
 800a604:	b25a      	sxtb	r2, r3
 800a606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a608:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a60c:	2301      	movs	r3, #1
 800a60e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a610:	e001      	b.n	800a616 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a612:	2300      	movs	r3, #0
 800a614:	637b      	str	r3, [r7, #52]	@ 0x34
 800a616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a618:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	f383 8811 	msr	BASEPRI, r3
}
 800a620:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a624:	4618      	mov	r0, r3
 800a626:	3738      	adds	r7, #56	@ 0x38
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d10b      	bne.n	800a656 <vQueueDelete+0x2a>
	__asm volatile
 800a63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	60bb      	str	r3, [r7, #8]
}
 800a650:	bf00      	nop
 800a652:	bf00      	nop
 800a654:	e7fd      	b.n	800a652 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f000 f95e 	bl	800a918 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a662:	2b00      	cmp	r3, #0
 800a664:	d102      	bne.n	800a66c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f002 f84e 	bl	800c708 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a66c:	bf00      	nop
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a674:	b480      	push	{r7}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a680:	2b00      	cmp	r3, #0
 800a682:	d006      	beq.n	800a692 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a68e:	60fb      	str	r3, [r7, #12]
 800a690:	e001      	b.n	800a696 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a692:	2300      	movs	r3, #0
 800a694:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a696:	68fb      	ldr	r3, [r7, #12]
	}
 800a698:	4618      	mov	r0, r3
 800a69a:	3714      	adds	r7, #20
 800a69c:	46bd      	mov	sp, r7
 800a69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a2:	4770      	bx	lr

0800a6a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b086      	sub	sp, #24
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	60f8      	str	r0, [r7, #12]
 800a6ac:	60b9      	str	r1, [r7, #8]
 800a6ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d10d      	bne.n	800a6de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d14d      	bne.n	800a766 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	689b      	ldr	r3, [r3, #8]
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f001 f840 	bl	800b754 <xTaskPriorityDisinherit>
 800a6d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	609a      	str	r2, [r3, #8]
 800a6dc:	e043      	b.n	800a766 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d119      	bne.n	800a718 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	6858      	ldr	r0, [r3, #4]
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	68b9      	ldr	r1, [r7, #8]
 800a6f0:	f002 f956 	bl	800c9a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	685a      	ldr	r2, [r3, #4]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6fc:	441a      	add	r2, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	685a      	ldr	r2, [r3, #4]
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	689b      	ldr	r3, [r3, #8]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d32b      	bcc.n	800a766 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681a      	ldr	r2, [r3, #0]
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	605a      	str	r2, [r3, #4]
 800a716:	e026      	b.n	800a766 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	68d8      	ldr	r0, [r3, #12]
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a720:	461a      	mov	r2, r3
 800a722:	68b9      	ldr	r1, [r7, #8]
 800a724:	f002 f93c 	bl	800c9a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	68da      	ldr	r2, [r3, #12]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a730:	425b      	negs	r3, r3
 800a732:	441a      	add	r2, r3
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	68da      	ldr	r2, [r3, #12]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	429a      	cmp	r2, r3
 800a742:	d207      	bcs.n	800a754 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	689a      	ldr	r2, [r3, #8]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a74c:	425b      	negs	r3, r3
 800a74e:	441a      	add	r2, r3
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b02      	cmp	r3, #2
 800a758:	d105      	bne.n	800a766 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d002      	beq.n	800a766 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a760:	693b      	ldr	r3, [r7, #16]
 800a762:	3b01      	subs	r3, #1
 800a764:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	1c5a      	adds	r2, r3, #1
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a76e:	697b      	ldr	r3, [r7, #20]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3718      	adds	r7, #24
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a786:	2b00      	cmp	r3, #0
 800a788:	d018      	beq.n	800a7bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	68da      	ldr	r2, [r3, #12]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a792:	441a      	add	r2, r3
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	68da      	ldr	r2, [r3, #12]
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	689b      	ldr	r3, [r3, #8]
 800a7a0:	429a      	cmp	r2, r3
 800a7a2:	d303      	bcc.n	800a7ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	68d9      	ldr	r1, [r3, #12]
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	6838      	ldr	r0, [r7, #0]
 800a7b8:	f002 f8f2 	bl	800c9a0 <memcpy>
	}
}
 800a7bc:	bf00      	nop
 800a7be:	3708      	adds	r7, #8
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a7cc:	f001 fdac 	bl	800c328 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a7d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7d8:	e011      	b.n	800a7fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d012      	beq.n	800a808 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	3324      	adds	r3, #36	@ 0x24
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f000 fd5e 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d001      	beq.n	800a7f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a7f2:	f000 fe37 	bl	800b464 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a7fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a802:	2b00      	cmp	r3, #0
 800a804:	dce9      	bgt.n	800a7da <prvUnlockQueue+0x16>
 800a806:	e000      	b.n	800a80a <prvUnlockQueue+0x46>
					break;
 800a808:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	22ff      	movs	r2, #255	@ 0xff
 800a80e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a812:	f001 fdbb 	bl	800c38c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a816:	f001 fd87 	bl	800c328 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a820:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a822:	e011      	b.n	800a848 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d012      	beq.n	800a852 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	3310      	adds	r3, #16
 800a830:	4618      	mov	r0, r3
 800a832:	f000 fd39 	bl	800b2a8 <xTaskRemoveFromEventList>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d001      	beq.n	800a840 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a83c:	f000 fe12 	bl	800b464 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a840:	7bbb      	ldrb	r3, [r7, #14]
 800a842:	3b01      	subs	r3, #1
 800a844:	b2db      	uxtb	r3, r3
 800a846:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a848:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	dce9      	bgt.n	800a824 <prvUnlockQueue+0x60>
 800a850:	e000      	b.n	800a854 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a852:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	22ff      	movs	r2, #255	@ 0xff
 800a858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a85c:	f001 fd96 	bl	800c38c <vPortExitCritical>
}
 800a860:	bf00      	nop
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a870:	f001 fd5a 	bl	800c328 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d102      	bne.n	800a882 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a87c:	2301      	movs	r3, #1
 800a87e:	60fb      	str	r3, [r7, #12]
 800a880:	e001      	b.n	800a886 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a882:	2300      	movs	r3, #0
 800a884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a886:	f001 fd81 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800a88a:	68fb      	ldr	r3, [r7, #12]
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a89c:	f001 fd44 	bl	800c328 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8a8:	429a      	cmp	r2, r3
 800a8aa:	d102      	bne.n	800a8b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	60fb      	str	r3, [r7, #12]
 800a8b0:	e001      	b.n	800a8b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a8b6:	f001 fd69 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3710      	adds	r7, #16
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	60fb      	str	r3, [r7, #12]
 800a8d2:	e014      	b.n	800a8fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a8d4:	4a0f      	ldr	r2, [pc, #60]	@ (800a914 <vQueueAddToRegistry+0x50>)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10b      	bne.n	800a8f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a8e0:	490c      	ldr	r1, [pc, #48]	@ (800a914 <vQueueAddToRegistry+0x50>)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	683a      	ldr	r2, [r7, #0]
 800a8e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a8ea:	4a0a      	ldr	r2, [pc, #40]	@ (800a914 <vQueueAddToRegistry+0x50>)
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	00db      	lsls	r3, r3, #3
 800a8f0:	4413      	add	r3, r2
 800a8f2:	687a      	ldr	r2, [r7, #4]
 800a8f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a8f6:	e006      	b.n	800a906 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	60fb      	str	r3, [r7, #12]
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2b07      	cmp	r3, #7
 800a902:	d9e7      	bls.n	800a8d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a904:	bf00      	nop
 800a906:	bf00      	nop
 800a908:	3714      	adds	r7, #20
 800a90a:	46bd      	mov	sp, r7
 800a90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a910:	4770      	bx	lr
 800a912:	bf00      	nop
 800a914:	20000c30 	.word	0x20000c30

0800a918 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a920:	2300      	movs	r3, #0
 800a922:	60fb      	str	r3, [r7, #12]
 800a924:	e016      	b.n	800a954 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a926:	4a10      	ldr	r2, [pc, #64]	@ (800a968 <vQueueUnregisterQueue+0x50>)
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	00db      	lsls	r3, r3, #3
 800a92c:	4413      	add	r3, r2
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	429a      	cmp	r2, r3
 800a934:	d10b      	bne.n	800a94e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a936:	4a0c      	ldr	r2, [pc, #48]	@ (800a968 <vQueueUnregisterQueue+0x50>)
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	2100      	movs	r1, #0
 800a93c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a940:	4a09      	ldr	r2, [pc, #36]	@ (800a968 <vQueueUnregisterQueue+0x50>)
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	00db      	lsls	r3, r3, #3
 800a946:	4413      	add	r3, r2
 800a948:	2200      	movs	r2, #0
 800a94a:	605a      	str	r2, [r3, #4]
				break;
 800a94c:	e006      	b.n	800a95c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	3301      	adds	r3, #1
 800a952:	60fb      	str	r3, [r7, #12]
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	2b07      	cmp	r3, #7
 800a958:	d9e5      	bls.n	800a926 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a95a:	bf00      	nop
 800a95c:	bf00      	nop
 800a95e:	3714      	adds	r7, #20
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr
 800a968:	20000c30 	.word	0x20000c30

0800a96c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b086      	sub	sp, #24
 800a970:	af00      	add	r7, sp, #0
 800a972:	60f8      	str	r0, [r7, #12]
 800a974:	60b9      	str	r1, [r7, #8]
 800a976:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a97c:	f001 fcd4 	bl	800c328 <vPortEnterCritical>
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a986:	b25b      	sxtb	r3, r3
 800a988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a98c:	d103      	bne.n	800a996 <vQueueWaitForMessageRestricted+0x2a>
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	2200      	movs	r2, #0
 800a992:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a99c:	b25b      	sxtb	r3, r3
 800a99e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9a2:	d103      	bne.n	800a9ac <vQueueWaitForMessageRestricted+0x40>
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a9ac:	f001 fcee 	bl	800c38c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d106      	bne.n	800a9c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	3324      	adds	r3, #36	@ 0x24
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	68b9      	ldr	r1, [r7, #8]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 fc45 	bl	800b250 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a9c6:	6978      	ldr	r0, [r7, #20]
 800a9c8:	f7ff fefc 	bl	800a7c4 <prvUnlockQueue>
	}
 800a9cc:	bf00      	nop
 800a9ce:	3718      	adds	r7, #24
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b08e      	sub	sp, #56	@ 0x38
 800a9d8:	af04      	add	r7, sp, #16
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]
 800a9e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a9e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d10b      	bne.n	800aa00 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a9e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ec:	f383 8811 	msr	BASEPRI, r3
 800a9f0:	f3bf 8f6f 	isb	sy
 800a9f4:	f3bf 8f4f 	dsb	sy
 800a9f8:	623b      	str	r3, [r7, #32]
}
 800a9fa:	bf00      	nop
 800a9fc:	bf00      	nop
 800a9fe:	e7fd      	b.n	800a9fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d10b      	bne.n	800aa1e <xTaskCreateStatic+0x4a>
	__asm volatile
 800aa06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0a:	f383 8811 	msr	BASEPRI, r3
 800aa0e:	f3bf 8f6f 	isb	sy
 800aa12:	f3bf 8f4f 	dsb	sy
 800aa16:	61fb      	str	r3, [r7, #28]
}
 800aa18:	bf00      	nop
 800aa1a:	bf00      	nop
 800aa1c:	e7fd      	b.n	800aa1a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa1e:	235c      	movs	r3, #92	@ 0x5c
 800aa20:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	2b5c      	cmp	r3, #92	@ 0x5c
 800aa26:	d00b      	beq.n	800aa40 <xTaskCreateStatic+0x6c>
	__asm volatile
 800aa28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	61bb      	str	r3, [r7, #24]
}
 800aa3a:	bf00      	nop
 800aa3c:	bf00      	nop
 800aa3e:	e7fd      	b.n	800aa3c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aa40:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aa42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d01e      	beq.n	800aa86 <xTaskCreateStatic+0xb2>
 800aa48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d01b      	beq.n	800aa86 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa50:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aa52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa56:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aa58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa5a:	2202      	movs	r2, #2
 800aa5c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aa60:	2300      	movs	r3, #0
 800aa62:	9303      	str	r3, [sp, #12]
 800aa64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa66:	9302      	str	r3, [sp, #8]
 800aa68:	f107 0314 	add.w	r3, r7, #20
 800aa6c:	9301      	str	r3, [sp, #4]
 800aa6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	687a      	ldr	r2, [r7, #4]
 800aa76:	68b9      	ldr	r1, [r7, #8]
 800aa78:	68f8      	ldr	r0, [r7, #12]
 800aa7a:	f000 f850 	bl	800ab1e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aa7e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa80:	f000 f8de 	bl	800ac40 <prvAddNewTaskToReadyList>
 800aa84:	e001      	b.n	800aa8a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800aa86:	2300      	movs	r3, #0
 800aa88:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aa8a:	697b      	ldr	r3, [r7, #20]
	}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3728      	adds	r7, #40	@ 0x28
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b08c      	sub	sp, #48	@ 0x30
 800aa98:	af04      	add	r7, sp, #16
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	603b      	str	r3, [r7, #0]
 800aaa0:	4613      	mov	r3, r2
 800aaa2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aaa4:	88fb      	ldrh	r3, [r7, #6]
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f001 fd5f 	bl	800c56c <pvPortMalloc>
 800aaae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00e      	beq.n	800aad4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800aab6:	205c      	movs	r0, #92	@ 0x5c
 800aab8:	f001 fd58 	bl	800c56c <pvPortMalloc>
 800aabc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800aabe:	69fb      	ldr	r3, [r7, #28]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d003      	beq.n	800aacc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800aac4:	69fb      	ldr	r3, [r7, #28]
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	631a      	str	r2, [r3, #48]	@ 0x30
 800aaca:	e005      	b.n	800aad8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800aacc:	6978      	ldr	r0, [r7, #20]
 800aace:	f001 fe1b 	bl	800c708 <vPortFree>
 800aad2:	e001      	b.n	800aad8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aad4:	2300      	movs	r3, #0
 800aad6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800aad8:	69fb      	ldr	r3, [r7, #28]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d017      	beq.n	800ab0e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800aae6:	88fa      	ldrh	r2, [r7, #6]
 800aae8:	2300      	movs	r3, #0
 800aaea:	9303      	str	r3, [sp, #12]
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	9302      	str	r3, [sp, #8]
 800aaf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf2:	9301      	str	r3, [sp, #4]
 800aaf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaf6:	9300      	str	r3, [sp, #0]
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	68b9      	ldr	r1, [r7, #8]
 800aafc:	68f8      	ldr	r0, [r7, #12]
 800aafe:	f000 f80e 	bl	800ab1e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab02:	69f8      	ldr	r0, [r7, #28]
 800ab04:	f000 f89c 	bl	800ac40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	61bb      	str	r3, [r7, #24]
 800ab0c:	e002      	b.n	800ab14 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab0e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab12:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab14:	69bb      	ldr	r3, [r7, #24]
	}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3720      	adds	r7, #32
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	bd80      	pop	{r7, pc}

0800ab1e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab1e:	b580      	push	{r7, lr}
 800ab20:	b088      	sub	sp, #32
 800ab22:	af00      	add	r7, sp, #0
 800ab24:	60f8      	str	r0, [r7, #12]
 800ab26:	60b9      	str	r1, [r7, #8]
 800ab28:	607a      	str	r2, [r7, #4]
 800ab2a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab2e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	009b      	lsls	r3, r3, #2
 800ab34:	461a      	mov	r2, r3
 800ab36:	21a5      	movs	r1, #165	@ 0xa5
 800ab38:	f001 ff06 	bl	800c948 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ab46:	3b01      	subs	r3, #1
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	4413      	add	r3, r2
 800ab4c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	f023 0307 	bic.w	r3, r3, #7
 800ab54:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	f003 0307 	and.w	r3, r3, #7
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d00b      	beq.n	800ab78 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800ab60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab64:	f383 8811 	msr	BASEPRI, r3
 800ab68:	f3bf 8f6f 	isb	sy
 800ab6c:	f3bf 8f4f 	dsb	sy
 800ab70:	617b      	str	r3, [r7, #20]
}
 800ab72:	bf00      	nop
 800ab74:	bf00      	nop
 800ab76:	e7fd      	b.n	800ab74 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d01f      	beq.n	800abbe <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ab7e:	2300      	movs	r3, #0
 800ab80:	61fb      	str	r3, [r7, #28]
 800ab82:	e012      	b.n	800abaa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ab84:	68ba      	ldr	r2, [r7, #8]
 800ab86:	69fb      	ldr	r3, [r7, #28]
 800ab88:	4413      	add	r3, r2
 800ab8a:	7819      	ldrb	r1, [r3, #0]
 800ab8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab8e:	69fb      	ldr	r3, [r7, #28]
 800ab90:	4413      	add	r3, r2
 800ab92:	3334      	adds	r3, #52	@ 0x34
 800ab94:	460a      	mov	r2, r1
 800ab96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ab98:	68ba      	ldr	r2, [r7, #8]
 800ab9a:	69fb      	ldr	r3, [r7, #28]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d006      	beq.n	800abb2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aba4:	69fb      	ldr	r3, [r7, #28]
 800aba6:	3301      	adds	r3, #1
 800aba8:	61fb      	str	r3, [r7, #28]
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	2b0f      	cmp	r3, #15
 800abae:	d9e9      	bls.n	800ab84 <prvInitialiseNewTask+0x66>
 800abb0:	e000      	b.n	800abb4 <prvInitialiseNewTask+0x96>
			{
				break;
 800abb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800abb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb6:	2200      	movs	r2, #0
 800abb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800abbc:	e003      	b.n	800abc6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800abbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc0:	2200      	movs	r2, #0
 800abc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800abc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc8:	2b37      	cmp	r3, #55	@ 0x37
 800abca:	d901      	bls.n	800abd0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800abcc:	2337      	movs	r3, #55	@ 0x37
 800abce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800abd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abd4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800abd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800abda:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800abdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abde:	2200      	movs	r2, #0
 800abe0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800abe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abe4:	3304      	adds	r3, #4
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe fd7c 	bl	80096e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800abec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abee:	3318      	adds	r3, #24
 800abf0:	4618      	mov	r0, r3
 800abf2:	f7fe fd77 	bl	80096e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800abf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abfa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abfe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ac02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac04:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ac06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac0a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ac0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0e:	2200      	movs	r2, #0
 800ac10:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ac12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac14:	2200      	movs	r2, #0
 800ac16:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ac1a:	683a      	ldr	r2, [r7, #0]
 800ac1c:	68f9      	ldr	r1, [r7, #12]
 800ac1e:	69b8      	ldr	r0, [r7, #24]
 800ac20:	f001 fa4e 	bl	800c0c0 <pxPortInitialiseStack>
 800ac24:	4602      	mov	r2, r0
 800ac26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ac2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d002      	beq.n	800ac36 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac36:	bf00      	nop
 800ac38:	3720      	adds	r7, #32
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
	...

0800ac40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b082      	sub	sp, #8
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ac48:	f001 fb6e 	bl	800c328 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ac4c:	4b2d      	ldr	r3, [pc, #180]	@ (800ad04 <prvAddNewTaskToReadyList+0xc4>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	3301      	adds	r3, #1
 800ac52:	4a2c      	ldr	r2, [pc, #176]	@ (800ad04 <prvAddNewTaskToReadyList+0xc4>)
 800ac54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ac56:	4b2c      	ldr	r3, [pc, #176]	@ (800ad08 <prvAddNewTaskToReadyList+0xc8>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d109      	bne.n	800ac72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ac5e:	4a2a      	ldr	r2, [pc, #168]	@ (800ad08 <prvAddNewTaskToReadyList+0xc8>)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ac64:	4b27      	ldr	r3, [pc, #156]	@ (800ad04 <prvAddNewTaskToReadyList+0xc4>)
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d110      	bne.n	800ac8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ac6c:	f000 fc1e 	bl	800b4ac <prvInitialiseTaskLists>
 800ac70:	e00d      	b.n	800ac8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ac72:	4b26      	ldr	r3, [pc, #152]	@ (800ad0c <prvAddNewTaskToReadyList+0xcc>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d109      	bne.n	800ac8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ac7a:	4b23      	ldr	r3, [pc, #140]	@ (800ad08 <prvAddNewTaskToReadyList+0xc8>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d802      	bhi.n	800ac8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ac88:	4a1f      	ldr	r2, [pc, #124]	@ (800ad08 <prvAddNewTaskToReadyList+0xc8>)
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ac8e:	4b20      	ldr	r3, [pc, #128]	@ (800ad10 <prvAddNewTaskToReadyList+0xd0>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	3301      	adds	r3, #1
 800ac94:	4a1e      	ldr	r2, [pc, #120]	@ (800ad10 <prvAddNewTaskToReadyList+0xd0>)
 800ac96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ac98:	4b1d      	ldr	r3, [pc, #116]	@ (800ad10 <prvAddNewTaskToReadyList+0xd0>)
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aca4:	4b1b      	ldr	r3, [pc, #108]	@ (800ad14 <prvAddNewTaskToReadyList+0xd4>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d903      	bls.n	800acb4 <prvAddNewTaskToReadyList+0x74>
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb0:	4a18      	ldr	r2, [pc, #96]	@ (800ad14 <prvAddNewTaskToReadyList+0xd4>)
 800acb2:	6013      	str	r3, [r2, #0]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acb8:	4613      	mov	r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	4a15      	ldr	r2, [pc, #84]	@ (800ad18 <prvAddNewTaskToReadyList+0xd8>)
 800acc2:	441a      	add	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	3304      	adds	r3, #4
 800acc8:	4619      	mov	r1, r3
 800acca:	4610      	mov	r0, r2
 800accc:	f7fe fd17 	bl	80096fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800acd0:	f001 fb5c 	bl	800c38c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800acd4:	4b0d      	ldr	r3, [pc, #52]	@ (800ad0c <prvAddNewTaskToReadyList+0xcc>)
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d00e      	beq.n	800acfa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800acdc:	4b0a      	ldr	r3, [pc, #40]	@ (800ad08 <prvAddNewTaskToReadyList+0xc8>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d207      	bcs.n	800acfa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800acea:	4b0c      	ldr	r3, [pc, #48]	@ (800ad1c <prvAddNewTaskToReadyList+0xdc>)
 800acec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acf0:	601a      	str	r2, [r3, #0]
 800acf2:	f3bf 8f4f 	dsb	sy
 800acf6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800acfa:	bf00      	nop
 800acfc:	3708      	adds	r7, #8
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	20001144 	.word	0x20001144
 800ad08:	20000c70 	.word	0x20000c70
 800ad0c:	20001150 	.word	0x20001150
 800ad10:	20001160 	.word	0x20001160
 800ad14:	2000114c 	.word	0x2000114c
 800ad18:	20000c74 	.word	0x20000c74
 800ad1c:	e000ed04 	.word	0xe000ed04

0800ad20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b084      	sub	sp, #16
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d018      	beq.n	800ad64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad32:	4b14      	ldr	r3, [pc, #80]	@ (800ad84 <vTaskDelay+0x64>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d00b      	beq.n	800ad52 <vTaskDelay+0x32>
	__asm volatile
 800ad3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad3e:	f383 8811 	msr	BASEPRI, r3
 800ad42:	f3bf 8f6f 	isb	sy
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	60bb      	str	r3, [r7, #8]
}
 800ad4c:	bf00      	nop
 800ad4e:	bf00      	nop
 800ad50:	e7fd      	b.n	800ad4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ad52:	f000 f883 	bl	800ae5c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ad56:	2100      	movs	r1, #0
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fe03 	bl	800b964 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ad5e:	f000 f88b 	bl	800ae78 <xTaskResumeAll>
 800ad62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d107      	bne.n	800ad7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ad6a:	4b07      	ldr	r3, [pc, #28]	@ (800ad88 <vTaskDelay+0x68>)
 800ad6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad70:	601a      	str	r2, [r3, #0]
 800ad72:	f3bf 8f4f 	dsb	sy
 800ad76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ad7a:	bf00      	nop
 800ad7c:	3710      	adds	r7, #16
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	2000116c 	.word	0x2000116c
 800ad88:	e000ed04 	.word	0xe000ed04

0800ad8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b08a      	sub	sp, #40	@ 0x28
 800ad90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ad92:	2300      	movs	r3, #0
 800ad94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ad96:	2300      	movs	r3, #0
 800ad98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ad9a:	463a      	mov	r2, r7
 800ad9c:	1d39      	adds	r1, r7, #4
 800ad9e:	f107 0308 	add.w	r3, r7, #8
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7fe fc4a 	bl	800963c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ada8:	6839      	ldr	r1, [r7, #0]
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	68ba      	ldr	r2, [r7, #8]
 800adae:	9202      	str	r2, [sp, #8]
 800adb0:	9301      	str	r3, [sp, #4]
 800adb2:	2300      	movs	r3, #0
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	2300      	movs	r3, #0
 800adb8:	460a      	mov	r2, r1
 800adba:	4922      	ldr	r1, [pc, #136]	@ (800ae44 <vTaskStartScheduler+0xb8>)
 800adbc:	4822      	ldr	r0, [pc, #136]	@ (800ae48 <vTaskStartScheduler+0xbc>)
 800adbe:	f7ff fe09 	bl	800a9d4 <xTaskCreateStatic>
 800adc2:	4603      	mov	r3, r0
 800adc4:	4a21      	ldr	r2, [pc, #132]	@ (800ae4c <vTaskStartScheduler+0xc0>)
 800adc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800adc8:	4b20      	ldr	r3, [pc, #128]	@ (800ae4c <vTaskStartScheduler+0xc0>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d002      	beq.n	800add6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800add0:	2301      	movs	r3, #1
 800add2:	617b      	str	r3, [r7, #20]
 800add4:	e001      	b.n	800adda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800add6:	2300      	movs	r3, #0
 800add8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	2b01      	cmp	r3, #1
 800adde:	d102      	bne.n	800ade6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ade0:	f000 fe14 	bl	800ba0c <xTimerCreateTimerTask>
 800ade4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d116      	bne.n	800ae1a <vTaskStartScheduler+0x8e>
	__asm volatile
 800adec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adf0:	f383 8811 	msr	BASEPRI, r3
 800adf4:	f3bf 8f6f 	isb	sy
 800adf8:	f3bf 8f4f 	dsb	sy
 800adfc:	613b      	str	r3, [r7, #16]
}
 800adfe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ae00:	4b13      	ldr	r3, [pc, #76]	@ (800ae50 <vTaskStartScheduler+0xc4>)
 800ae02:	f04f 32ff 	mov.w	r2, #4294967295
 800ae06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ae08:	4b12      	ldr	r3, [pc, #72]	@ (800ae54 <vTaskStartScheduler+0xc8>)
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ae0e:	4b12      	ldr	r3, [pc, #72]	@ (800ae58 <vTaskStartScheduler+0xcc>)
 800ae10:	2200      	movs	r2, #0
 800ae12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ae14:	f001 f9e4 	bl	800c1e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ae18:	e00f      	b.n	800ae3a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae20:	d10b      	bne.n	800ae3a <vTaskStartScheduler+0xae>
	__asm volatile
 800ae22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae26:	f383 8811 	msr	BASEPRI, r3
 800ae2a:	f3bf 8f6f 	isb	sy
 800ae2e:	f3bf 8f4f 	dsb	sy
 800ae32:	60fb      	str	r3, [r7, #12]
}
 800ae34:	bf00      	nop
 800ae36:	bf00      	nop
 800ae38:	e7fd      	b.n	800ae36 <vTaskStartScheduler+0xaa>
}
 800ae3a:	bf00      	nop
 800ae3c:	3718      	adds	r7, #24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	0800ca54 	.word	0x0800ca54
 800ae48:	0800b47d 	.word	0x0800b47d
 800ae4c:	20001168 	.word	0x20001168
 800ae50:	20001164 	.word	0x20001164
 800ae54:	20001150 	.word	0x20001150
 800ae58:	20001148 	.word	0x20001148

0800ae5c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ae60:	4b04      	ldr	r3, [pc, #16]	@ (800ae74 <vTaskSuspendAll+0x18>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	3301      	adds	r3, #1
 800ae66:	4a03      	ldr	r2, [pc, #12]	@ (800ae74 <vTaskSuspendAll+0x18>)
 800ae68:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ae6a:	bf00      	nop
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr
 800ae74:	2000116c 	.word	0x2000116c

0800ae78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ae82:	2300      	movs	r3, #0
 800ae84:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ae86:	4b42      	ldr	r3, [pc, #264]	@ (800af90 <xTaskResumeAll+0x118>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d10b      	bne.n	800aea6 <xTaskResumeAll+0x2e>
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	603b      	str	r3, [r7, #0]
}
 800aea0:	bf00      	nop
 800aea2:	bf00      	nop
 800aea4:	e7fd      	b.n	800aea2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aea6:	f001 fa3f 	bl	800c328 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aeaa:	4b39      	ldr	r3, [pc, #228]	@ (800af90 <xTaskResumeAll+0x118>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	4a37      	ldr	r2, [pc, #220]	@ (800af90 <xTaskResumeAll+0x118>)
 800aeb2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aeb4:	4b36      	ldr	r3, [pc, #216]	@ (800af90 <xTaskResumeAll+0x118>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d162      	bne.n	800af82 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aebc:	4b35      	ldr	r3, [pc, #212]	@ (800af94 <xTaskResumeAll+0x11c>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d05e      	beq.n	800af82 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aec4:	e02f      	b.n	800af26 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aec6:	4b34      	ldr	r3, [pc, #208]	@ (800af98 <xTaskResumeAll+0x120>)
 800aec8:	68db      	ldr	r3, [r3, #12]
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	3318      	adds	r3, #24
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7fe fc70 	bl	80097b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	3304      	adds	r3, #4
 800aedc:	4618      	mov	r0, r3
 800aede:	f7fe fc6b 	bl	80097b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aee6:	4b2d      	ldr	r3, [pc, #180]	@ (800af9c <xTaskResumeAll+0x124>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d903      	bls.n	800aef6 <xTaskResumeAll+0x7e>
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef2:	4a2a      	ldr	r2, [pc, #168]	@ (800af9c <xTaskResumeAll+0x124>)
 800aef4:	6013      	str	r3, [r2, #0]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aefa:	4613      	mov	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	4413      	add	r3, r2
 800af00:	009b      	lsls	r3, r3, #2
 800af02:	4a27      	ldr	r2, [pc, #156]	@ (800afa0 <xTaskResumeAll+0x128>)
 800af04:	441a      	add	r2, r3
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	3304      	adds	r3, #4
 800af0a:	4619      	mov	r1, r3
 800af0c:	4610      	mov	r0, r2
 800af0e:	f7fe fbf6 	bl	80096fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af16:	4b23      	ldr	r3, [pc, #140]	@ (800afa4 <xTaskResumeAll+0x12c>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d302      	bcc.n	800af26 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800af20:	4b21      	ldr	r3, [pc, #132]	@ (800afa8 <xTaskResumeAll+0x130>)
 800af22:	2201      	movs	r2, #1
 800af24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af26:	4b1c      	ldr	r3, [pc, #112]	@ (800af98 <xTaskResumeAll+0x120>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1cb      	bne.n	800aec6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d001      	beq.n	800af38 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800af34:	f000 fb58 	bl	800b5e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af38:	4b1c      	ldr	r3, [pc, #112]	@ (800afac <xTaskResumeAll+0x134>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d010      	beq.n	800af66 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800af44:	f000 f846 	bl	800afd4 <xTaskIncrementTick>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d002      	beq.n	800af54 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800af4e:	4b16      	ldr	r3, [pc, #88]	@ (800afa8 <xTaskResumeAll+0x130>)
 800af50:	2201      	movs	r2, #1
 800af52:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	3b01      	subs	r3, #1
 800af58:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d1f1      	bne.n	800af44 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800af60:	4b12      	ldr	r3, [pc, #72]	@ (800afac <xTaskResumeAll+0x134>)
 800af62:	2200      	movs	r2, #0
 800af64:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800af66:	4b10      	ldr	r3, [pc, #64]	@ (800afa8 <xTaskResumeAll+0x130>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d009      	beq.n	800af82 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800af6e:	2301      	movs	r3, #1
 800af70:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800af72:	4b0f      	ldr	r3, [pc, #60]	@ (800afb0 <xTaskResumeAll+0x138>)
 800af74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af78:	601a      	str	r2, [r3, #0]
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af82:	f001 fa03 	bl	800c38c <vPortExitCritical>

	return xAlreadyYielded;
 800af86:	68bb      	ldr	r3, [r7, #8]
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	2000116c 	.word	0x2000116c
 800af94:	20001144 	.word	0x20001144
 800af98:	20001104 	.word	0x20001104
 800af9c:	2000114c 	.word	0x2000114c
 800afa0:	20000c74 	.word	0x20000c74
 800afa4:	20000c70 	.word	0x20000c70
 800afa8:	20001158 	.word	0x20001158
 800afac:	20001154 	.word	0x20001154
 800afb0:	e000ed04 	.word	0xe000ed04

0800afb4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800afba:	4b05      	ldr	r3, [pc, #20]	@ (800afd0 <xTaskGetTickCount+0x1c>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800afc0:	687b      	ldr	r3, [r7, #4]
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	370c      	adds	r7, #12
 800afc6:	46bd      	mov	sp, r7
 800afc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afcc:	4770      	bx	lr
 800afce:	bf00      	nop
 800afd0:	20001148 	.word	0x20001148

0800afd4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b086      	sub	sp, #24
 800afd8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800afda:	2300      	movs	r3, #0
 800afdc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afde:	4b4f      	ldr	r3, [pc, #316]	@ (800b11c <xTaskIncrementTick+0x148>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	f040 8090 	bne.w	800b108 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800afe8:	4b4d      	ldr	r3, [pc, #308]	@ (800b120 <xTaskIncrementTick+0x14c>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	3301      	adds	r3, #1
 800afee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aff0:	4a4b      	ldr	r2, [pc, #300]	@ (800b120 <xTaskIncrementTick+0x14c>)
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d121      	bne.n	800b040 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800affc:	4b49      	ldr	r3, [pc, #292]	@ (800b124 <xTaskIncrementTick+0x150>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d00b      	beq.n	800b01e <xTaskIncrementTick+0x4a>
	__asm volatile
 800b006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b00a:	f383 8811 	msr	BASEPRI, r3
 800b00e:	f3bf 8f6f 	isb	sy
 800b012:	f3bf 8f4f 	dsb	sy
 800b016:	603b      	str	r3, [r7, #0]
}
 800b018:	bf00      	nop
 800b01a:	bf00      	nop
 800b01c:	e7fd      	b.n	800b01a <xTaskIncrementTick+0x46>
 800b01e:	4b41      	ldr	r3, [pc, #260]	@ (800b124 <xTaskIncrementTick+0x150>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	4b40      	ldr	r3, [pc, #256]	@ (800b128 <xTaskIncrementTick+0x154>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a3e      	ldr	r2, [pc, #248]	@ (800b124 <xTaskIncrementTick+0x150>)
 800b02a:	6013      	str	r3, [r2, #0]
 800b02c:	4a3e      	ldr	r2, [pc, #248]	@ (800b128 <xTaskIncrementTick+0x154>)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	6013      	str	r3, [r2, #0]
 800b032:	4b3e      	ldr	r3, [pc, #248]	@ (800b12c <xTaskIncrementTick+0x158>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	3301      	adds	r3, #1
 800b038:	4a3c      	ldr	r2, [pc, #240]	@ (800b12c <xTaskIncrementTick+0x158>)
 800b03a:	6013      	str	r3, [r2, #0]
 800b03c:	f000 fad4 	bl	800b5e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b040:	4b3b      	ldr	r3, [pc, #236]	@ (800b130 <xTaskIncrementTick+0x15c>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	693a      	ldr	r2, [r7, #16]
 800b046:	429a      	cmp	r2, r3
 800b048:	d349      	bcc.n	800b0de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b04a:	4b36      	ldr	r3, [pc, #216]	@ (800b124 <xTaskIncrementTick+0x150>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d104      	bne.n	800b05e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b054:	4b36      	ldr	r3, [pc, #216]	@ (800b130 <xTaskIncrementTick+0x15c>)
 800b056:	f04f 32ff 	mov.w	r2, #4294967295
 800b05a:	601a      	str	r2, [r3, #0]
					break;
 800b05c:	e03f      	b.n	800b0de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b05e:	4b31      	ldr	r3, [pc, #196]	@ (800b124 <xTaskIncrementTick+0x150>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b06e:	693a      	ldr	r2, [r7, #16]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	429a      	cmp	r2, r3
 800b074:	d203      	bcs.n	800b07e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b076:	4a2e      	ldr	r2, [pc, #184]	@ (800b130 <xTaskIncrementTick+0x15c>)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b07c:	e02f      	b.n	800b0de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	3304      	adds	r3, #4
 800b082:	4618      	mov	r0, r3
 800b084:	f7fe fb98 	bl	80097b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d004      	beq.n	800b09a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	3318      	adds	r3, #24
 800b094:	4618      	mov	r0, r3
 800b096:	f7fe fb8f 	bl	80097b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b09e:	4b25      	ldr	r3, [pc, #148]	@ (800b134 <xTaskIncrementTick+0x160>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d903      	bls.n	800b0ae <xTaskIncrementTick+0xda>
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0aa:	4a22      	ldr	r2, [pc, #136]	@ (800b134 <xTaskIncrementTick+0x160>)
 800b0ac:	6013      	str	r3, [r2, #0]
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0b2:	4613      	mov	r3, r2
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	4a1f      	ldr	r2, [pc, #124]	@ (800b138 <xTaskIncrementTick+0x164>)
 800b0bc:	441a      	add	r2, r3
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	3304      	adds	r3, #4
 800b0c2:	4619      	mov	r1, r3
 800b0c4:	4610      	mov	r0, r2
 800b0c6:	f7fe fb1a 	bl	80096fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0ce:	4b1b      	ldr	r3, [pc, #108]	@ (800b13c <xTaskIncrementTick+0x168>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d3b8      	bcc.n	800b04a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b0dc:	e7b5      	b.n	800b04a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b0de:	4b17      	ldr	r3, [pc, #92]	@ (800b13c <xTaskIncrementTick+0x168>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0e4:	4914      	ldr	r1, [pc, #80]	@ (800b138 <xTaskIncrementTick+0x164>)
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	440b      	add	r3, r1
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d901      	bls.n	800b0fa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b0fa:	4b11      	ldr	r3, [pc, #68]	@ (800b140 <xTaskIncrementTick+0x16c>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d007      	beq.n	800b112 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b102:	2301      	movs	r3, #1
 800b104:	617b      	str	r3, [r7, #20]
 800b106:	e004      	b.n	800b112 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b108:	4b0e      	ldr	r3, [pc, #56]	@ (800b144 <xTaskIncrementTick+0x170>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	3301      	adds	r3, #1
 800b10e:	4a0d      	ldr	r2, [pc, #52]	@ (800b144 <xTaskIncrementTick+0x170>)
 800b110:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b112:	697b      	ldr	r3, [r7, #20]
}
 800b114:	4618      	mov	r0, r3
 800b116:	3718      	adds	r7, #24
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	2000116c 	.word	0x2000116c
 800b120:	20001148 	.word	0x20001148
 800b124:	200010fc 	.word	0x200010fc
 800b128:	20001100 	.word	0x20001100
 800b12c:	2000115c 	.word	0x2000115c
 800b130:	20001164 	.word	0x20001164
 800b134:	2000114c 	.word	0x2000114c
 800b138:	20000c74 	.word	0x20000c74
 800b13c:	20000c70 	.word	0x20000c70
 800b140:	20001158 	.word	0x20001158
 800b144:	20001154 	.word	0x20001154

0800b148 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b148:	b480      	push	{r7}
 800b14a:	b085      	sub	sp, #20
 800b14c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b14e:	4b28      	ldr	r3, [pc, #160]	@ (800b1f0 <vTaskSwitchContext+0xa8>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d003      	beq.n	800b15e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b156:	4b27      	ldr	r3, [pc, #156]	@ (800b1f4 <vTaskSwitchContext+0xac>)
 800b158:	2201      	movs	r2, #1
 800b15a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b15c:	e042      	b.n	800b1e4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b15e:	4b25      	ldr	r3, [pc, #148]	@ (800b1f4 <vTaskSwitchContext+0xac>)
 800b160:	2200      	movs	r2, #0
 800b162:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b164:	4b24      	ldr	r3, [pc, #144]	@ (800b1f8 <vTaskSwitchContext+0xb0>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	60fb      	str	r3, [r7, #12]
 800b16a:	e011      	b.n	800b190 <vTaskSwitchContext+0x48>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d10b      	bne.n	800b18a <vTaskSwitchContext+0x42>
	__asm volatile
 800b172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b176:	f383 8811 	msr	BASEPRI, r3
 800b17a:	f3bf 8f6f 	isb	sy
 800b17e:	f3bf 8f4f 	dsb	sy
 800b182:	607b      	str	r3, [r7, #4]
}
 800b184:	bf00      	nop
 800b186:	bf00      	nop
 800b188:	e7fd      	b.n	800b186 <vTaskSwitchContext+0x3e>
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	3b01      	subs	r3, #1
 800b18e:	60fb      	str	r3, [r7, #12]
 800b190:	491a      	ldr	r1, [pc, #104]	@ (800b1fc <vTaskSwitchContext+0xb4>)
 800b192:	68fa      	ldr	r2, [r7, #12]
 800b194:	4613      	mov	r3, r2
 800b196:	009b      	lsls	r3, r3, #2
 800b198:	4413      	add	r3, r2
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	440b      	add	r3, r1
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d0e3      	beq.n	800b16c <vTaskSwitchContext+0x24>
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	4613      	mov	r3, r2
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4413      	add	r3, r2
 800b1ac:	009b      	lsls	r3, r3, #2
 800b1ae:	4a13      	ldr	r2, [pc, #76]	@ (800b1fc <vTaskSwitchContext+0xb4>)
 800b1b0:	4413      	add	r3, r2
 800b1b2:	60bb      	str	r3, [r7, #8]
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	685a      	ldr	r2, [r3, #4]
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	605a      	str	r2, [r3, #4]
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	685a      	ldr	r2, [r3, #4]
 800b1c2:	68bb      	ldr	r3, [r7, #8]
 800b1c4:	3308      	adds	r3, #8
 800b1c6:	429a      	cmp	r2, r3
 800b1c8:	d104      	bne.n	800b1d4 <vTaskSwitchContext+0x8c>
 800b1ca:	68bb      	ldr	r3, [r7, #8]
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	685a      	ldr	r2, [r3, #4]
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	605a      	str	r2, [r3, #4]
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	685b      	ldr	r3, [r3, #4]
 800b1d8:	68db      	ldr	r3, [r3, #12]
 800b1da:	4a09      	ldr	r2, [pc, #36]	@ (800b200 <vTaskSwitchContext+0xb8>)
 800b1dc:	6013      	str	r3, [r2, #0]
 800b1de:	4a06      	ldr	r2, [pc, #24]	@ (800b1f8 <vTaskSwitchContext+0xb0>)
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6013      	str	r3, [r2, #0]
}
 800b1e4:	bf00      	nop
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr
 800b1f0:	2000116c 	.word	0x2000116c
 800b1f4:	20001158 	.word	0x20001158
 800b1f8:	2000114c 	.word	0x2000114c
 800b1fc:	20000c74 	.word	0x20000c74
 800b200:	20000c70 	.word	0x20000c70

0800b204 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b084      	sub	sp, #16
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d10b      	bne.n	800b22c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b218:	f383 8811 	msr	BASEPRI, r3
 800b21c:	f3bf 8f6f 	isb	sy
 800b220:	f3bf 8f4f 	dsb	sy
 800b224:	60fb      	str	r3, [r7, #12]
}
 800b226:	bf00      	nop
 800b228:	bf00      	nop
 800b22a:	e7fd      	b.n	800b228 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b22c:	4b07      	ldr	r3, [pc, #28]	@ (800b24c <vTaskPlaceOnEventList+0x48>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	3318      	adds	r3, #24
 800b232:	4619      	mov	r1, r3
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f7fe fa86 	bl	8009746 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b23a:	2101      	movs	r1, #1
 800b23c:	6838      	ldr	r0, [r7, #0]
 800b23e:	f000 fb91 	bl	800b964 <prvAddCurrentTaskToDelayedList>
}
 800b242:	bf00      	nop
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	20000c70 	.word	0x20000c70

0800b250 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b250:	b580      	push	{r7, lr}
 800b252:	b086      	sub	sp, #24
 800b254:	af00      	add	r7, sp, #0
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	60b9      	str	r1, [r7, #8]
 800b25a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d10b      	bne.n	800b27a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b266:	f383 8811 	msr	BASEPRI, r3
 800b26a:	f3bf 8f6f 	isb	sy
 800b26e:	f3bf 8f4f 	dsb	sy
 800b272:	617b      	str	r3, [r7, #20]
}
 800b274:	bf00      	nop
 800b276:	bf00      	nop
 800b278:	e7fd      	b.n	800b276 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b27a:	4b0a      	ldr	r3, [pc, #40]	@ (800b2a4 <vTaskPlaceOnEventListRestricted+0x54>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	3318      	adds	r3, #24
 800b280:	4619      	mov	r1, r3
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f7fe fa3b 	bl	80096fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d002      	beq.n	800b294 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b28e:	f04f 33ff 	mov.w	r3, #4294967295
 800b292:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b294:	6879      	ldr	r1, [r7, #4]
 800b296:	68b8      	ldr	r0, [r7, #8]
 800b298:	f000 fb64 	bl	800b964 <prvAddCurrentTaskToDelayedList>
	}
 800b29c:	bf00      	nop
 800b29e:	3718      	adds	r7, #24
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	20000c70 	.word	0x20000c70

0800b2a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b086      	sub	sp, #24
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	68db      	ldr	r3, [r3, #12]
 800b2b4:	68db      	ldr	r3, [r3, #12]
 800b2b6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d10b      	bne.n	800b2d6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c2:	f383 8811 	msr	BASEPRI, r3
 800b2c6:	f3bf 8f6f 	isb	sy
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	60fb      	str	r3, [r7, #12]
}
 800b2d0:	bf00      	nop
 800b2d2:	bf00      	nop
 800b2d4:	e7fd      	b.n	800b2d2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	3318      	adds	r3, #24
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fe fa6c 	bl	80097b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2e0:	4b1d      	ldr	r3, [pc, #116]	@ (800b358 <xTaskRemoveFromEventList+0xb0>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d11d      	bne.n	800b324 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b2e8:	693b      	ldr	r3, [r7, #16]
 800b2ea:	3304      	adds	r3, #4
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7fe fa63 	bl	80097b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2f6:	4b19      	ldr	r3, [pc, #100]	@ (800b35c <xTaskRemoveFromEventList+0xb4>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d903      	bls.n	800b306 <xTaskRemoveFromEventList+0x5e>
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b302:	4a16      	ldr	r2, [pc, #88]	@ (800b35c <xTaskRemoveFromEventList+0xb4>)
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	693b      	ldr	r3, [r7, #16]
 800b308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b30a:	4613      	mov	r3, r2
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	4413      	add	r3, r2
 800b310:	009b      	lsls	r3, r3, #2
 800b312:	4a13      	ldr	r2, [pc, #76]	@ (800b360 <xTaskRemoveFromEventList+0xb8>)
 800b314:	441a      	add	r2, r3
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	3304      	adds	r3, #4
 800b31a:	4619      	mov	r1, r3
 800b31c:	4610      	mov	r0, r2
 800b31e:	f7fe f9ee 	bl	80096fe <vListInsertEnd>
 800b322:	e005      	b.n	800b330 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	3318      	adds	r3, #24
 800b328:	4619      	mov	r1, r3
 800b32a:	480e      	ldr	r0, [pc, #56]	@ (800b364 <xTaskRemoveFromEventList+0xbc>)
 800b32c:	f7fe f9e7 	bl	80096fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b334:	4b0c      	ldr	r3, [pc, #48]	@ (800b368 <xTaskRemoveFromEventList+0xc0>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d905      	bls.n	800b34a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b33e:	2301      	movs	r3, #1
 800b340:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b342:	4b0a      	ldr	r3, [pc, #40]	@ (800b36c <xTaskRemoveFromEventList+0xc4>)
 800b344:	2201      	movs	r2, #1
 800b346:	601a      	str	r2, [r3, #0]
 800b348:	e001      	b.n	800b34e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b34a:	2300      	movs	r3, #0
 800b34c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b34e:	697b      	ldr	r3, [r7, #20]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3718      	adds	r7, #24
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}
 800b358:	2000116c 	.word	0x2000116c
 800b35c:	2000114c 	.word	0x2000114c
 800b360:	20000c74 	.word	0x20000c74
 800b364:	20001104 	.word	0x20001104
 800b368:	20000c70 	.word	0x20000c70
 800b36c:	20001158 	.word	0x20001158

0800b370 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b370:	b480      	push	{r7}
 800b372:	b083      	sub	sp, #12
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b378:	4b06      	ldr	r3, [pc, #24]	@ (800b394 <vTaskInternalSetTimeOutState+0x24>)
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b380:	4b05      	ldr	r3, [pc, #20]	@ (800b398 <vTaskInternalSetTimeOutState+0x28>)
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	605a      	str	r2, [r3, #4]
}
 800b388:	bf00      	nop
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr
 800b394:	2000115c 	.word	0x2000115c
 800b398:	20001148 	.word	0x20001148

0800b39c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b088      	sub	sp, #32
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d10b      	bne.n	800b3c4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	613b      	str	r3, [r7, #16]
}
 800b3be:	bf00      	nop
 800b3c0:	bf00      	nop
 800b3c2:	e7fd      	b.n	800b3c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3c4:	683b      	ldr	r3, [r7, #0]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d10b      	bne.n	800b3e2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b3ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ce:	f383 8811 	msr	BASEPRI, r3
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	f3bf 8f4f 	dsb	sy
 800b3da:	60fb      	str	r3, [r7, #12]
}
 800b3dc:	bf00      	nop
 800b3de:	bf00      	nop
 800b3e0:	e7fd      	b.n	800b3de <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b3e2:	f000 ffa1 	bl	800c328 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b3e6:	4b1d      	ldr	r3, [pc, #116]	@ (800b45c <xTaskCheckForTimeOut+0xc0>)
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	685b      	ldr	r3, [r3, #4]
 800b3f0:	69ba      	ldr	r2, [r7, #24]
 800b3f2:	1ad3      	subs	r3, r2, r3
 800b3f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b3f6:	683b      	ldr	r3, [r7, #0]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3fe:	d102      	bne.n	800b406 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b400:	2300      	movs	r3, #0
 800b402:	61fb      	str	r3, [r7, #28]
 800b404:	e023      	b.n	800b44e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	4b15      	ldr	r3, [pc, #84]	@ (800b460 <xTaskCheckForTimeOut+0xc4>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	429a      	cmp	r2, r3
 800b410:	d007      	beq.n	800b422 <xTaskCheckForTimeOut+0x86>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	69ba      	ldr	r2, [r7, #24]
 800b418:	429a      	cmp	r2, r3
 800b41a:	d302      	bcc.n	800b422 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b41c:	2301      	movs	r3, #1
 800b41e:	61fb      	str	r3, [r7, #28]
 800b420:	e015      	b.n	800b44e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	697a      	ldr	r2, [r7, #20]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d20b      	bcs.n	800b444 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681a      	ldr	r2, [r3, #0]
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	1ad2      	subs	r2, r2, r3
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b438:	6878      	ldr	r0, [r7, #4]
 800b43a:	f7ff ff99 	bl	800b370 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b43e:	2300      	movs	r3, #0
 800b440:	61fb      	str	r3, [r7, #28]
 800b442:	e004      	b.n	800b44e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	2200      	movs	r2, #0
 800b448:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b44a:	2301      	movs	r3, #1
 800b44c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b44e:	f000 ff9d 	bl	800c38c <vPortExitCritical>

	return xReturn;
 800b452:	69fb      	ldr	r3, [r7, #28]
}
 800b454:	4618      	mov	r0, r3
 800b456:	3720      	adds	r7, #32
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	20001148 	.word	0x20001148
 800b460:	2000115c 	.word	0x2000115c

0800b464 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b464:	b480      	push	{r7}
 800b466:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b468:	4b03      	ldr	r3, [pc, #12]	@ (800b478 <vTaskMissedYield+0x14>)
 800b46a:	2201      	movs	r2, #1
 800b46c:	601a      	str	r2, [r3, #0]
}
 800b46e:	bf00      	nop
 800b470:	46bd      	mov	sp, r7
 800b472:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b476:	4770      	bx	lr
 800b478:	20001158 	.word	0x20001158

0800b47c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b484:	f000 f852 	bl	800b52c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b488:	4b06      	ldr	r3, [pc, #24]	@ (800b4a4 <prvIdleTask+0x28>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d9f9      	bls.n	800b484 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b490:	4b05      	ldr	r3, [pc, #20]	@ (800b4a8 <prvIdleTask+0x2c>)
 800b492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b496:	601a      	str	r2, [r3, #0]
 800b498:	f3bf 8f4f 	dsb	sy
 800b49c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b4a0:	e7f0      	b.n	800b484 <prvIdleTask+0x8>
 800b4a2:	bf00      	nop
 800b4a4:	20000c74 	.word	0x20000c74
 800b4a8:	e000ed04 	.word	0xe000ed04

0800b4ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	607b      	str	r3, [r7, #4]
 800b4b6:	e00c      	b.n	800b4d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	4613      	mov	r3, r2
 800b4bc:	009b      	lsls	r3, r3, #2
 800b4be:	4413      	add	r3, r2
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	4a12      	ldr	r2, [pc, #72]	@ (800b50c <prvInitialiseTaskLists+0x60>)
 800b4c4:	4413      	add	r3, r2
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fe f8ec 	bl	80096a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	607b      	str	r3, [r7, #4]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2b37      	cmp	r3, #55	@ 0x37
 800b4d6:	d9ef      	bls.n	800b4b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4d8:	480d      	ldr	r0, [pc, #52]	@ (800b510 <prvInitialiseTaskLists+0x64>)
 800b4da:	f7fe f8e3 	bl	80096a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b4de:	480d      	ldr	r0, [pc, #52]	@ (800b514 <prvInitialiseTaskLists+0x68>)
 800b4e0:	f7fe f8e0 	bl	80096a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b4e4:	480c      	ldr	r0, [pc, #48]	@ (800b518 <prvInitialiseTaskLists+0x6c>)
 800b4e6:	f7fe f8dd 	bl	80096a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b4ea:	480c      	ldr	r0, [pc, #48]	@ (800b51c <prvInitialiseTaskLists+0x70>)
 800b4ec:	f7fe f8da 	bl	80096a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b4f0:	480b      	ldr	r0, [pc, #44]	@ (800b520 <prvInitialiseTaskLists+0x74>)
 800b4f2:	f7fe f8d7 	bl	80096a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b4f6:	4b0b      	ldr	r3, [pc, #44]	@ (800b524 <prvInitialiseTaskLists+0x78>)
 800b4f8:	4a05      	ldr	r2, [pc, #20]	@ (800b510 <prvInitialiseTaskLists+0x64>)
 800b4fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b4fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b528 <prvInitialiseTaskLists+0x7c>)
 800b4fe:	4a05      	ldr	r2, [pc, #20]	@ (800b514 <prvInitialiseTaskLists+0x68>)
 800b500:	601a      	str	r2, [r3, #0]
}
 800b502:	bf00      	nop
 800b504:	3708      	adds	r7, #8
 800b506:	46bd      	mov	sp, r7
 800b508:	bd80      	pop	{r7, pc}
 800b50a:	bf00      	nop
 800b50c:	20000c74 	.word	0x20000c74
 800b510:	200010d4 	.word	0x200010d4
 800b514:	200010e8 	.word	0x200010e8
 800b518:	20001104 	.word	0x20001104
 800b51c:	20001118 	.word	0x20001118
 800b520:	20001130 	.word	0x20001130
 800b524:	200010fc 	.word	0x200010fc
 800b528:	20001100 	.word	0x20001100

0800b52c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b082      	sub	sp, #8
 800b530:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b532:	e019      	b.n	800b568 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b534:	f000 fef8 	bl	800c328 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b538:	4b10      	ldr	r3, [pc, #64]	@ (800b57c <prvCheckTasksWaitingTermination+0x50>)
 800b53a:	68db      	ldr	r3, [r3, #12]
 800b53c:	68db      	ldr	r3, [r3, #12]
 800b53e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	3304      	adds	r3, #4
 800b544:	4618      	mov	r0, r3
 800b546:	f7fe f937 	bl	80097b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b54a:	4b0d      	ldr	r3, [pc, #52]	@ (800b580 <prvCheckTasksWaitingTermination+0x54>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	3b01      	subs	r3, #1
 800b550:	4a0b      	ldr	r2, [pc, #44]	@ (800b580 <prvCheckTasksWaitingTermination+0x54>)
 800b552:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b554:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <prvCheckTasksWaitingTermination+0x58>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	3b01      	subs	r3, #1
 800b55a:	4a0a      	ldr	r2, [pc, #40]	@ (800b584 <prvCheckTasksWaitingTermination+0x58>)
 800b55c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b55e:	f000 ff15 	bl	800c38c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f000 f810 	bl	800b588 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b568:	4b06      	ldr	r3, [pc, #24]	@ (800b584 <prvCheckTasksWaitingTermination+0x58>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d1e1      	bne.n	800b534 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b570:	bf00      	nop
 800b572:	bf00      	nop
 800b574:	3708      	adds	r7, #8
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	20001118 	.word	0x20001118
 800b580:	20001144 	.word	0x20001144
 800b584:	2000112c 	.word	0x2000112c

0800b588 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b084      	sub	sp, #16
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b596:	2b00      	cmp	r3, #0
 800b598:	d108      	bne.n	800b5ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b59e:	4618      	mov	r0, r3
 800b5a0:	f001 f8b2 	bl	800c708 <vPortFree>
				vPortFree( pxTCB );
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f001 f8af 	bl	800c708 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b5aa:	e019      	b.n	800b5e0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b5b2:	2b01      	cmp	r3, #1
 800b5b4:	d103      	bne.n	800b5be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f001 f8a6 	bl	800c708 <vPortFree>
	}
 800b5bc:	e010      	b.n	800b5e0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b5c4:	2b02      	cmp	r3, #2
 800b5c6:	d00b      	beq.n	800b5e0 <prvDeleteTCB+0x58>
	__asm volatile
 800b5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5cc:	f383 8811 	msr	BASEPRI, r3
 800b5d0:	f3bf 8f6f 	isb	sy
 800b5d4:	f3bf 8f4f 	dsb	sy
 800b5d8:	60fb      	str	r3, [r7, #12]
}
 800b5da:	bf00      	nop
 800b5dc:	bf00      	nop
 800b5de:	e7fd      	b.n	800b5dc <prvDeleteTCB+0x54>
	}
 800b5e0:	bf00      	nop
 800b5e2:	3710      	adds	r7, #16
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b083      	sub	sp, #12
 800b5ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b5ee:	4b0c      	ldr	r3, [pc, #48]	@ (800b620 <prvResetNextTaskUnblockTime+0x38>)
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d104      	bne.n	800b602 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b5f8:	4b0a      	ldr	r3, [pc, #40]	@ (800b624 <prvResetNextTaskUnblockTime+0x3c>)
 800b5fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b5fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b600:	e008      	b.n	800b614 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b602:	4b07      	ldr	r3, [pc, #28]	@ (800b620 <prvResetNextTaskUnblockTime+0x38>)
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	68db      	ldr	r3, [r3, #12]
 800b608:	68db      	ldr	r3, [r3, #12]
 800b60a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	4a04      	ldr	r2, [pc, #16]	@ (800b624 <prvResetNextTaskUnblockTime+0x3c>)
 800b612:	6013      	str	r3, [r2, #0]
}
 800b614:	bf00      	nop
 800b616:	370c      	adds	r7, #12
 800b618:	46bd      	mov	sp, r7
 800b61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61e:	4770      	bx	lr
 800b620:	200010fc 	.word	0x200010fc
 800b624:	20001164 	.word	0x20001164

0800b628 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b628:	b480      	push	{r7}
 800b62a:	b083      	sub	sp, #12
 800b62c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b62e:	4b05      	ldr	r3, [pc, #20]	@ (800b644 <xTaskGetCurrentTaskHandle+0x1c>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b634:	687b      	ldr	r3, [r7, #4]
	}
 800b636:	4618      	mov	r0, r3
 800b638:	370c      	adds	r7, #12
 800b63a:	46bd      	mov	sp, r7
 800b63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop
 800b644:	20000c70 	.word	0x20000c70

0800b648 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b648:	b480      	push	{r7}
 800b64a:	b083      	sub	sp, #12
 800b64c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b64e:	4b0b      	ldr	r3, [pc, #44]	@ (800b67c <xTaskGetSchedulerState+0x34>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d102      	bne.n	800b65c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b656:	2301      	movs	r3, #1
 800b658:	607b      	str	r3, [r7, #4]
 800b65a:	e008      	b.n	800b66e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b65c:	4b08      	ldr	r3, [pc, #32]	@ (800b680 <xTaskGetSchedulerState+0x38>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d102      	bne.n	800b66a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b664:	2302      	movs	r3, #2
 800b666:	607b      	str	r3, [r7, #4]
 800b668:	e001      	b.n	800b66e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b66a:	2300      	movs	r3, #0
 800b66c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b66e:	687b      	ldr	r3, [r7, #4]
	}
 800b670:	4618      	mov	r0, r3
 800b672:	370c      	adds	r7, #12
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr
 800b67c:	20001150 	.word	0x20001150
 800b680:	2000116c 	.word	0x2000116c

0800b684 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b690:	2300      	movs	r3, #0
 800b692:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d051      	beq.n	800b73e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b69e:	4b2a      	ldr	r3, [pc, #168]	@ (800b748 <xTaskPriorityInherit+0xc4>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d241      	bcs.n	800b72c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b6a8:	68bb      	ldr	r3, [r7, #8]
 800b6aa:	699b      	ldr	r3, [r3, #24]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	db06      	blt.n	800b6be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6b0:	4b25      	ldr	r3, [pc, #148]	@ (800b748 <xTaskPriorityInherit+0xc4>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b6be:	68bb      	ldr	r3, [r7, #8]
 800b6c0:	6959      	ldr	r1, [r3, #20]
 800b6c2:	68bb      	ldr	r3, [r7, #8]
 800b6c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6c6:	4613      	mov	r3, r2
 800b6c8:	009b      	lsls	r3, r3, #2
 800b6ca:	4413      	add	r3, r2
 800b6cc:	009b      	lsls	r3, r3, #2
 800b6ce:	4a1f      	ldr	r2, [pc, #124]	@ (800b74c <xTaskPriorityInherit+0xc8>)
 800b6d0:	4413      	add	r3, r2
 800b6d2:	4299      	cmp	r1, r3
 800b6d4:	d122      	bne.n	800b71c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	3304      	adds	r3, #4
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7fe f86c 	bl	80097b8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b6e0:	4b19      	ldr	r3, [pc, #100]	@ (800b748 <xTaskPriorityInherit+0xc4>)
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ee:	4b18      	ldr	r3, [pc, #96]	@ (800b750 <xTaskPriorityInherit+0xcc>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d903      	bls.n	800b6fe <xTaskPriorityInherit+0x7a>
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6fa:	4a15      	ldr	r2, [pc, #84]	@ (800b750 <xTaskPriorityInherit+0xcc>)
 800b6fc:	6013      	str	r3, [r2, #0]
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b702:	4613      	mov	r3, r2
 800b704:	009b      	lsls	r3, r3, #2
 800b706:	4413      	add	r3, r2
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	4a10      	ldr	r2, [pc, #64]	@ (800b74c <xTaskPriorityInherit+0xc8>)
 800b70c:	441a      	add	r2, r3
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	3304      	adds	r3, #4
 800b712:	4619      	mov	r1, r3
 800b714:	4610      	mov	r0, r2
 800b716:	f7fd fff2 	bl	80096fe <vListInsertEnd>
 800b71a:	e004      	b.n	800b726 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b71c:	4b0a      	ldr	r3, [pc, #40]	@ (800b748 <xTaskPriorityInherit+0xc4>)
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b726:	2301      	movs	r3, #1
 800b728:	60fb      	str	r3, [r7, #12]
 800b72a:	e008      	b.n	800b73e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b730:	4b05      	ldr	r3, [pc, #20]	@ (800b748 <xTaskPriorityInherit+0xc4>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b736:	429a      	cmp	r2, r3
 800b738:	d201      	bcs.n	800b73e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b73a:	2301      	movs	r3, #1
 800b73c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b73e:	68fb      	ldr	r3, [r7, #12]
	}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}
 800b748:	20000c70 	.word	0x20000c70
 800b74c:	20000c74 	.word	0x20000c74
 800b750:	2000114c 	.word	0x2000114c

0800b754 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b754:	b580      	push	{r7, lr}
 800b756:	b086      	sub	sp, #24
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b760:	2300      	movs	r3, #0
 800b762:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d058      	beq.n	800b81c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b76a:	4b2f      	ldr	r3, [pc, #188]	@ (800b828 <xTaskPriorityDisinherit+0xd4>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	693a      	ldr	r2, [r7, #16]
 800b770:	429a      	cmp	r2, r3
 800b772:	d00b      	beq.n	800b78c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b778:	f383 8811 	msr	BASEPRI, r3
 800b77c:	f3bf 8f6f 	isb	sy
 800b780:	f3bf 8f4f 	dsb	sy
 800b784:	60fb      	str	r3, [r7, #12]
}
 800b786:	bf00      	nop
 800b788:	bf00      	nop
 800b78a:	e7fd      	b.n	800b788 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b78c:	693b      	ldr	r3, [r7, #16]
 800b78e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10b      	bne.n	800b7ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	60bb      	str	r3, [r7, #8]
}
 800b7a6:	bf00      	nop
 800b7a8:	bf00      	nop
 800b7aa:	e7fd      	b.n	800b7a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7b0:	1e5a      	subs	r2, r3, #1
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d02c      	beq.n	800b81c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d128      	bne.n	800b81c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	3304      	adds	r3, #4
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f7fd fff2 	bl	80097b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ec:	4b0f      	ldr	r3, [pc, #60]	@ (800b82c <xTaskPriorityDisinherit+0xd8>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d903      	bls.n	800b7fc <xTaskPriorityDisinherit+0xa8>
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f8:	4a0c      	ldr	r2, [pc, #48]	@ (800b82c <xTaskPriorityDisinherit+0xd8>)
 800b7fa:	6013      	str	r3, [r2, #0]
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b800:	4613      	mov	r3, r2
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4413      	add	r3, r2
 800b806:	009b      	lsls	r3, r3, #2
 800b808:	4a09      	ldr	r2, [pc, #36]	@ (800b830 <xTaskPriorityDisinherit+0xdc>)
 800b80a:	441a      	add	r2, r3
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	3304      	adds	r3, #4
 800b810:	4619      	mov	r1, r3
 800b812:	4610      	mov	r0, r2
 800b814:	f7fd ff73 	bl	80096fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b818:	2301      	movs	r3, #1
 800b81a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b81c:	697b      	ldr	r3, [r7, #20]
	}
 800b81e:	4618      	mov	r0, r3
 800b820:	3718      	adds	r7, #24
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	20000c70 	.word	0x20000c70
 800b82c:	2000114c 	.word	0x2000114c
 800b830:	20000c74 	.word	0x20000c74

0800b834 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b834:	b580      	push	{r7, lr}
 800b836:	b088      	sub	sp, #32
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b842:	2301      	movs	r3, #1
 800b844:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d06c      	beq.n	800b926 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b84c:	69bb      	ldr	r3, [r7, #24]
 800b84e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b850:	2b00      	cmp	r3, #0
 800b852:	d10b      	bne.n	800b86c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	60fb      	str	r3, [r7, #12]
}
 800b866:	bf00      	nop
 800b868:	bf00      	nop
 800b86a:	e7fd      	b.n	800b868 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b870:	683a      	ldr	r2, [r7, #0]
 800b872:	429a      	cmp	r2, r3
 800b874:	d902      	bls.n	800b87c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	61fb      	str	r3, [r7, #28]
 800b87a:	e002      	b.n	800b882 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b87c:	69bb      	ldr	r3, [r7, #24]
 800b87e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b880:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b882:	69bb      	ldr	r3, [r7, #24]
 800b884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b886:	69fa      	ldr	r2, [r7, #28]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d04c      	beq.n	800b926 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b88c:	69bb      	ldr	r3, [r7, #24]
 800b88e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b890:	697a      	ldr	r2, [r7, #20]
 800b892:	429a      	cmp	r2, r3
 800b894:	d147      	bne.n	800b926 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b896:	4b26      	ldr	r3, [pc, #152]	@ (800b930 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	69ba      	ldr	r2, [r7, #24]
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d10b      	bne.n	800b8b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a4:	f383 8811 	msr	BASEPRI, r3
 800b8a8:	f3bf 8f6f 	isb	sy
 800b8ac:	f3bf 8f4f 	dsb	sy
 800b8b0:	60bb      	str	r3, [r7, #8]
}
 800b8b2:	bf00      	nop
 800b8b4:	bf00      	nop
 800b8b6:	e7fd      	b.n	800b8b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b8b8:	69bb      	ldr	r3, [r7, #24]
 800b8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b8be:	69bb      	ldr	r3, [r7, #24]
 800b8c0:	69fa      	ldr	r2, [r7, #28]
 800b8c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	699b      	ldr	r3, [r3, #24]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	db04      	blt.n	800b8d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8cc:	69fb      	ldr	r3, [r7, #28]
 800b8ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b8d6:	69bb      	ldr	r3, [r7, #24]
 800b8d8:	6959      	ldr	r1, [r3, #20]
 800b8da:	693a      	ldr	r2, [r7, #16]
 800b8dc:	4613      	mov	r3, r2
 800b8de:	009b      	lsls	r3, r3, #2
 800b8e0:	4413      	add	r3, r2
 800b8e2:	009b      	lsls	r3, r3, #2
 800b8e4:	4a13      	ldr	r2, [pc, #76]	@ (800b934 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b8e6:	4413      	add	r3, r2
 800b8e8:	4299      	cmp	r1, r3
 800b8ea:	d11c      	bne.n	800b926 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8ec:	69bb      	ldr	r3, [r7, #24]
 800b8ee:	3304      	adds	r3, #4
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7fd ff61 	bl	80097b8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b938 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d903      	bls.n	800b90a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b906:	4a0c      	ldr	r2, [pc, #48]	@ (800b938 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b908:	6013      	str	r3, [r2, #0]
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b90e:	4613      	mov	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	4413      	add	r3, r2
 800b914:	009b      	lsls	r3, r3, #2
 800b916:	4a07      	ldr	r2, [pc, #28]	@ (800b934 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b918:	441a      	add	r2, r3
 800b91a:	69bb      	ldr	r3, [r7, #24]
 800b91c:	3304      	adds	r3, #4
 800b91e:	4619      	mov	r1, r3
 800b920:	4610      	mov	r0, r2
 800b922:	f7fd feec 	bl	80096fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b926:	bf00      	nop
 800b928:	3720      	adds	r7, #32
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	20000c70 	.word	0x20000c70
 800b934:	20000c74 	.word	0x20000c74
 800b938:	2000114c 	.word	0x2000114c

0800b93c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b93c:	b480      	push	{r7}
 800b93e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b940:	4b07      	ldr	r3, [pc, #28]	@ (800b960 <pvTaskIncrementMutexHeldCount+0x24>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d004      	beq.n	800b952 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b948:	4b05      	ldr	r3, [pc, #20]	@ (800b960 <pvTaskIncrementMutexHeldCount+0x24>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b94e:	3201      	adds	r2, #1
 800b950:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b952:	4b03      	ldr	r3, [pc, #12]	@ (800b960 <pvTaskIncrementMutexHeldCount+0x24>)
 800b954:	681b      	ldr	r3, [r3, #0]
	}
 800b956:	4618      	mov	r0, r3
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr
 800b960:	20000c70 	.word	0x20000c70

0800b964 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b084      	sub	sp, #16
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
 800b96c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b96e:	4b21      	ldr	r3, [pc, #132]	@ (800b9f4 <prvAddCurrentTaskToDelayedList+0x90>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b974:	4b20      	ldr	r3, [pc, #128]	@ (800b9f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	3304      	adds	r3, #4
 800b97a:	4618      	mov	r0, r3
 800b97c:	f7fd ff1c 	bl	80097b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b986:	d10a      	bne.n	800b99e <prvAddCurrentTaskToDelayedList+0x3a>
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d007      	beq.n	800b99e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b98e:	4b1a      	ldr	r3, [pc, #104]	@ (800b9f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	3304      	adds	r3, #4
 800b994:	4619      	mov	r1, r3
 800b996:	4819      	ldr	r0, [pc, #100]	@ (800b9fc <prvAddCurrentTaskToDelayedList+0x98>)
 800b998:	f7fd feb1 	bl	80096fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b99c:	e026      	b.n	800b9ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b99e:	68fa      	ldr	r2, [r7, #12]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	4413      	add	r3, r2
 800b9a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b9a6:	4b14      	ldr	r3, [pc, #80]	@ (800b9f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	68ba      	ldr	r2, [r7, #8]
 800b9ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b9ae:	68ba      	ldr	r2, [r7, #8]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d209      	bcs.n	800b9ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9b6:	4b12      	ldr	r3, [pc, #72]	@ (800ba00 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b9b8:	681a      	ldr	r2, [r3, #0]
 800b9ba:	4b0f      	ldr	r3, [pc, #60]	@ (800b9f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	3304      	adds	r3, #4
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	4610      	mov	r0, r2
 800b9c4:	f7fd febf 	bl	8009746 <vListInsert>
}
 800b9c8:	e010      	b.n	800b9ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9ca:	4b0e      	ldr	r3, [pc, #56]	@ (800ba04 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b9cc:	681a      	ldr	r2, [r3, #0]
 800b9ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b9f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	3304      	adds	r3, #4
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	f7fd feb5 	bl	8009746 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b9dc:	4b0a      	ldr	r3, [pc, #40]	@ (800ba08 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	68ba      	ldr	r2, [r7, #8]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d202      	bcs.n	800b9ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b9e6:	4a08      	ldr	r2, [pc, #32]	@ (800ba08 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	6013      	str	r3, [r2, #0]
}
 800b9ec:	bf00      	nop
 800b9ee:	3710      	adds	r7, #16
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	20001148 	.word	0x20001148
 800b9f8:	20000c70 	.word	0x20000c70
 800b9fc:	20001130 	.word	0x20001130
 800ba00:	20001100 	.word	0x20001100
 800ba04:	200010fc 	.word	0x200010fc
 800ba08:	20001164 	.word	0x20001164

0800ba0c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b08a      	sub	sp, #40	@ 0x28
 800ba10:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ba12:	2300      	movs	r3, #0
 800ba14:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ba16:	f000 fb13 	bl	800c040 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ba1a:	4b1d      	ldr	r3, [pc, #116]	@ (800ba90 <xTimerCreateTimerTask+0x84>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d021      	beq.n	800ba66 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ba22:	2300      	movs	r3, #0
 800ba24:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ba26:	2300      	movs	r3, #0
 800ba28:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ba2a:	1d3a      	adds	r2, r7, #4
 800ba2c:	f107 0108 	add.w	r1, r7, #8
 800ba30:	f107 030c 	add.w	r3, r7, #12
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7fd fe1b 	bl	8009670 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ba3a:	6879      	ldr	r1, [r7, #4]
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	68fa      	ldr	r2, [r7, #12]
 800ba40:	9202      	str	r2, [sp, #8]
 800ba42:	9301      	str	r3, [sp, #4]
 800ba44:	2302      	movs	r3, #2
 800ba46:	9300      	str	r3, [sp, #0]
 800ba48:	2300      	movs	r3, #0
 800ba4a:	460a      	mov	r2, r1
 800ba4c:	4911      	ldr	r1, [pc, #68]	@ (800ba94 <xTimerCreateTimerTask+0x88>)
 800ba4e:	4812      	ldr	r0, [pc, #72]	@ (800ba98 <xTimerCreateTimerTask+0x8c>)
 800ba50:	f7fe ffc0 	bl	800a9d4 <xTaskCreateStatic>
 800ba54:	4603      	mov	r3, r0
 800ba56:	4a11      	ldr	r2, [pc, #68]	@ (800ba9c <xTimerCreateTimerTask+0x90>)
 800ba58:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ba5a:	4b10      	ldr	r3, [pc, #64]	@ (800ba9c <xTimerCreateTimerTask+0x90>)
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d001      	beq.n	800ba66 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ba62:	2301      	movs	r3, #1
 800ba64:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d10b      	bne.n	800ba84 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ba6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba70:	f383 8811 	msr	BASEPRI, r3
 800ba74:	f3bf 8f6f 	isb	sy
 800ba78:	f3bf 8f4f 	dsb	sy
 800ba7c:	613b      	str	r3, [r7, #16]
}
 800ba7e:	bf00      	nop
 800ba80:	bf00      	nop
 800ba82:	e7fd      	b.n	800ba80 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ba84:	697b      	ldr	r3, [r7, #20]
}
 800ba86:	4618      	mov	r0, r3
 800ba88:	3718      	adds	r7, #24
 800ba8a:	46bd      	mov	sp, r7
 800ba8c:	bd80      	pop	{r7, pc}
 800ba8e:	bf00      	nop
 800ba90:	200011a0 	.word	0x200011a0
 800ba94:	0800ca5c 	.word	0x0800ca5c
 800ba98:	0800bbd9 	.word	0x0800bbd9
 800ba9c:	200011a4 	.word	0x200011a4

0800baa0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b08a      	sub	sp, #40	@ 0x28
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	60f8      	str	r0, [r7, #12]
 800baa8:	60b9      	str	r1, [r7, #8]
 800baaa:	607a      	str	r2, [r7, #4]
 800baac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800baae:	2300      	movs	r3, #0
 800bab0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d10b      	bne.n	800bad0 <xTimerGenericCommand+0x30>
	__asm volatile
 800bab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800babc:	f383 8811 	msr	BASEPRI, r3
 800bac0:	f3bf 8f6f 	isb	sy
 800bac4:	f3bf 8f4f 	dsb	sy
 800bac8:	623b      	str	r3, [r7, #32]
}
 800baca:	bf00      	nop
 800bacc:	bf00      	nop
 800bace:	e7fd      	b.n	800bacc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bad0:	4b19      	ldr	r3, [pc, #100]	@ (800bb38 <xTimerGenericCommand+0x98>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d02a      	beq.n	800bb2e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	2b05      	cmp	r3, #5
 800bae8:	dc18      	bgt.n	800bb1c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800baea:	f7ff fdad 	bl	800b648 <xTaskGetSchedulerState>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b02      	cmp	r3, #2
 800baf2:	d109      	bne.n	800bb08 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800baf4:	4b10      	ldr	r3, [pc, #64]	@ (800bb38 <xTimerGenericCommand+0x98>)
 800baf6:	6818      	ldr	r0, [r3, #0]
 800baf8:	f107 0110 	add.w	r1, r7, #16
 800bafc:	2300      	movs	r3, #0
 800bafe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb00:	f7fe f8f0 	bl	8009ce4 <xQueueGenericSend>
 800bb04:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb06:	e012      	b.n	800bb2e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bb08:	4b0b      	ldr	r3, [pc, #44]	@ (800bb38 <xTimerGenericCommand+0x98>)
 800bb0a:	6818      	ldr	r0, [r3, #0]
 800bb0c:	f107 0110 	add.w	r1, r7, #16
 800bb10:	2300      	movs	r3, #0
 800bb12:	2200      	movs	r2, #0
 800bb14:	f7fe f8e6 	bl	8009ce4 <xQueueGenericSend>
 800bb18:	6278      	str	r0, [r7, #36]	@ 0x24
 800bb1a:	e008      	b.n	800bb2e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb1c:	4b06      	ldr	r3, [pc, #24]	@ (800bb38 <xTimerGenericCommand+0x98>)
 800bb1e:	6818      	ldr	r0, [r3, #0]
 800bb20:	f107 0110 	add.w	r1, r7, #16
 800bb24:	2300      	movs	r3, #0
 800bb26:	683a      	ldr	r2, [r7, #0]
 800bb28:	f7fe f9de 	bl	8009ee8 <xQueueGenericSendFromISR>
 800bb2c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bb2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3728      	adds	r7, #40	@ 0x28
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}
 800bb38:	200011a0 	.word	0x200011a0

0800bb3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	b088      	sub	sp, #32
 800bb40:	af02      	add	r7, sp, #8
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb46:	4b23      	ldr	r3, [pc, #140]	@ (800bbd4 <prvProcessExpiredTimer+0x98>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	68db      	ldr	r3, [r3, #12]
 800bb4c:	68db      	ldr	r3, [r3, #12]
 800bb4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	3304      	adds	r3, #4
 800bb54:	4618      	mov	r0, r3
 800bb56:	f7fd fe2f 	bl	80097b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bb60:	f003 0304 	and.w	r3, r3, #4
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d023      	beq.n	800bbb0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	699a      	ldr	r2, [r3, #24]
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	18d1      	adds	r1, r2, r3
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	683a      	ldr	r2, [r7, #0]
 800bb74:	6978      	ldr	r0, [r7, #20]
 800bb76:	f000 f8d5 	bl	800bd24 <prvInsertTimerInActiveList>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d020      	beq.n	800bbc2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb80:	2300      	movs	r3, #0
 800bb82:	9300      	str	r3, [sp, #0]
 800bb84:	2300      	movs	r3, #0
 800bb86:	687a      	ldr	r2, [r7, #4]
 800bb88:	2100      	movs	r1, #0
 800bb8a:	6978      	ldr	r0, [r7, #20]
 800bb8c:	f7ff ff88 	bl	800baa0 <xTimerGenericCommand>
 800bb90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d114      	bne.n	800bbc2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bb98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9c:	f383 8811 	msr	BASEPRI, r3
 800bba0:	f3bf 8f6f 	isb	sy
 800bba4:	f3bf 8f4f 	dsb	sy
 800bba8:	60fb      	str	r3, [r7, #12]
}
 800bbaa:	bf00      	nop
 800bbac:	bf00      	nop
 800bbae:	e7fd      	b.n	800bbac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bbb6:	f023 0301 	bic.w	r3, r3, #1
 800bbba:	b2da      	uxtb	r2, r3
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	6a1b      	ldr	r3, [r3, #32]
 800bbc6:	6978      	ldr	r0, [r7, #20]
 800bbc8:	4798      	blx	r3
}
 800bbca:	bf00      	nop
 800bbcc:	3718      	adds	r7, #24
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}
 800bbd2:	bf00      	nop
 800bbd4:	20001198 	.word	0x20001198

0800bbd8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbe0:	f107 0308 	add.w	r3, r7, #8
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f000 f859 	bl	800bc9c <prvGetNextExpireTime>
 800bbea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	4619      	mov	r1, r3
 800bbf0:	68f8      	ldr	r0, [r7, #12]
 800bbf2:	f000 f805 	bl	800bc00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bbf6:	f000 f8d7 	bl	800bda8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbfa:	bf00      	nop
 800bbfc:	e7f0      	b.n	800bbe0 <prvTimerTask+0x8>
	...

0800bc00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
 800bc08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bc0a:	f7ff f927 	bl	800ae5c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc0e:	f107 0308 	add.w	r3, r7, #8
 800bc12:	4618      	mov	r0, r3
 800bc14:	f000 f866 	bl	800bce4 <prvSampleTimeNow>
 800bc18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d130      	bne.n	800bc82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d10a      	bne.n	800bc3c <prvProcessTimerOrBlockTask+0x3c>
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	429a      	cmp	r2, r3
 800bc2c:	d806      	bhi.n	800bc3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bc2e:	f7ff f923 	bl	800ae78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc32:	68f9      	ldr	r1, [r7, #12]
 800bc34:	6878      	ldr	r0, [r7, #4]
 800bc36:	f7ff ff81 	bl	800bb3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bc3a:	e024      	b.n	800bc86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d008      	beq.n	800bc54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bc42:	4b13      	ldr	r3, [pc, #76]	@ (800bc90 <prvProcessTimerOrBlockTask+0x90>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d101      	bne.n	800bc50 <prvProcessTimerOrBlockTask+0x50>
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e000      	b.n	800bc52 <prvProcessTimerOrBlockTask+0x52>
 800bc50:	2300      	movs	r3, #0
 800bc52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc54:	4b0f      	ldr	r3, [pc, #60]	@ (800bc94 <prvProcessTimerOrBlockTask+0x94>)
 800bc56:	6818      	ldr	r0, [r3, #0]
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	1ad3      	subs	r3, r2, r3
 800bc5e:	683a      	ldr	r2, [r7, #0]
 800bc60:	4619      	mov	r1, r3
 800bc62:	f7fe fe83 	bl	800a96c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc66:	f7ff f907 	bl	800ae78 <xTaskResumeAll>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d10a      	bne.n	800bc86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bc70:	4b09      	ldr	r3, [pc, #36]	@ (800bc98 <prvProcessTimerOrBlockTask+0x98>)
 800bc72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc76:	601a      	str	r2, [r3, #0]
 800bc78:	f3bf 8f4f 	dsb	sy
 800bc7c:	f3bf 8f6f 	isb	sy
}
 800bc80:	e001      	b.n	800bc86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bc82:	f7ff f8f9 	bl	800ae78 <xTaskResumeAll>
}
 800bc86:	bf00      	nop
 800bc88:	3710      	adds	r7, #16
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	2000119c 	.word	0x2000119c
 800bc94:	200011a0 	.word	0x200011a0
 800bc98:	e000ed04 	.word	0xe000ed04

0800bc9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bca4:	4b0e      	ldr	r3, [pc, #56]	@ (800bce0 <prvGetNextExpireTime+0x44>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <prvGetNextExpireTime+0x16>
 800bcae:	2201      	movs	r2, #1
 800bcb0:	e000      	b.n	800bcb4 <prvGetNextExpireTime+0x18>
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d105      	bne.n	800bccc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bcc0:	4b07      	ldr	r3, [pc, #28]	@ (800bce0 <prvGetNextExpireTime+0x44>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68db      	ldr	r3, [r3, #12]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	60fb      	str	r3, [r7, #12]
 800bcca:	e001      	b.n	800bcd0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bccc:	2300      	movs	r3, #0
 800bcce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3714      	adds	r7, #20
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr
 800bcde:	bf00      	nop
 800bce0:	20001198 	.word	0x20001198

0800bce4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b084      	sub	sp, #16
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bcec:	f7ff f962 	bl	800afb4 <xTaskGetTickCount>
 800bcf0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bcf2:	4b0b      	ldr	r3, [pc, #44]	@ (800bd20 <prvSampleTimeNow+0x3c>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d205      	bcs.n	800bd08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bcfc:	f000 f93a 	bl	800bf74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2201      	movs	r2, #1
 800bd04:	601a      	str	r2, [r3, #0]
 800bd06:	e002      	b.n	800bd0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bd0e:	4a04      	ldr	r2, [pc, #16]	@ (800bd20 <prvSampleTimeNow+0x3c>)
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bd14:	68fb      	ldr	r3, [r7, #12]
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3710      	adds	r7, #16
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	200011a8 	.word	0x200011a8

0800bd24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b086      	sub	sp, #24
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	60f8      	str	r0, [r7, #12]
 800bd2c:	60b9      	str	r1, [r7, #8]
 800bd2e:	607a      	str	r2, [r7, #4]
 800bd30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bd32:	2300      	movs	r3, #0
 800bd34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	68ba      	ldr	r2, [r7, #8]
 800bd3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	68fa      	ldr	r2, [r7, #12]
 800bd40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bd42:	68ba      	ldr	r2, [r7, #8]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	429a      	cmp	r2, r3
 800bd48:	d812      	bhi.n	800bd70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd4a:	687a      	ldr	r2, [r7, #4]
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	1ad2      	subs	r2, r2, r3
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	699b      	ldr	r3, [r3, #24]
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d302      	bcc.n	800bd5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd58:	2301      	movs	r3, #1
 800bd5a:	617b      	str	r3, [r7, #20]
 800bd5c:	e01b      	b.n	800bd96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd5e:	4b10      	ldr	r3, [pc, #64]	@ (800bda0 <prvInsertTimerInActiveList+0x7c>)
 800bd60:	681a      	ldr	r2, [r3, #0]
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	3304      	adds	r3, #4
 800bd66:	4619      	mov	r1, r3
 800bd68:	4610      	mov	r0, r2
 800bd6a:	f7fd fcec 	bl	8009746 <vListInsert>
 800bd6e:	e012      	b.n	800bd96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bd70:	687a      	ldr	r2, [r7, #4]
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d206      	bcs.n	800bd86 <prvInsertTimerInActiveList+0x62>
 800bd78:	68ba      	ldr	r2, [r7, #8]
 800bd7a:	683b      	ldr	r3, [r7, #0]
 800bd7c:	429a      	cmp	r2, r3
 800bd7e:	d302      	bcc.n	800bd86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bd80:	2301      	movs	r3, #1
 800bd82:	617b      	str	r3, [r7, #20]
 800bd84:	e007      	b.n	800bd96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd86:	4b07      	ldr	r3, [pc, #28]	@ (800bda4 <prvInsertTimerInActiveList+0x80>)
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	3304      	adds	r3, #4
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4610      	mov	r0, r2
 800bd92:	f7fd fcd8 	bl	8009746 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bd96:	697b      	ldr	r3, [r7, #20]
}
 800bd98:	4618      	mov	r0, r3
 800bd9a:	3718      	adds	r7, #24
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	2000119c 	.word	0x2000119c
 800bda4:	20001198 	.word	0x20001198

0800bda8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b08e      	sub	sp, #56	@ 0x38
 800bdac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bdae:	e0ce      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	da19      	bge.n	800bdea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bdb6:	1d3b      	adds	r3, r7, #4
 800bdb8:	3304      	adds	r3, #4
 800bdba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bdbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d10b      	bne.n	800bdda <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bdc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc6:	f383 8811 	msr	BASEPRI, r3
 800bdca:	f3bf 8f6f 	isb	sy
 800bdce:	f3bf 8f4f 	dsb	sy
 800bdd2:	61fb      	str	r3, [r7, #28]
}
 800bdd4:	bf00      	nop
 800bdd6:	bf00      	nop
 800bdd8:	e7fd      	b.n	800bdd6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bdda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bde0:	6850      	ldr	r0, [r2, #4]
 800bde2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bde4:	6892      	ldr	r2, [r2, #8]
 800bde6:	4611      	mov	r1, r2
 800bde8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	f2c0 80ae 	blt.w	800bf4e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bdf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdf8:	695b      	ldr	r3, [r3, #20]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d004      	beq.n	800be08 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bdfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be00:	3304      	adds	r3, #4
 800be02:	4618      	mov	r0, r3
 800be04:	f7fd fcd8 	bl	80097b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be08:	463b      	mov	r3, r7
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7ff ff6a 	bl	800bce4 <prvSampleTimeNow>
 800be10:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	2b09      	cmp	r3, #9
 800be16:	f200 8097 	bhi.w	800bf48 <prvProcessReceivedCommands+0x1a0>
 800be1a:	a201      	add	r2, pc, #4	@ (adr r2, 800be20 <prvProcessReceivedCommands+0x78>)
 800be1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be20:	0800be49 	.word	0x0800be49
 800be24:	0800be49 	.word	0x0800be49
 800be28:	0800be49 	.word	0x0800be49
 800be2c:	0800bebf 	.word	0x0800bebf
 800be30:	0800bed3 	.word	0x0800bed3
 800be34:	0800bf1f 	.word	0x0800bf1f
 800be38:	0800be49 	.word	0x0800be49
 800be3c:	0800be49 	.word	0x0800be49
 800be40:	0800bebf 	.word	0x0800bebf
 800be44:	0800bed3 	.word	0x0800bed3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be4e:	f043 0301 	orr.w	r3, r3, #1
 800be52:	b2da      	uxtb	r2, r3
 800be54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be5e:	699b      	ldr	r3, [r3, #24]
 800be60:	18d1      	adds	r1, r2, r3
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be68:	f7ff ff5c 	bl	800bd24 <prvInsertTimerInActiveList>
 800be6c:	4603      	mov	r3, r0
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d06c      	beq.n	800bf4c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be74:	6a1b      	ldr	r3, [r3, #32]
 800be76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be80:	f003 0304 	and.w	r3, r3, #4
 800be84:	2b00      	cmp	r3, #0
 800be86:	d061      	beq.n	800bf4c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800be88:	68ba      	ldr	r2, [r7, #8]
 800be8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8c:	699b      	ldr	r3, [r3, #24]
 800be8e:	441a      	add	r2, r3
 800be90:	2300      	movs	r3, #0
 800be92:	9300      	str	r3, [sp, #0]
 800be94:	2300      	movs	r3, #0
 800be96:	2100      	movs	r1, #0
 800be98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800be9a:	f7ff fe01 	bl	800baa0 <xTimerGenericCommand>
 800be9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bea0:	6a3b      	ldr	r3, [r7, #32]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d152      	bne.n	800bf4c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beaa:	f383 8811 	msr	BASEPRI, r3
 800beae:	f3bf 8f6f 	isb	sy
 800beb2:	f3bf 8f4f 	dsb	sy
 800beb6:	61bb      	str	r3, [r7, #24]
}
 800beb8:	bf00      	nop
 800beba:	bf00      	nop
 800bebc:	e7fd      	b.n	800beba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bec4:	f023 0301 	bic.w	r3, r3, #1
 800bec8:	b2da      	uxtb	r2, r3
 800beca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800becc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bed0:	e03d      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bed8:	f043 0301 	orr.w	r3, r3, #1
 800bedc:	b2da      	uxtb	r2, r3
 800bede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bee4:	68ba      	ldr	r2, [r7, #8]
 800bee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800beea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beec:	699b      	ldr	r3, [r3, #24]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d10b      	bne.n	800bf0a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef6:	f383 8811 	msr	BASEPRI, r3
 800befa:	f3bf 8f6f 	isb	sy
 800befe:	f3bf 8f4f 	dsb	sy
 800bf02:	617b      	str	r3, [r7, #20]
}
 800bf04:	bf00      	nop
 800bf06:	bf00      	nop
 800bf08:	e7fd      	b.n	800bf06 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bf0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf0c:	699a      	ldr	r2, [r3, #24]
 800bf0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf10:	18d1      	adds	r1, r2, r3
 800bf12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf18:	f7ff ff04 	bl	800bd24 <prvInsertTimerInActiveList>
					break;
 800bf1c:	e017      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bf1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf24:	f003 0302 	and.w	r3, r3, #2
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d103      	bne.n	800bf34 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bf2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf2e:	f000 fbeb 	bl	800c708 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf32:	e00c      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf3a:	f023 0301 	bic.w	r3, r3, #1
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bf46:	e002      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800bf48:	bf00      	nop
 800bf4a:	e000      	b.n	800bf4e <prvProcessReceivedCommands+0x1a6>
					break;
 800bf4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf4e:	4b08      	ldr	r3, [pc, #32]	@ (800bf70 <prvProcessReceivedCommands+0x1c8>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	1d39      	adds	r1, r7, #4
 800bf54:	2200      	movs	r2, #0
 800bf56:	4618      	mov	r0, r3
 800bf58:	f7fe f8f4 	bl	800a144 <xQueueReceive>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	f47f af26 	bne.w	800bdb0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800bf64:	bf00      	nop
 800bf66:	bf00      	nop
 800bf68:	3730      	adds	r7, #48	@ 0x30
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}
 800bf6e:	bf00      	nop
 800bf70:	200011a0 	.word	0x200011a0

0800bf74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b088      	sub	sp, #32
 800bf78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf7a:	e049      	b.n	800c010 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf7c:	4b2e      	ldr	r3, [pc, #184]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf86:	4b2c      	ldr	r3, [pc, #176]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	68db      	ldr	r3, [r3, #12]
 800bf8c:	68db      	ldr	r3, [r3, #12]
 800bf8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	3304      	adds	r3, #4
 800bf94:	4618      	mov	r0, r3
 800bf96:	f7fd fc0f 	bl	80097b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	6a1b      	ldr	r3, [r3, #32]
 800bf9e:	68f8      	ldr	r0, [r7, #12]
 800bfa0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfa8:	f003 0304 	and.w	r3, r3, #4
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d02f      	beq.n	800c010 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	699b      	ldr	r3, [r3, #24]
 800bfb4:	693a      	ldr	r2, [r7, #16]
 800bfb6:	4413      	add	r3, r2
 800bfb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bfba:	68ba      	ldr	r2, [r7, #8]
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d90e      	bls.n	800bfe0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	68ba      	ldr	r2, [r7, #8]
 800bfc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	68fa      	ldr	r2, [r7, #12]
 800bfcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfce:	4b1a      	ldr	r3, [pc, #104]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800bfd0:	681a      	ldr	r2, [r3, #0]
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	3304      	adds	r3, #4
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	4610      	mov	r0, r2
 800bfda:	f7fd fbb4 	bl	8009746 <vListInsert>
 800bfde:	e017      	b.n	800c010 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	9300      	str	r3, [sp, #0]
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	693a      	ldr	r2, [r7, #16]
 800bfe8:	2100      	movs	r1, #0
 800bfea:	68f8      	ldr	r0, [r7, #12]
 800bfec:	f7ff fd58 	bl	800baa0 <xTimerGenericCommand>
 800bff0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d10b      	bne.n	800c010 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800bff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bffc:	f383 8811 	msr	BASEPRI, r3
 800c000:	f3bf 8f6f 	isb	sy
 800c004:	f3bf 8f4f 	dsb	sy
 800c008:	603b      	str	r3, [r7, #0]
}
 800c00a:	bf00      	nop
 800c00c:	bf00      	nop
 800c00e:	e7fd      	b.n	800c00c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c010:	4b09      	ldr	r3, [pc, #36]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1b0      	bne.n	800bf7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c01a:	4b07      	ldr	r3, [pc, #28]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c020:	4b06      	ldr	r3, [pc, #24]	@ (800c03c <prvSwitchTimerLists+0xc8>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	4a04      	ldr	r2, [pc, #16]	@ (800c038 <prvSwitchTimerLists+0xc4>)
 800c026:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c028:	4a04      	ldr	r2, [pc, #16]	@ (800c03c <prvSwitchTimerLists+0xc8>)
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	6013      	str	r3, [r2, #0]
}
 800c02e:	bf00      	nop
 800c030:	3718      	adds	r7, #24
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	20001198 	.word	0x20001198
 800c03c:	2000119c 	.word	0x2000119c

0800c040 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c046:	f000 f96f 	bl	800c328 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c04a:	4b15      	ldr	r3, [pc, #84]	@ (800c0a0 <prvCheckForValidListAndQueue+0x60>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d120      	bne.n	800c094 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c052:	4814      	ldr	r0, [pc, #80]	@ (800c0a4 <prvCheckForValidListAndQueue+0x64>)
 800c054:	f7fd fb26 	bl	80096a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c058:	4813      	ldr	r0, [pc, #76]	@ (800c0a8 <prvCheckForValidListAndQueue+0x68>)
 800c05a:	f7fd fb23 	bl	80096a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c05e:	4b13      	ldr	r3, [pc, #76]	@ (800c0ac <prvCheckForValidListAndQueue+0x6c>)
 800c060:	4a10      	ldr	r2, [pc, #64]	@ (800c0a4 <prvCheckForValidListAndQueue+0x64>)
 800c062:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c064:	4b12      	ldr	r3, [pc, #72]	@ (800c0b0 <prvCheckForValidListAndQueue+0x70>)
 800c066:	4a10      	ldr	r2, [pc, #64]	@ (800c0a8 <prvCheckForValidListAndQueue+0x68>)
 800c068:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c06a:	2300      	movs	r3, #0
 800c06c:	9300      	str	r3, [sp, #0]
 800c06e:	4b11      	ldr	r3, [pc, #68]	@ (800c0b4 <prvCheckForValidListAndQueue+0x74>)
 800c070:	4a11      	ldr	r2, [pc, #68]	@ (800c0b8 <prvCheckForValidListAndQueue+0x78>)
 800c072:	2110      	movs	r1, #16
 800c074:	200a      	movs	r0, #10
 800c076:	f7fd fc33 	bl	80098e0 <xQueueGenericCreateStatic>
 800c07a:	4603      	mov	r3, r0
 800c07c:	4a08      	ldr	r2, [pc, #32]	@ (800c0a0 <prvCheckForValidListAndQueue+0x60>)
 800c07e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c080:	4b07      	ldr	r3, [pc, #28]	@ (800c0a0 <prvCheckForValidListAndQueue+0x60>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d005      	beq.n	800c094 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c088:	4b05      	ldr	r3, [pc, #20]	@ (800c0a0 <prvCheckForValidListAndQueue+0x60>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	490b      	ldr	r1, [pc, #44]	@ (800c0bc <prvCheckForValidListAndQueue+0x7c>)
 800c08e:	4618      	mov	r0, r3
 800c090:	f7fe fc18 	bl	800a8c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c094:	f000 f97a 	bl	800c38c <vPortExitCritical>
}
 800c098:	bf00      	nop
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}
 800c09e:	bf00      	nop
 800c0a0:	200011a0 	.word	0x200011a0
 800c0a4:	20001170 	.word	0x20001170
 800c0a8:	20001184 	.word	0x20001184
 800c0ac:	20001198 	.word	0x20001198
 800c0b0:	2000119c 	.word	0x2000119c
 800c0b4:	2000124c 	.word	0x2000124c
 800c0b8:	200011ac 	.word	0x200011ac
 800c0bc:	0800ca64 	.word	0x0800ca64

0800c0c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b085      	sub	sp, #20
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	3b04      	subs	r3, #4
 800c0d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c0d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	3b04      	subs	r3, #4
 800c0de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	f023 0201 	bic.w	r2, r3, #1
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	3b04      	subs	r3, #4
 800c0ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c0f0:	4a0c      	ldr	r2, [pc, #48]	@ (800c124 <pxPortInitialiseStack+0x64>)
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	3b14      	subs	r3, #20
 800c0fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	3b04      	subs	r3, #4
 800c106:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f06f 0202 	mvn.w	r2, #2
 800c10e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	3b20      	subs	r3, #32
 800c114:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c116:	68fb      	ldr	r3, [r7, #12]
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3714      	adds	r7, #20
 800c11c:	46bd      	mov	sp, r7
 800c11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c122:	4770      	bx	lr
 800c124:	0800c129 	.word	0x0800c129

0800c128 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c128:	b480      	push	{r7}
 800c12a:	b085      	sub	sp, #20
 800c12c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c12e:	2300      	movs	r3, #0
 800c130:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c132:	4b13      	ldr	r3, [pc, #76]	@ (800c180 <prvTaskExitError+0x58>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c13a:	d00b      	beq.n	800c154 <prvTaskExitError+0x2c>
	__asm volatile
 800c13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c140:	f383 8811 	msr	BASEPRI, r3
 800c144:	f3bf 8f6f 	isb	sy
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	60fb      	str	r3, [r7, #12]
}
 800c14e:	bf00      	nop
 800c150:	bf00      	nop
 800c152:	e7fd      	b.n	800c150 <prvTaskExitError+0x28>
	__asm volatile
 800c154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c158:	f383 8811 	msr	BASEPRI, r3
 800c15c:	f3bf 8f6f 	isb	sy
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	60bb      	str	r3, [r7, #8]
}
 800c166:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c168:	bf00      	nop
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d0fc      	beq.n	800c16a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c170:	bf00      	nop
 800c172:	bf00      	nop
 800c174:	3714      	adds	r7, #20
 800c176:	46bd      	mov	sp, r7
 800c178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17c:	4770      	bx	lr
 800c17e:	bf00      	nop
 800c180:	2000000c 	.word	0x2000000c
	...

0800c190 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c190:	4b07      	ldr	r3, [pc, #28]	@ (800c1b0 <pxCurrentTCBConst2>)
 800c192:	6819      	ldr	r1, [r3, #0]
 800c194:	6808      	ldr	r0, [r1, #0]
 800c196:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c19a:	f380 8809 	msr	PSP, r0
 800c19e:	f3bf 8f6f 	isb	sy
 800c1a2:	f04f 0000 	mov.w	r0, #0
 800c1a6:	f380 8811 	msr	BASEPRI, r0
 800c1aa:	4770      	bx	lr
 800c1ac:	f3af 8000 	nop.w

0800c1b0 <pxCurrentTCBConst2>:
 800c1b0:	20000c70 	.word	0x20000c70
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c1b4:	bf00      	nop
 800c1b6:	bf00      	nop

0800c1b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c1b8:	4808      	ldr	r0, [pc, #32]	@ (800c1dc <prvPortStartFirstTask+0x24>)
 800c1ba:	6800      	ldr	r0, [r0, #0]
 800c1bc:	6800      	ldr	r0, [r0, #0]
 800c1be:	f380 8808 	msr	MSP, r0
 800c1c2:	f04f 0000 	mov.w	r0, #0
 800c1c6:	f380 8814 	msr	CONTROL, r0
 800c1ca:	b662      	cpsie	i
 800c1cc:	b661      	cpsie	f
 800c1ce:	f3bf 8f4f 	dsb	sy
 800c1d2:	f3bf 8f6f 	isb	sy
 800c1d6:	df00      	svc	0
 800c1d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1da:	bf00      	nop
 800c1dc:	e000ed08 	.word	0xe000ed08

0800c1e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c1e6:	4b47      	ldr	r3, [pc, #284]	@ (800c304 <xPortStartScheduler+0x124>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a47      	ldr	r2, [pc, #284]	@ (800c308 <xPortStartScheduler+0x128>)
 800c1ec:	4293      	cmp	r3, r2
 800c1ee:	d10b      	bne.n	800c208 <xPortStartScheduler+0x28>
	__asm volatile
 800c1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f4:	f383 8811 	msr	BASEPRI, r3
 800c1f8:	f3bf 8f6f 	isb	sy
 800c1fc:	f3bf 8f4f 	dsb	sy
 800c200:	60fb      	str	r3, [r7, #12]
}
 800c202:	bf00      	nop
 800c204:	bf00      	nop
 800c206:	e7fd      	b.n	800c204 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c208:	4b3e      	ldr	r3, [pc, #248]	@ (800c304 <xPortStartScheduler+0x124>)
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	4a3f      	ldr	r2, [pc, #252]	@ (800c30c <xPortStartScheduler+0x12c>)
 800c20e:	4293      	cmp	r3, r2
 800c210:	d10b      	bne.n	800c22a <xPortStartScheduler+0x4a>
	__asm volatile
 800c212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c216:	f383 8811 	msr	BASEPRI, r3
 800c21a:	f3bf 8f6f 	isb	sy
 800c21e:	f3bf 8f4f 	dsb	sy
 800c222:	613b      	str	r3, [r7, #16]
}
 800c224:	bf00      	nop
 800c226:	bf00      	nop
 800c228:	e7fd      	b.n	800c226 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c22a:	4b39      	ldr	r3, [pc, #228]	@ (800c310 <xPortStartScheduler+0x130>)
 800c22c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	781b      	ldrb	r3, [r3, #0]
 800c232:	b2db      	uxtb	r3, r3
 800c234:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	22ff      	movs	r2, #255	@ 0xff
 800c23a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c23c:	697b      	ldr	r3, [r7, #20]
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	b2db      	uxtb	r3, r3
 800c242:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c244:	78fb      	ldrb	r3, [r7, #3]
 800c246:	b2db      	uxtb	r3, r3
 800c248:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c24c:	b2da      	uxtb	r2, r3
 800c24e:	4b31      	ldr	r3, [pc, #196]	@ (800c314 <xPortStartScheduler+0x134>)
 800c250:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c252:	4b31      	ldr	r3, [pc, #196]	@ (800c318 <xPortStartScheduler+0x138>)
 800c254:	2207      	movs	r2, #7
 800c256:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c258:	e009      	b.n	800c26e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c25a:	4b2f      	ldr	r3, [pc, #188]	@ (800c318 <xPortStartScheduler+0x138>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	3b01      	subs	r3, #1
 800c260:	4a2d      	ldr	r2, [pc, #180]	@ (800c318 <xPortStartScheduler+0x138>)
 800c262:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c264:	78fb      	ldrb	r3, [r7, #3]
 800c266:	b2db      	uxtb	r3, r3
 800c268:	005b      	lsls	r3, r3, #1
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c26e:	78fb      	ldrb	r3, [r7, #3]
 800c270:	b2db      	uxtb	r3, r3
 800c272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c276:	2b80      	cmp	r3, #128	@ 0x80
 800c278:	d0ef      	beq.n	800c25a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c27a:	4b27      	ldr	r3, [pc, #156]	@ (800c318 <xPortStartScheduler+0x138>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f1c3 0307 	rsb	r3, r3, #7
 800c282:	2b04      	cmp	r3, #4
 800c284:	d00b      	beq.n	800c29e <xPortStartScheduler+0xbe>
	__asm volatile
 800c286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c28a:	f383 8811 	msr	BASEPRI, r3
 800c28e:	f3bf 8f6f 	isb	sy
 800c292:	f3bf 8f4f 	dsb	sy
 800c296:	60bb      	str	r3, [r7, #8]
}
 800c298:	bf00      	nop
 800c29a:	bf00      	nop
 800c29c:	e7fd      	b.n	800c29a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c29e:	4b1e      	ldr	r3, [pc, #120]	@ (800c318 <xPortStartScheduler+0x138>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	021b      	lsls	r3, r3, #8
 800c2a4:	4a1c      	ldr	r2, [pc, #112]	@ (800c318 <xPortStartScheduler+0x138>)
 800c2a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c2a8:	4b1b      	ldr	r3, [pc, #108]	@ (800c318 <xPortStartScheduler+0x138>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c2b0:	4a19      	ldr	r2, [pc, #100]	@ (800c318 <xPortStartScheduler+0x138>)
 800c2b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	b2da      	uxtb	r2, r3
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c2bc:	4b17      	ldr	r3, [pc, #92]	@ (800c31c <xPortStartScheduler+0x13c>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	4a16      	ldr	r2, [pc, #88]	@ (800c31c <xPortStartScheduler+0x13c>)
 800c2c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c2c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c2c8:	4b14      	ldr	r3, [pc, #80]	@ (800c31c <xPortStartScheduler+0x13c>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	4a13      	ldr	r2, [pc, #76]	@ (800c31c <xPortStartScheduler+0x13c>)
 800c2ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c2d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c2d4:	f000 f8da 	bl	800c48c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2d8:	4b11      	ldr	r3, [pc, #68]	@ (800c320 <xPortStartScheduler+0x140>)
 800c2da:	2200      	movs	r2, #0
 800c2dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2de:	f000 f8f9 	bl	800c4d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2e2:	4b10      	ldr	r3, [pc, #64]	@ (800c324 <xPortStartScheduler+0x144>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4a0f      	ldr	r2, [pc, #60]	@ (800c324 <xPortStartScheduler+0x144>)
 800c2e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c2ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2ee:	f7ff ff63 	bl	800c1b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2f2:	f7fe ff29 	bl	800b148 <vTaskSwitchContext>
	prvTaskExitError();
 800c2f6:	f7ff ff17 	bl	800c128 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c2fa:	2300      	movs	r3, #0
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3718      	adds	r7, #24
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}
 800c304:	e000ed00 	.word	0xe000ed00
 800c308:	410fc271 	.word	0x410fc271
 800c30c:	410fc270 	.word	0x410fc270
 800c310:	e000e400 	.word	0xe000e400
 800c314:	2000129c 	.word	0x2000129c
 800c318:	200012a0 	.word	0x200012a0
 800c31c:	e000ed20 	.word	0xe000ed20
 800c320:	2000000c 	.word	0x2000000c
 800c324:	e000ef34 	.word	0xe000ef34

0800c328 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c328:	b480      	push	{r7}
 800c32a:	b083      	sub	sp, #12
 800c32c:	af00      	add	r7, sp, #0
	__asm volatile
 800c32e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c332:	f383 8811 	msr	BASEPRI, r3
 800c336:	f3bf 8f6f 	isb	sy
 800c33a:	f3bf 8f4f 	dsb	sy
 800c33e:	607b      	str	r3, [r7, #4]
}
 800c340:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c342:	4b10      	ldr	r3, [pc, #64]	@ (800c384 <vPortEnterCritical+0x5c>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	3301      	adds	r3, #1
 800c348:	4a0e      	ldr	r2, [pc, #56]	@ (800c384 <vPortEnterCritical+0x5c>)
 800c34a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c34c:	4b0d      	ldr	r3, [pc, #52]	@ (800c384 <vPortEnterCritical+0x5c>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	2b01      	cmp	r3, #1
 800c352:	d110      	bne.n	800c376 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c354:	4b0c      	ldr	r3, [pc, #48]	@ (800c388 <vPortEnterCritical+0x60>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	b2db      	uxtb	r3, r3
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00b      	beq.n	800c376 <vPortEnterCritical+0x4e>
	__asm volatile
 800c35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c362:	f383 8811 	msr	BASEPRI, r3
 800c366:	f3bf 8f6f 	isb	sy
 800c36a:	f3bf 8f4f 	dsb	sy
 800c36e:	603b      	str	r3, [r7, #0]
}
 800c370:	bf00      	nop
 800c372:	bf00      	nop
 800c374:	e7fd      	b.n	800c372 <vPortEnterCritical+0x4a>
	}
}
 800c376:	bf00      	nop
 800c378:	370c      	adds	r7, #12
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
 800c382:	bf00      	nop
 800c384:	2000000c 	.word	0x2000000c
 800c388:	e000ed04 	.word	0xe000ed04

0800c38c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c38c:	b480      	push	{r7}
 800c38e:	b083      	sub	sp, #12
 800c390:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c392:	4b12      	ldr	r3, [pc, #72]	@ (800c3dc <vPortExitCritical+0x50>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d10b      	bne.n	800c3b2 <vPortExitCritical+0x26>
	__asm volatile
 800c39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c39e:	f383 8811 	msr	BASEPRI, r3
 800c3a2:	f3bf 8f6f 	isb	sy
 800c3a6:	f3bf 8f4f 	dsb	sy
 800c3aa:	607b      	str	r3, [r7, #4]
}
 800c3ac:	bf00      	nop
 800c3ae:	bf00      	nop
 800c3b0:	e7fd      	b.n	800c3ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c3b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c3dc <vPortExitCritical+0x50>)
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	3b01      	subs	r3, #1
 800c3b8:	4a08      	ldr	r2, [pc, #32]	@ (800c3dc <vPortExitCritical+0x50>)
 800c3ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c3bc:	4b07      	ldr	r3, [pc, #28]	@ (800c3dc <vPortExitCritical+0x50>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d105      	bne.n	800c3d0 <vPortExitCritical+0x44>
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	f383 8811 	msr	BASEPRI, r3
}
 800c3ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c3d0:	bf00      	nop
 800c3d2:	370c      	adds	r7, #12
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3da:	4770      	bx	lr
 800c3dc:	2000000c 	.word	0x2000000c

0800c3e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3e0:	f3ef 8009 	mrs	r0, PSP
 800c3e4:	f3bf 8f6f 	isb	sy
 800c3e8:	4b15      	ldr	r3, [pc, #84]	@ (800c440 <pxCurrentTCBConst>)
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	f01e 0f10 	tst.w	lr, #16
 800c3f0:	bf08      	it	eq
 800c3f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fa:	6010      	str	r0, [r2, #0]
 800c3fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c400:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c404:	f380 8811 	msr	BASEPRI, r0
 800c408:	f3bf 8f4f 	dsb	sy
 800c40c:	f3bf 8f6f 	isb	sy
 800c410:	f7fe fe9a 	bl	800b148 <vTaskSwitchContext>
 800c414:	f04f 0000 	mov.w	r0, #0
 800c418:	f380 8811 	msr	BASEPRI, r0
 800c41c:	bc09      	pop	{r0, r3}
 800c41e:	6819      	ldr	r1, [r3, #0]
 800c420:	6808      	ldr	r0, [r1, #0]
 800c422:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c426:	f01e 0f10 	tst.w	lr, #16
 800c42a:	bf08      	it	eq
 800c42c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c430:	f380 8809 	msr	PSP, r0
 800c434:	f3bf 8f6f 	isb	sy
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	f3af 8000 	nop.w

0800c440 <pxCurrentTCBConst>:
 800c440:	20000c70 	.word	0x20000c70
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c444:	bf00      	nop
 800c446:	bf00      	nop

0800c448 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
	__asm volatile
 800c44e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c452:	f383 8811 	msr	BASEPRI, r3
 800c456:	f3bf 8f6f 	isb	sy
 800c45a:	f3bf 8f4f 	dsb	sy
 800c45e:	607b      	str	r3, [r7, #4]
}
 800c460:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c462:	f7fe fdb7 	bl	800afd4 <xTaskIncrementTick>
 800c466:	4603      	mov	r3, r0
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d003      	beq.n	800c474 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c46c:	4b06      	ldr	r3, [pc, #24]	@ (800c488 <xPortSysTickHandler+0x40>)
 800c46e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c472:	601a      	str	r2, [r3, #0]
 800c474:	2300      	movs	r3, #0
 800c476:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	f383 8811 	msr	BASEPRI, r3
}
 800c47e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c480:	bf00      	nop
 800c482:	3708      	adds	r7, #8
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}
 800c488:	e000ed04 	.word	0xe000ed04

0800c48c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c48c:	b480      	push	{r7}
 800c48e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c490:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c492:	2200      	movs	r2, #0
 800c494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c496:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c4 <vPortSetupTimerInterrupt+0x38>)
 800c498:	2200      	movs	r2, #0
 800c49a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c49c:	4b0a      	ldr	r3, [pc, #40]	@ (800c4c8 <vPortSetupTimerInterrupt+0x3c>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a0a      	ldr	r2, [pc, #40]	@ (800c4cc <vPortSetupTimerInterrupt+0x40>)
 800c4a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4a6:	099b      	lsrs	r3, r3, #6
 800c4a8:	4a09      	ldr	r2, [pc, #36]	@ (800c4d0 <vPortSetupTimerInterrupt+0x44>)
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c4ae:	4b04      	ldr	r3, [pc, #16]	@ (800c4c0 <vPortSetupTimerInterrupt+0x34>)
 800c4b0:	2207      	movs	r2, #7
 800c4b2:	601a      	str	r2, [r3, #0]
}
 800c4b4:	bf00      	nop
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	e000e010 	.word	0xe000e010
 800c4c4:	e000e018 	.word	0xe000e018
 800c4c8:	20000000 	.word	0x20000000
 800c4cc:	10624dd3 	.word	0x10624dd3
 800c4d0:	e000e014 	.word	0xe000e014

0800c4d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c4e4 <vPortEnableVFP+0x10>
 800c4d8:	6801      	ldr	r1, [r0, #0]
 800c4da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c4de:	6001      	str	r1, [r0, #0]
 800c4e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4e2:	bf00      	nop
 800c4e4:	e000ed88 	.word	0xe000ed88

0800c4e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b085      	sub	sp, #20
 800c4ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c4ee:	f3ef 8305 	mrs	r3, IPSR
 800c4f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2b0f      	cmp	r3, #15
 800c4f8:	d915      	bls.n	800c526 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c4fa:	4a18      	ldr	r2, [pc, #96]	@ (800c55c <vPortValidateInterruptPriority+0x74>)
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4413      	add	r3, r2
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c504:	4b16      	ldr	r3, [pc, #88]	@ (800c560 <vPortValidateInterruptPriority+0x78>)
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	7afa      	ldrb	r2, [r7, #11]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d20b      	bcs.n	800c526 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c50e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c512:	f383 8811 	msr	BASEPRI, r3
 800c516:	f3bf 8f6f 	isb	sy
 800c51a:	f3bf 8f4f 	dsb	sy
 800c51e:	607b      	str	r3, [r7, #4]
}
 800c520:	bf00      	nop
 800c522:	bf00      	nop
 800c524:	e7fd      	b.n	800c522 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c526:	4b0f      	ldr	r3, [pc, #60]	@ (800c564 <vPortValidateInterruptPriority+0x7c>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c52e:	4b0e      	ldr	r3, [pc, #56]	@ (800c568 <vPortValidateInterruptPriority+0x80>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	429a      	cmp	r2, r3
 800c534:	d90b      	bls.n	800c54e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c53a:	f383 8811 	msr	BASEPRI, r3
 800c53e:	f3bf 8f6f 	isb	sy
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	603b      	str	r3, [r7, #0]
}
 800c548:	bf00      	nop
 800c54a:	bf00      	nop
 800c54c:	e7fd      	b.n	800c54a <vPortValidateInterruptPriority+0x62>
	}
 800c54e:	bf00      	nop
 800c550:	3714      	adds	r7, #20
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
 800c55a:	bf00      	nop
 800c55c:	e000e3f0 	.word	0xe000e3f0
 800c560:	2000129c 	.word	0x2000129c
 800c564:	e000ed0c 	.word	0xe000ed0c
 800c568:	200012a0 	.word	0x200012a0

0800c56c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b08a      	sub	sp, #40	@ 0x28
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c574:	2300      	movs	r3, #0
 800c576:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c578:	f7fe fc70 	bl	800ae5c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c57c:	4b5c      	ldr	r3, [pc, #368]	@ (800c6f0 <pvPortMalloc+0x184>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d101      	bne.n	800c588 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c584:	f000 f924 	bl	800c7d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c588:	4b5a      	ldr	r3, [pc, #360]	@ (800c6f4 <pvPortMalloc+0x188>)
 800c58a:	681a      	ldr	r2, [r3, #0]
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	4013      	ands	r3, r2
 800c590:	2b00      	cmp	r3, #0
 800c592:	f040 8095 	bne.w	800c6c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d01e      	beq.n	800c5da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c59c:	2208      	movs	r2, #8
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	4413      	add	r3, r2
 800c5a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f003 0307 	and.w	r3, r3, #7
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d015      	beq.n	800c5da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f023 0307 	bic.w	r3, r3, #7
 800c5b4:	3308      	adds	r3, #8
 800c5b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f003 0307 	and.w	r3, r3, #7
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d00b      	beq.n	800c5da <pvPortMalloc+0x6e>
	__asm volatile
 800c5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c6:	f383 8811 	msr	BASEPRI, r3
 800c5ca:	f3bf 8f6f 	isb	sy
 800c5ce:	f3bf 8f4f 	dsb	sy
 800c5d2:	617b      	str	r3, [r7, #20]
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop
 800c5d8:	e7fd      	b.n	800c5d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d06f      	beq.n	800c6c0 <pvPortMalloc+0x154>
 800c5e0:	4b45      	ldr	r3, [pc, #276]	@ (800c6f8 <pvPortMalloc+0x18c>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	687a      	ldr	r2, [r7, #4]
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d86a      	bhi.n	800c6c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c5ea:	4b44      	ldr	r3, [pc, #272]	@ (800c6fc <pvPortMalloc+0x190>)
 800c5ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c5ee:	4b43      	ldr	r3, [pc, #268]	@ (800c6fc <pvPortMalloc+0x190>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c5f4:	e004      	b.n	800c600 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c602:	685b      	ldr	r3, [r3, #4]
 800c604:	687a      	ldr	r2, [r7, #4]
 800c606:	429a      	cmp	r2, r3
 800c608:	d903      	bls.n	800c612 <pvPortMalloc+0xa6>
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d1f1      	bne.n	800c5f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c612:	4b37      	ldr	r3, [pc, #220]	@ (800c6f0 <pvPortMalloc+0x184>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c618:	429a      	cmp	r2, r3
 800c61a:	d051      	beq.n	800c6c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c61c:	6a3b      	ldr	r3, [r7, #32]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	2208      	movs	r2, #8
 800c622:	4413      	add	r3, r2
 800c624:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	6a3b      	ldr	r3, [r7, #32]
 800c62c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c630:	685a      	ldr	r2, [r3, #4]
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	1ad2      	subs	r2, r2, r3
 800c636:	2308      	movs	r3, #8
 800c638:	005b      	lsls	r3, r3, #1
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d920      	bls.n	800c680 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c63e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	4413      	add	r3, r2
 800c644:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c646:	69bb      	ldr	r3, [r7, #24]
 800c648:	f003 0307 	and.w	r3, r3, #7
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d00b      	beq.n	800c668 <pvPortMalloc+0xfc>
	__asm volatile
 800c650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c654:	f383 8811 	msr	BASEPRI, r3
 800c658:	f3bf 8f6f 	isb	sy
 800c65c:	f3bf 8f4f 	dsb	sy
 800c660:	613b      	str	r3, [r7, #16]
}
 800c662:	bf00      	nop
 800c664:	bf00      	nop
 800c666:	e7fd      	b.n	800c664 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c66a:	685a      	ldr	r2, [r3, #4]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	1ad2      	subs	r2, r2, r3
 800c670:	69bb      	ldr	r3, [r7, #24]
 800c672:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c67a:	69b8      	ldr	r0, [r7, #24]
 800c67c:	f000 f90a 	bl	800c894 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c680:	4b1d      	ldr	r3, [pc, #116]	@ (800c6f8 <pvPortMalloc+0x18c>)
 800c682:	681a      	ldr	r2, [r3, #0]
 800c684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	1ad3      	subs	r3, r2, r3
 800c68a:	4a1b      	ldr	r2, [pc, #108]	@ (800c6f8 <pvPortMalloc+0x18c>)
 800c68c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c68e:	4b1a      	ldr	r3, [pc, #104]	@ (800c6f8 <pvPortMalloc+0x18c>)
 800c690:	681a      	ldr	r2, [r3, #0]
 800c692:	4b1b      	ldr	r3, [pc, #108]	@ (800c700 <pvPortMalloc+0x194>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	429a      	cmp	r2, r3
 800c698:	d203      	bcs.n	800c6a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c69a:	4b17      	ldr	r3, [pc, #92]	@ (800c6f8 <pvPortMalloc+0x18c>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	4a18      	ldr	r2, [pc, #96]	@ (800c700 <pvPortMalloc+0x194>)
 800c6a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a4:	685a      	ldr	r2, [r3, #4]
 800c6a6:	4b13      	ldr	r3, [pc, #76]	@ (800c6f4 <pvPortMalloc+0x188>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	431a      	orrs	r2, r3
 800c6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c6b6:	4b13      	ldr	r3, [pc, #76]	@ (800c704 <pvPortMalloc+0x198>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	4a11      	ldr	r2, [pc, #68]	@ (800c704 <pvPortMalloc+0x198>)
 800c6be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c6c0:	f7fe fbda 	bl	800ae78 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c6c4:	69fb      	ldr	r3, [r7, #28]
 800c6c6:	f003 0307 	and.w	r3, r3, #7
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d00b      	beq.n	800c6e6 <pvPortMalloc+0x17a>
	__asm volatile
 800c6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6d2:	f383 8811 	msr	BASEPRI, r3
 800c6d6:	f3bf 8f6f 	isb	sy
 800c6da:	f3bf 8f4f 	dsb	sy
 800c6de:	60fb      	str	r3, [r7, #12]
}
 800c6e0:	bf00      	nop
 800c6e2:	bf00      	nop
 800c6e4:	e7fd      	b.n	800c6e2 <pvPortMalloc+0x176>
	return pvReturn;
 800c6e6:	69fb      	ldr	r3, [r7, #28]
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3728      	adds	r7, #40	@ 0x28
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}
 800c6f0:	20004eac 	.word	0x20004eac
 800c6f4:	20004ec0 	.word	0x20004ec0
 800c6f8:	20004eb0 	.word	0x20004eb0
 800c6fc:	20004ea4 	.word	0x20004ea4
 800c700:	20004eb4 	.word	0x20004eb4
 800c704:	20004eb8 	.word	0x20004eb8

0800c708 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b086      	sub	sp, #24
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d04f      	beq.n	800c7ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c71a:	2308      	movs	r3, #8
 800c71c:	425b      	negs	r3, r3
 800c71e:	697a      	ldr	r2, [r7, #20]
 800c720:	4413      	add	r3, r2
 800c722:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	685a      	ldr	r2, [r3, #4]
 800c72c:	4b25      	ldr	r3, [pc, #148]	@ (800c7c4 <vPortFree+0xbc>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	4013      	ands	r3, r2
 800c732:	2b00      	cmp	r3, #0
 800c734:	d10b      	bne.n	800c74e <vPortFree+0x46>
	__asm volatile
 800c736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c73a:	f383 8811 	msr	BASEPRI, r3
 800c73e:	f3bf 8f6f 	isb	sy
 800c742:	f3bf 8f4f 	dsb	sy
 800c746:	60fb      	str	r3, [r7, #12]
}
 800c748:	bf00      	nop
 800c74a:	bf00      	nop
 800c74c:	e7fd      	b.n	800c74a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d00b      	beq.n	800c76e <vPortFree+0x66>
	__asm volatile
 800c756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c75a:	f383 8811 	msr	BASEPRI, r3
 800c75e:	f3bf 8f6f 	isb	sy
 800c762:	f3bf 8f4f 	dsb	sy
 800c766:	60bb      	str	r3, [r7, #8]
}
 800c768:	bf00      	nop
 800c76a:	bf00      	nop
 800c76c:	e7fd      	b.n	800c76a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c76e:	693b      	ldr	r3, [r7, #16]
 800c770:	685a      	ldr	r2, [r3, #4]
 800c772:	4b14      	ldr	r3, [pc, #80]	@ (800c7c4 <vPortFree+0xbc>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4013      	ands	r3, r2
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d01e      	beq.n	800c7ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c77c:	693b      	ldr	r3, [r7, #16]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d11a      	bne.n	800c7ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	685a      	ldr	r2, [r3, #4]
 800c788:	4b0e      	ldr	r3, [pc, #56]	@ (800c7c4 <vPortFree+0xbc>)
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	43db      	mvns	r3, r3
 800c78e:	401a      	ands	r2, r3
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c794:	f7fe fb62 	bl	800ae5c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	685a      	ldr	r2, [r3, #4]
 800c79c:	4b0a      	ldr	r3, [pc, #40]	@ (800c7c8 <vPortFree+0xc0>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4413      	add	r3, r2
 800c7a2:	4a09      	ldr	r2, [pc, #36]	@ (800c7c8 <vPortFree+0xc0>)
 800c7a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c7a6:	6938      	ldr	r0, [r7, #16]
 800c7a8:	f000 f874 	bl	800c894 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c7ac:	4b07      	ldr	r3, [pc, #28]	@ (800c7cc <vPortFree+0xc4>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	4a06      	ldr	r2, [pc, #24]	@ (800c7cc <vPortFree+0xc4>)
 800c7b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c7b6:	f7fe fb5f 	bl	800ae78 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c7ba:	bf00      	nop
 800c7bc:	3718      	adds	r7, #24
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	20004ec0 	.word	0x20004ec0
 800c7c8:	20004eb0 	.word	0x20004eb0
 800c7cc:	20004ebc 	.word	0x20004ebc

0800c7d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b085      	sub	sp, #20
 800c7d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c7d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800c7da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c7dc:	4b27      	ldr	r3, [pc, #156]	@ (800c87c <prvHeapInit+0xac>)
 800c7de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	f003 0307 	and.w	r3, r3, #7
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d00c      	beq.n	800c804 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	3307      	adds	r3, #7
 800c7ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	f023 0307 	bic.w	r3, r3, #7
 800c7f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c7f8:	68ba      	ldr	r2, [r7, #8]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	1ad3      	subs	r3, r2, r3
 800c7fe:	4a1f      	ldr	r2, [pc, #124]	@ (800c87c <prvHeapInit+0xac>)
 800c800:	4413      	add	r3, r2
 800c802:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c808:	4a1d      	ldr	r2, [pc, #116]	@ (800c880 <prvHeapInit+0xb0>)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c80e:	4b1c      	ldr	r3, [pc, #112]	@ (800c880 <prvHeapInit+0xb0>)
 800c810:	2200      	movs	r2, #0
 800c812:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	68ba      	ldr	r2, [r7, #8]
 800c818:	4413      	add	r3, r2
 800c81a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c81c:	2208      	movs	r2, #8
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	1a9b      	subs	r3, r3, r2
 800c822:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	f023 0307 	bic.w	r3, r3, #7
 800c82a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	4a15      	ldr	r2, [pc, #84]	@ (800c884 <prvHeapInit+0xb4>)
 800c830:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c832:	4b14      	ldr	r3, [pc, #80]	@ (800c884 <prvHeapInit+0xb4>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2200      	movs	r2, #0
 800c838:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c83a:	4b12      	ldr	r3, [pc, #72]	@ (800c884 <prvHeapInit+0xb4>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2200      	movs	r2, #0
 800c840:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	68fa      	ldr	r2, [r7, #12]
 800c84a:	1ad2      	subs	r2, r2, r3
 800c84c:	683b      	ldr	r3, [r7, #0]
 800c84e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c850:	4b0c      	ldr	r3, [pc, #48]	@ (800c884 <prvHeapInit+0xb4>)
 800c852:	681a      	ldr	r2, [r3, #0]
 800c854:	683b      	ldr	r3, [r7, #0]
 800c856:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	4a0a      	ldr	r2, [pc, #40]	@ (800c888 <prvHeapInit+0xb8>)
 800c85e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	685b      	ldr	r3, [r3, #4]
 800c864:	4a09      	ldr	r2, [pc, #36]	@ (800c88c <prvHeapInit+0xbc>)
 800c866:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c868:	4b09      	ldr	r3, [pc, #36]	@ (800c890 <prvHeapInit+0xc0>)
 800c86a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c86e:	601a      	str	r2, [r3, #0]
}
 800c870:	bf00      	nop
 800c872:	3714      	adds	r7, #20
 800c874:	46bd      	mov	sp, r7
 800c876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87a:	4770      	bx	lr
 800c87c:	200012a4 	.word	0x200012a4
 800c880:	20004ea4 	.word	0x20004ea4
 800c884:	20004eac 	.word	0x20004eac
 800c888:	20004eb4 	.word	0x20004eb4
 800c88c:	20004eb0 	.word	0x20004eb0
 800c890:	20004ec0 	.word	0x20004ec0

0800c894 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c894:	b480      	push	{r7}
 800c896:	b085      	sub	sp, #20
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c89c:	4b28      	ldr	r3, [pc, #160]	@ (800c940 <prvInsertBlockIntoFreeList+0xac>)
 800c89e:	60fb      	str	r3, [r7, #12]
 800c8a0:	e002      	b.n	800c8a8 <prvInsertBlockIntoFreeList+0x14>
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	60fb      	str	r3, [r7, #12]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	429a      	cmp	r2, r3
 800c8b0:	d8f7      	bhi.n	800c8a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	4413      	add	r3, r2
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	429a      	cmp	r2, r3
 800c8c2:	d108      	bne.n	800c8d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	685a      	ldr	r2, [r3, #4]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	685b      	ldr	r3, [r3, #4]
 800c8cc:	441a      	add	r2, r3
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	68ba      	ldr	r2, [r7, #8]
 800c8e0:	441a      	add	r2, r3
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d118      	bne.n	800c91c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	681a      	ldr	r2, [r3, #0]
 800c8ee:	4b15      	ldr	r3, [pc, #84]	@ (800c944 <prvInsertBlockIntoFreeList+0xb0>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d00d      	beq.n	800c912 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	685a      	ldr	r2, [r3, #4]
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	441a      	add	r2, r3
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	681a      	ldr	r2, [r3, #0]
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	601a      	str	r2, [r3, #0]
 800c910:	e008      	b.n	800c924 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c912:	4b0c      	ldr	r3, [pc, #48]	@ (800c944 <prvInsertBlockIntoFreeList+0xb0>)
 800c914:	681a      	ldr	r2, [r3, #0]
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	601a      	str	r2, [r3, #0]
 800c91a:	e003      	b.n	800c924 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	429a      	cmp	r2, r3
 800c92a:	d002      	beq.n	800c932 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	687a      	ldr	r2, [r7, #4]
 800c930:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c932:	bf00      	nop
 800c934:	3714      	adds	r7, #20
 800c936:	46bd      	mov	sp, r7
 800c938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93c:	4770      	bx	lr
 800c93e:	bf00      	nop
 800c940:	20004ea4 	.word	0x20004ea4
 800c944:	20004eac 	.word	0x20004eac

0800c948 <memset>:
 800c948:	4402      	add	r2, r0
 800c94a:	4603      	mov	r3, r0
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d100      	bne.n	800c952 <memset+0xa>
 800c950:	4770      	bx	lr
 800c952:	f803 1b01 	strb.w	r1, [r3], #1
 800c956:	e7f9      	b.n	800c94c <memset+0x4>

0800c958 <__libc_init_array>:
 800c958:	b570      	push	{r4, r5, r6, lr}
 800c95a:	4d0d      	ldr	r5, [pc, #52]	@ (800c990 <__libc_init_array+0x38>)
 800c95c:	4c0d      	ldr	r4, [pc, #52]	@ (800c994 <__libc_init_array+0x3c>)
 800c95e:	1b64      	subs	r4, r4, r5
 800c960:	10a4      	asrs	r4, r4, #2
 800c962:	2600      	movs	r6, #0
 800c964:	42a6      	cmp	r6, r4
 800c966:	d109      	bne.n	800c97c <__libc_init_array+0x24>
 800c968:	4d0b      	ldr	r5, [pc, #44]	@ (800c998 <__libc_init_array+0x40>)
 800c96a:	4c0c      	ldr	r4, [pc, #48]	@ (800c99c <__libc_init_array+0x44>)
 800c96c:	f000 f826 	bl	800c9bc <_init>
 800c970:	1b64      	subs	r4, r4, r5
 800c972:	10a4      	asrs	r4, r4, #2
 800c974:	2600      	movs	r6, #0
 800c976:	42a6      	cmp	r6, r4
 800c978:	d105      	bne.n	800c986 <__libc_init_array+0x2e>
 800c97a:	bd70      	pop	{r4, r5, r6, pc}
 800c97c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c980:	4798      	blx	r3
 800c982:	3601      	adds	r6, #1
 800c984:	e7ee      	b.n	800c964 <__libc_init_array+0xc>
 800c986:	f855 3b04 	ldr.w	r3, [r5], #4
 800c98a:	4798      	blx	r3
 800c98c:	3601      	adds	r6, #1
 800c98e:	e7f2      	b.n	800c976 <__libc_init_array+0x1e>
 800c990:	0800cbb0 	.word	0x0800cbb0
 800c994:	0800cbb0 	.word	0x0800cbb0
 800c998:	0800cbb0 	.word	0x0800cbb0
 800c99c:	0800cbb4 	.word	0x0800cbb4

0800c9a0 <memcpy>:
 800c9a0:	440a      	add	r2, r1
 800c9a2:	4291      	cmp	r1, r2
 800c9a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c9a8:	d100      	bne.n	800c9ac <memcpy+0xc>
 800c9aa:	4770      	bx	lr
 800c9ac:	b510      	push	{r4, lr}
 800c9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c9b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c9b6:	4291      	cmp	r1, r2
 800c9b8:	d1f9      	bne.n	800c9ae <memcpy+0xe>
 800c9ba:	bd10      	pop	{r4, pc}

0800c9bc <_init>:
 800c9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9be:	bf00      	nop
 800c9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9c2:	bc08      	pop	{r3}
 800c9c4:	469e      	mov	lr, r3
 800c9c6:	4770      	bx	lr

0800c9c8 <_fini>:
 800c9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ca:	bf00      	nop
 800c9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ce:	bc08      	pop	{r3}
 800c9d0:	469e      	mov	lr, r3
 800c9d2:	4770      	bx	lr
