0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.srcs/sources_1/new/tb_uart_tx.v,1640638283,verilog,,,,tb_uart_tx,,,,,,,,
C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.srcs/sources_1/new/uart_tx.v,1640637718,verilog,,C:/Users/vamsi/Desktop/MiniProject_Assignments/FPGA/UART_TX/UART_TX.srcs/sources_1/new/tb_uart_tx.v,,uart_tx,,,,,,,,
