
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         000052d0  00000470  60000470  00008470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000528  20000000  60005740  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000210  20000528  60005c68  00010528  2**2
                  ALLOC
  4 .comment      00000183  00000000  00000000  00010528  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000508  00000000  00000000  000106ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000a00  00000000  00000000  00010bb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000785d  00000000  00000000  000115b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000df8  00000000  00000000  00018e10  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000031ee  00000000  00000000  00019c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001710  00000000  00000000  0001cdf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002a1a  00000000  00000000  0001e508  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001c02  00000000  00000000  00020f22  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0003072a  00000000  00000000  00022b24  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0005324e  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000004d8  00000000  00000000  00053273  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299

//Delay function for delaying stuff
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;
   8:	00000309 	.word	0x00000309
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void blueLED(void) {
	uint32_t master_tx_frame_led = start;
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
   c:	0000030b 	.word	0x0000030b
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
		temp = dC;
  18:	00000311 	.word	0x00000311
	...
	}
}
  2c:	00000313 	.word	0x00000313

void blueLED(void) {
	uint32_t master_tx_frame_led = start;
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
	SPI_configure_master_mode(&g_spi_led);
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  30:	00000315 	.word	0x00000315
    uint32_t tx_size
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( pbuff != ((uint8_t *)0) );
    ASSERT( tx_size > 0U );
  34:	00000000 	.word	0x00000000
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
  38:	00000317 	.word	0x00000317
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( pbuff != ((uint8_t *)0) );
    ASSERT( tx_size > 0U );

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
  3c:	00000319 	.word	0x00000319
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
  48:	0000031f 	.word	0x0000031f

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
  4c:	00000321 	.word	0x00000321
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    }
    return status;
  50:	00000323 	.word	0x00000323
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
  54:	00000325 	.word	0x00000325

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
  58:	00000327 	.word	0x00000327
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
  5c:	00000329 	.word	0x00000329
    {
        this_uart->tx_handler = handler;

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
        this_uart->tx_buff_size = 0U;
  60:	0000032b 	.word	0x0000032b
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
  64:	0000032d 	.word	0x0000032d
    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
  68:	00001e45 	.word	0x00001e45
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
  6c:	00001e71 	.word	0x00001e71

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
  70:	00002afd 	.word	0x00002afd
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
  74:	00002b29 	.word	0x00002b29
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
  78:	00000337 	.word	0x00000337
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
                this_uart->status |= status;
            } while ( !( status & MSS_UART_THRE ) );
  7c:	00000339 	.word	0x00000339
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );

        }
    }
}
  80:	0000033b 	.word	0x0000033b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
  84:	0000033d 	.word	0x0000033d
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  88:	0000033f 	.word	0x0000033f

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
  8c:	00000341 	.word	0x00000341
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if( status & MSS_UART_THRE )
        {
            uint32_t fill_size = TX_FIFO_SIZE;
  90:	000007c1 	.word	0x000007c1
  94:	00000805 	.word	0x00000805
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
  98:	00000347 	.word	0x00000347
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
  9c:	00000349 	.word	0x00000349
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
  a0:	0000034b 	.word	0x0000034b
	...
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
  bc:	0000034d 	.word	0x0000034d

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
  c0:	00000825 	.word	0x00000825
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
  c4:	00000351 	.word	0x00000351
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	master_tx_frame_led = B;
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d0:	00000357 	.word	0x00000357
	master_tx_frame_led = B;
  d4:	00000359 	.word	0x00000359
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369

	master_tx_frame_led = end;
  f8:	0000036b 	.word	0x0000036b
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
}
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
}
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 23c:	0000040d 	.word	0x0000040d
                    --transit;
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
 248:	00000413 	.word	0x00000413
                 */
                if( this_spi->cmd_done && ( this_spi->slave_tx_idx >= this_spi->slave_tx_size ) &&
                  ( this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size ) )
                {
                    guard = 1 + ((int32_t)this_spi->fifo_depth / 4);
                    while( ( 0u == HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_TXFULL ) )
 24c:	00000415 	.word	0x00000415
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
 250:	00000417 	.word	0x00000417
            else /* Slave transfer mode not set up so discard anything in RX FIFO */
            {
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_RXFIFORST_MASK );
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
             */
            while( transfer_idx < cmd_byte_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
        }

        /* Handle transmit. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXDONE ) )
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
                if( transit < this_spi->fifo_depth )
                {
                    if( tx_idx < transfer_size )
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
                        ++tx_idx;
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
                        ++transit;
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 288:	00000433 	.word	0x00000433
             * Note, the driver only currently uses the txdone interrupt when
             * in frame transmit mode. In block mode all TX handling is done by the
             * receive interrupt handling code as we know that for every frame received
             * a frame must be placed in the TX FIFO.
             */
            if( SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
            {
                /* Execute the user callback to update the slave_tx_frame */
                if( NULL_SLAVE_TX_UPDATE_HANDLER != this_spi->slave_tx_frame_handler )
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
                {
                    this_spi->slave_tx_frame_handler ( this_spi );
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++transfer_idx;
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
                    --transit;
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
                }

                /* Reload slave tx frame into Tx data register. */
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
                HAL_set_32bit_reg( this_spi->base_addr, TXLAST, this_spi->slave_tx_frame );
            }
            else if( SPI_SLAVE_XFER_BLOCK != this_spi->slave_xfer_mode )
            {
                /* Slave transfer mode not set up so discard anything in TX FIFO */
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
            {
                if( transit < this_spi->fifo_depth )
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
                    ++tx_idx;
                    ++transit;
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:


        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
                    ++transit;
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:

        /* Handle receive overflow. */
        if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, INTMASK_RXOVERFLOW))
        {
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_RXFIFORST_MASK);
            HAL_set_8bit_reg_field(this_spi->base_addr, INTCLR_RXOVERFLOW, ENABLE);
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
                    ++transfer_idx;
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
                    --transit;
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>
 344:	e7fe      	b.n	344 <I2C1_SMBus_IRQHandler+0x4>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>
 34e:	e7fe      	b.n	34e <Fabric_IRQHandler+0x2>

00000350 <GPIO1_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
            {
                if( transit < this_spi->fifo_depth )
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
        }

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:

        /* Handle transmit under run. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_TXUNDERRUN ) )
        {
            HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_TXUNDERRUN, ENABLE );
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
            while( tx_idx == transfer_size )
            {
                if( transit < this_spi->fifo_depth )
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
                    ++tx_idx;
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
                    ++transit;
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
            read_slave_rx_fifo( this_spi );

            /*
             * Call the command handler if one exists.
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
             */
            if( NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler )
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
            {
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
                    --transit;
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
                this_spi->cmd_handler( this_spi->slave_rx_buffer, this_spi->slave_rx_idx );
            }
            this_spi->cmd_done = 1u;
            /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
            while( transfer_idx <= transfer_size )
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, DISABLE );
            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
        }

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:

        /* Handle slave select becoming de-asserted. */
        if( ENABLE == HAL_get_8bit_reg_field( this_spi->base_addr, INTMASK_SSEND) )
        {
            /* Only supposed to do all this if transferring blocks... */
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
                    ++rx_idx;
                    ++transfer_idx;
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
            if(SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
            {
                uint32_t rx_size;

                /* Empty any remaining bytes in RX FIFO */
                read_slave_rx_fifo( this_spi );
                rx_size = this_spi->slave_rx_idx;
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
                    ++transfer_idx;
                }
            }
        }
    }
}
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
                 * Must be done before re loading FIFO to ensure stale response
                 * data is not pushed into the FIFO.
                 */
                if(NULL_SLAVE_CMD_HANDLER != this_spi->cmd_handler)
                {
                    this_spi->cmd_done = 0u;
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
                    this_spi->resp_tx_buffer = 0u;
 43a:	0000      	.short	0x0000
 43c:	00003675 	.word	0x00003675
 440:	00000001 	.word	0x00000001
                    this_spi->resp_buff_size = 0u;
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
                    this_spi->resp_buff_tx_idx = 0u;
 44c:	00005740 	.word	0x00005740
 450:	60005740 	.word	0x60005740
                    HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_CMDINT, ENABLE );
 454:	20000000 	.word	0x20000000
 458:	20000528 	.word	0x20000528
 45c:	00000000 	.word	0x00000000
 460:	20000528 	.word	0x20000528
 464:	20000738 	.word	0x20000738
 468:	00003971 	.word	0x00003971
                    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL2_INTCMD, ENABLE );
 46c:	0000093d 	.word	0x0000093d

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5328 	movw	r3, #1320	; 0x528
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0000 	movw	r0, #0
                /*
                 * Reset the transmit index to 0 to restart transmit at the start of the
                 * transmit buffer in the next transaction. This also requires flushing
                 * the Tx FIFO and refilling it with the start of Tx data buffer.
                 */
                this_spi->slave_tx_idx = 0u;
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
                HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <NVIC_EnableIRQ>:
                fill_slave_tx_fifo( this_spi );
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0

                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
     4a6:	4603      	mov	r3, r0
     4a8:	80fb      	strh	r3, [r7, #6]
     4aa:	f24e 1300 	movw	r3, #57600	; 0xe100
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
     4ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
     4b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4ba:	88f9      	ldrh	r1, [r7, #6]
     4bc:	f001 011f 	and.w	r1, r1, #31
     4c0:	f04f 0001 	mov.w	r0, #1
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
     4c4:	fa00 f101 	lsl.w	r1, r0, r1
     4c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
     4cc:	f107 070c 	add.w	r7, r7, #12
     4d0:	46bd      	mov	sp, r7
     4d2:	bc80      	pop	{r7}
     4d4:	4770      	bx	lr
     4d6:	bf00      	nop

000004d8 <NVIC_DisableIRQ>:
     4d8:	b480      	push	{r7}
     4da:	b083      	sub	sp, #12
     4dc:	af00      	add	r7, sp, #0
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
     4de:	4603      	mov	r3, r0
     4e0:	80fb      	strh	r3, [r7, #6]
     4e2:	f24e 1300 	movw	r3, #57600	; 0xe100
     4e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
     4ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     4ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
     4f2:	88f9      	ldrh	r1, [r7, #6]
     4f4:	f001 011f 	and.w	r1, r1, #31
        }
    }
}
     4f8:	f04f 0001 	mov.w	r0, #1
     4fc:	fa00 f101 	lsl.w	r1, r0, r1
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     500:	f102 0220 	add.w	r2, r2, #32
     504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     508:	f107 070c 	add.w	r7, r7, #12
     50c:	46bd      	mov	sp, r7
     50e:	bc80      	pop	{r7}
     510:	4770      	bx	lr
     512:	bf00      	nop

00000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     514:	b480      	push	{r7}
     516:	b083      	sub	sp, #12
     518:	af00      	add	r7, sp, #0
     51a:	4603      	mov	r3, r0
     51c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     51e:	f24e 1300 	movw	r3, #57600	; 0xe100
     522:	f2ce 0300 	movt	r3, #57344	; 0xe000
     526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     52a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     52e:	88f9      	ldrh	r1, [r7, #6]
     530:	f001 011f 	and.w	r1, r1, #31
     534:	f04f 0001 	mov.w	r0, #1
     538:	fa00 f101 	lsl.w	r1, r0, r1
     53c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     544:	f107 070c 	add.w	r7, r7, #12
     548:	46bd      	mov	sp, r7
     54a:	bc80      	pop	{r7}
     54c:	4770      	bx	lr
     54e:	bf00      	nop

00000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	4603      	mov	r3, r0
     558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     55a:	f04f 0014 	mov.w	r0, #20
     55e:	f7ff ffbb 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     562:	f242 0300 	movw	r3, #8192	; 0x2000
     566:	f2ce 0304 	movt	r3, #57348	; 0xe004
     56a:	f242 0200 	movw	r2, #8192	; 0x2000
     56e:	f2ce 0204 	movt	r2, #57348	; 0xe004
     572:	6b12      	ldr	r2, [r2, #48]	; 0x30
     574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     57a:	f245 0300 	movw	r3, #20480	; 0x5000
     57e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     582:	f04f 0200 	mov.w	r2, #0
     586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     588:	f240 0300 	movw	r3, #0
     58c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     590:	f04f 0200 	mov.w	r2, #0
     594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     598:	f240 0300 	movw	r3, #0
     59c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5a0:	f04f 0200 	mov.w	r2, #0
     5a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     5a8:	f240 0300 	movw	r3, #0
     5ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5b0:	79fa      	ldrb	r2, [r7, #7]
     5b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     5b6:	f245 0300 	movw	r3, #20480	; 0x5000
     5ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
     5be:	f04f 0201 	mov.w	r2, #1
     5c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     5c4:	f04f 0014 	mov.w	r0, #20
     5c8:	f7ff ffa4 	bl	514 <NVIC_ClearPendingIRQ>
}
     5cc:	f107 0708 	add.w	r7, r7, #8
     5d0:	46bd      	mov	sp, r7
     5d2:	bd80      	pop	{r7, pc}

000005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
     5d4:	b480      	push	{r7}
     5d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     5d8:	f240 0300 	movw	r3, #0
     5dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5e0:	f04f 0201 	mov.w	r2, #1
     5e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     5e8:	46bd      	mov	sp, r7
     5ea:	bc80      	pop	{r7}
     5ec:	4770      	bx	lr
     5ee:	bf00      	nop

000005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
     5f0:	b480      	push	{r7}
     5f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
     5f4:	f240 0300 	movw	r3, #0
     5f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     5fc:	f04f 0200 	mov.w	r2, #0
     600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     604:	46bd      	mov	sp, r7
     606:	bc80      	pop	{r7}
     608:	4770      	bx	lr
     60a:	bf00      	nop

0000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
     60c:	b480      	push	{r7}
     60e:	b083      	sub	sp, #12
     610:	af00      	add	r7, sp, #0
     612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
     614:	f245 0300 	movw	r3, #20480	; 0x5000
     618:	f2c4 0300 	movt	r3, #16384	; 0x4000
     61c:	687a      	ldr	r2, [r7, #4]
     61e:	605a      	str	r2, [r3, #4]
}
     620:	f107 070c 	add.w	r7, r7, #12
     624:	46bd      	mov	sp, r7
     626:	bc80      	pop	{r7}
     628:	4770      	bx	lr
     62a:	bf00      	nop

0000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     62c:	b580      	push	{r7, lr}
     62e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     630:	f240 0300 	movw	r3, #0
     634:	f2c4 230a 	movt	r3, #16906	; 0x420a
     638:	f04f 0201 	mov.w	r2, #1
     63c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     640:	f04f 0014 	mov.w	r0, #20
     644:	f7ff ff2c 	bl	4a0 <NVIC_EnableIRQ>
}
     648:	bd80      	pop	{r7, pc}
     64a:	bf00      	nop

0000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
     64c:	b580      	push	{r7, lr}
     64e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
     650:	f240 0300 	movw	r3, #0
     654:	f2c4 230a 	movt	r3, #16906	; 0x420a
     658:	f04f 0200 	mov.w	r2, #0
     65c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
     660:	f04f 0014 	mov.w	r0, #20
     664:	f7ff ff38 	bl	4d8 <NVIC_DisableIRQ>
}
     668:	bd80      	pop	{r7, pc}
     66a:	bf00      	nop

0000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     66c:	b480      	push	{r7}
     66e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     670:	f245 0300 	movw	r3, #20480	; 0x5000
     674:	f2c4 0300 	movt	r3, #16384	; 0x4000
     678:	f04f 0201 	mov.w	r2, #1
     67c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     67e:	f3bf 8f4f 	dsb	sy
}
     682:	46bd      	mov	sp, r7
     684:	bc80      	pop	{r7}
     686:	4770      	bx	lr

00000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
     688:	b580      	push	{r7, lr}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	4603      	mov	r3, r0
     690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
     692:	f04f 0015 	mov.w	r0, #21
     696:	f7ff ff1f 	bl	4d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     69a:	f242 0300 	movw	r3, #8192	; 0x2000
     69e:	f2ce 0304 	movt	r3, #57348	; 0xe004
     6a2:	f242 0200 	movw	r2, #8192	; 0x2000
     6a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
     6aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
     6ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     6b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     6b2:	f245 0300 	movw	r3, #20480	; 0x5000
     6b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6ba:	f04f 0200 	mov.w	r2, #0
     6be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
     6c0:	f240 0300 	movw	r3, #0
     6c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6c8:	f04f 0200 	mov.w	r2, #0
     6cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
     6d0:	f240 0300 	movw	r3, #0
     6d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6d8:	f04f 0200 	mov.w	r2, #0
     6dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     6e0:	f240 0300 	movw	r3, #0
     6e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
     6e8:	79fa      	ldrb	r2, [r7, #7]
     6ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
     6ee:	f245 0300 	movw	r3, #20480	; 0x5000
     6f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
     6f6:	f04f 0201 	mov.w	r2, #1
     6fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
     6fc:	f04f 0015 	mov.w	r0, #21
     700:	f7ff ff08 	bl	514 <NVIC_ClearPendingIRQ>
}
     704:	f107 0708 	add.w	r7, r7, #8
     708:	46bd      	mov	sp, r7
     70a:	bd80      	pop	{r7, pc}

0000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
     70c:	b480      	push	{r7}
     70e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
     710:	f240 0300 	movw	r3, #0
     714:	f2c4 230a 	movt	r3, #16906	; 0x420a
     718:	f04f 0201 	mov.w	r2, #1
     71c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
     728:	b480      	push	{r7}
     72a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
     72c:	f240 0300 	movw	r3, #0
     730:	f2c4 230a 	movt	r3, #16906	; 0x420a
     734:	f04f 0200 	mov.w	r2, #0
     738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
     73c:	46bd      	mov	sp, r7
     73e:	bc80      	pop	{r7}
     740:	4770      	bx	lr
     742:	bf00      	nop

00000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
     744:	b480      	push	{r7}
     746:	b083      	sub	sp, #12
     748:	af00      	add	r7, sp, #0
     74a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
     74c:	f245 0300 	movw	r3, #20480	; 0x5000
     750:	f2c4 0300 	movt	r3, #16384	; 0x4000
     754:	687a      	ldr	r2, [r7, #4]
     756:	61da      	str	r2, [r3, #28]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
     764:	b580      	push	{r7, lr}
     766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
     768:	f240 0300 	movw	r3, #0
     76c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     770:	f04f 0201 	mov.w	r2, #1
     774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
     778:	f04f 0015 	mov.w	r0, #21
     77c:	f7ff fe90 	bl	4a0 <NVIC_EnableIRQ>
}
     780:	bd80      	pop	{r7, pc}
     782:	bf00      	nop

00000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
     784:	b580      	push	{r7, lr}
     786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
     788:	f240 0300 	movw	r3, #0
     78c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     790:	f04f 0200 	mov.w	r2, #0
     794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
     798:	f04f 0015 	mov.w	r0, #21
     79c:	f7ff fe9c 	bl	4d8 <NVIC_DisableIRQ>
}
     7a0:	bd80      	pop	{r7, pc}
     7a2:	bf00      	nop

000007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
     7a4:	b480      	push	{r7}
     7a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
     7a8:	f245 0300 	movw	r3, #20480	; 0x5000
     7ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     7b0:	f04f 0201 	mov.w	r2, #1
     7b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
     7b6:	f3bf 8f4f 	dsb	sy
}
     7ba:	46bd      	mov	sp, r7
     7bc:	bc80      	pop	{r7}
     7be:	4770      	bx	lr

000007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
     7c0:	b580      	push	{r7, lr}
     7c2:	af00      	add	r7, sp, #0

	can_hit = 1;
     7c4:	f240 0304 	movw	r3, #4
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
     7d2:	f7ff ff4b 	bl	66c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
     7d6:	f7ff ff0b 	bl	5f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
     7da:	f7ff ff37 	bl	64c <MSS_TIM1_disable_irq>
	if (hits > DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
     7de:	f240 532c 	movw	r3, #1324	; 0x52c
     7e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e6:	681a      	ldr	r2, [r3, #0]
     7e8:	f245 534c 	movw	r3, #21836	; 0x554c
     7ec:	f2c0 0300 	movt	r3, #0
     7f0:	681b      	ldr	r3, [r3, #0]
     7f2:	429a      	cmp	r2, r3
     7f4:	d902      	bls.n	7fc <Timer1_IRQHandler+0x3c>
		yellowLED();
     7f6:	f000 fdf7 	bl	13e8 <yellowLED>
     7fa:	e001      	b.n	800 <Timer1_IRQHandler+0x40>
	} else {
		greenLED();
     7fc:	f000 fca8 	bl	1150 <greenLED>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
     800:	bd80      	pop	{r7, pc}
     802:	bf00      	nop

00000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
     804:	b580      	push	{r7, lr}
     806:	af00      	add	r7, sp, #0
	sound_done = 1;
     808:	f240 0308 	movw	r3, #8
     80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     810:	f04f 0201 	mov.w	r2, #1
     814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
     816:	f7ff ffc5 	bl	7a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
     81a:	f7ff ff85 	bl	728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
     81e:	f7ff ffb1 	bl	784 <MSS_TIM2_disable_irq>
}
     822:	bd80      	pop	{r7, pc}

00000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
     824:	4668      	mov	r0, sp
     826:	f020 0107 	bic.w	r1, r0, #7
     82a:	468d      	mov	sp, r1
     82c:	b581      	push	{r0, r7, lr}
     82e:	b085      	sub	sp, #20
     830:	af00      	add	r7, sp, #0
	if (can_hit){
     832:	f240 0304 	movw	r3, #4
     836:	f2c2 0300 	movt	r3, #8192	; 0x2000
     83a:	681b      	ldr	r3, [r3, #0]
     83c:	2b00      	cmp	r3, #0
     83e:	d06c      	beq.n	91a <GPIO0_IRQHandler+0xf6>
		volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
     840:	f240 0324 	movw	r3, #36	; 0x24
     844:	f2c4 0305 	movt	r3, #16389	; 0x4005
     848:	60fb      	str	r3, [r7, #12]
		hits = *hitsAddr;
     84a:	68fb      	ldr	r3, [r7, #12]
     84c:	681a      	ldr	r2, [r3, #0]
     84e:	f240 532c 	movw	r3, #1324	; 0x52c
     852:	f2c2 0300 	movt	r3, #8192	; 0x2000
     856:	601a      	str	r2, [r3, #0]
		hits++;
     858:	f240 532c 	movw	r3, #1324	; 0x52c
     85c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     860:	681b      	ldr	r3, [r3, #0]
     862:	f103 0201 	add.w	r2, r3, #1
     866:	f240 532c 	movw	r3, #1324	; 0x52c
     86a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     86e:	601a      	str	r2, [r3, #0]
		*hitsAddr = hits;
     870:	f240 532c 	movw	r3, #1324	; 0x52c
     874:	f2c2 0300 	movt	r3, #8192	; 0x2000
     878:	681a      	ldr	r2, [r3, #0]
     87a:	68fb      	ldr	r3, [r7, #12]
     87c:	601a      	str	r2, [r3, #0]
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
     87e:	f245 5350 	movw	r3, #21840	; 0x5550
     882:	f2c0 0300 	movt	r3, #0
     886:	781b      	ldrb	r3, [r3, #0]
     888:	723b      	strb	r3, [r7, #8]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
     88a:	f107 0308 	add.w	r3, r7, #8
     88e:	f240 50bc 	movw	r0, #1468	; 0x5bc
     892:	f2c2 0000 	movt	r0, #8192	; 0x2000
     896:	4619      	mov	r1, r3
     898:	f04f 0201 	mov.w	r2, #1
     89c:	f002 fb7a 	bl	2f94 <UART_send>

		volatile int j = 0;
     8a0:	f04f 0300 	mov.w	r3, #0
     8a4:	607b      	str	r3, [r7, #4]
		while(j < 1000000) {
     8a6:	e003      	b.n	8b0 <GPIO0_IRQHandler+0x8c>
		    ++j;
     8a8:	687b      	ldr	r3, [r7, #4]
     8aa:	f103 0301 	add.w	r3, r3, #1
     8ae:	607b      	str	r3, [r7, #4]
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[1] = "q";
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound

		volatile int j = 0;
		while(j < 1000000) {
     8b0:	687a      	ldr	r2, [r7, #4]
     8b2:	f244 233f 	movw	r3, #16959	; 0x423f
     8b6:	f2c0 030f 	movt	r3, #15
     8ba:	429a      	cmp	r2, r3
     8bc:	ddf4      	ble.n	8a8 <GPIO0_IRQHandler+0x84>
		    ++j;
		}
		redLED(); //START LED
     8be:	f000 fced 	bl	129c <redLED>
		uint8_t tx_buff2[3] = "#1\n";
     8c2:	f245 5254 	movw	r2, #21844	; 0x5554
     8c6:	f2c0 0200 	movt	r2, #0
     8ca:	463b      	mov	r3, r7
     8cc:	6812      	ldr	r2, [r2, #0]
     8ce:	4611      	mov	r1, r2
     8d0:	8019      	strh	r1, [r3, #0]
     8d2:	f103 0302 	add.w	r3, r3, #2
     8d6:	ea4f 4212 	mov.w	r2, r2, lsr #16
     8da:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
     8dc:	463b      	mov	r3, r7
     8de:	f240 50bc 	movw	r0, #1468	; 0x5bc
     8e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8e6:	4619      	mov	r1, r3
     8e8:	f04f 0203 	mov.w	r2, #3
     8ec:	f002 fb52 	bl	2f94 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
     8f0:	f04f 0001 	mov.w	r0, #1
     8f4:	f7ff fe2c 	bl	550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
     8f8:	f24a 3000 	movw	r0, #41728	; 0xa300
     8fc:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
     900:	f7ff fe84 	bl	60c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
     904:	f7ff fe66 	bl	5d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
     908:	f7ff fe90 	bl	62c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
     90c:	f240 0304 	movw	r3, #4
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	f04f 0200 	mov.w	r2, #0
     918:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
     91a:	f04f 0000 	mov.w	r0, #0
     91e:	f002 f9c3 	bl	2ca8 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
     922:	f04f 0000 	mov.w	r0, #0
     926:	f04f 0100 	mov.w	r1, #0
     92a:	f002 f96b 	bl	2c04 <MSS_GPIO_set_output>
}
     92e:	f107 0714 	add.w	r7, r7, #20
     932:	46bd      	mov	sp, r7
     934:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     938:	4685      	mov	sp, r0
     93a:	4770      	bx	lr

0000093c <main>:

int main()
{
     93c:	b580      	push	{r7, lr}
     93e:	b094      	sub	sp, #80	; 0x50
     940:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
     942:	f240 0310 	movw	r3, #16
     946:	f2c4 0305 	movt	r3, #16389	; 0x4005
     94a:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
     94c:	f240 0314 	movw	r3, #20
     950:	f2c4 0305 	movt	r3, #16389	; 0x4005
     954:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
     956:	f240 0320 	movw	r3, #32
     95a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     95e:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
     960:	f240 0324 	movw	r3, #36	; 0x24
     964:	f2c4 0305 	movt	r3, #16389	; 0x4005
     968:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
     96a:	f240 0334 	movw	r3, #52	; 0x34
     96e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     972:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
     974:	f240 0338 	movw	r3, #56	; 0x38
     978:	f2c4 0305 	movt	r3, #16389	; 0x4005
     97c:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
     97e:	f04f 0300 	mov.w	r3, #0
     982:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
     984:	69bb      	ldr	r3, [r7, #24]
     986:	f04f 0200 	mov.w	r2, #0
     98a:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
     98c:	f240 50bc 	movw	r0, #1468	; 0x5bc
     990:	f2c2 0000 	movt	r0, #8192	; 0x2000
     994:	f240 1100 	movw	r1, #256	; 0x100
     998:	f2c4 0105 	movt	r1, #16389	; 0x4005
     99c:	f240 228a 	movw	r2, #650	; 0x28a
     9a0:	f04f 0301 	mov.w	r3, #1
     9a4:	f002 f9a8 	bl	2cf8 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
     9a8:	f000 fbd2 	bl	1150 <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
     9ac:	f04f 001f 	mov.w	r0, #31
     9b0:	f7ff fd76 	bl	4a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
     9b4:	f04f 0000 	mov.w	r0, #0
     9b8:	f04f 0140 	mov.w	r1, #64	; 0x40
     9bc:	f002 f904 	bl	2bc8 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
     9c0:	f04f 0000 	mov.w	r0, #0
     9c4:	f002 f93e 	bl	2c44 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
     9c8:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9cc:	f2c0 030d 	movt	r3, #13
     9d0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
     9d2:	f64b 33a0 	movw	r3, #48032	; 0xbba0
     9d6:	f2c0 030d 	movt	r3, #13
     9da:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
     9dc:	693b      	ldr	r3, [r7, #16]
     9de:	6aba      	ldr	r2, [r7, #40]	; 0x28
     9e0:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
     9e2:	68fb      	ldr	r3, [r7, #12]
     9e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     9e6:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
     9e8:	f000 fa2c 	bl	e44 <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
     9ec:	f240 50dc 	movw	r0, #1500	; 0x5dc
     9f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9f4:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     9f8:	f04f 0203 	mov.w	r2, #3
     9fc:	f000 feda 	bl	17b4 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
     a00:	f240 50dc 	movw	r0, #1500	; 0x5dc
     a04:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a08:	f241 511d 	movw	r1, #5405	; 0x151d
     a0c:	f2c0 0100 	movt	r1, #0
     a10:	f04f 0280 	mov.w	r2, #128	; 0x80
     a14:	f001 f9c2 	bl	1d9c <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = 100;
     a18:	f240 53d0 	movw	r3, #1488	; 0x5d0
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	f04f 0264 	mov.w	r2, #100	; 0x64
     a24:	605a      	str	r2, [r3, #4]
	myTank.MAX_HEALTH = 100;
     a26:	f240 53d0 	movw	r3, #1488	; 0x5d0
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	f04f 0264 	mov.w	r2, #100	; 0x64
     a32:	601a      	str	r2, [r3, #0]


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
     a34:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a3c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     a40:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
     a42:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4a:	f04f 0242 	mov.w	r2, #66	; 0x42
     a4e:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
     a50:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a58:	f04f 0200 	mov.w	r2, #0
     a5c:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
     a5e:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a66:	f04f 0200 	mov.w	r2, #0
     a6a:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
     a6c:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a74:	f04f 0200 	mov.w	r2, #0
     a78:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
     a7a:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a82:	f04f 0200 	mov.w	r2, #0
     a86:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
     a88:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a90:	f04f 0200 	mov.w	r2, #0
     a94:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
     a96:	f240 53c4 	movw	r3, #1476	; 0x5c4
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	f04f 0200 	mov.w	r2, #0
     aa2:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
     aa4:	f240 53c4 	movw	r3, #1476	; 0x5c4
     aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aac:	f04f 0200 	mov.w	r2, #0
     ab0:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ab2:	f240 602c 	movw	r0, #1580	; 0x62c
     ab6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     aba:	f04f 0100 	mov.w	r1, #0
     abe:	f001 fc1f 	bl	2300 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
     ac2:	f04f 0306 	mov.w	r3, #6
     ac6:	9300      	str	r3, [sp, #0]
     ac8:	f240 602c 	movw	r0, #1580	; 0x62c
     acc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ad0:	f240 51c4 	movw	r1, #1476	; 0x5c4
     ad4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ad8:	f04f 0203 	mov.w	r2, #3
     adc:	f240 53b0 	movw	r3, #1456	; 0x5b0
     ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae4:	f001 fcd8 	bl	2498 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     ae8:	f240 602c 	movw	r0, #1580	; 0x62c
     aec:	f2c2 0000 	movt	r0, #8192	; 0x2000
     af0:	f04f 0100 	mov.w	r1, #0
     af4:	f001 fc88 	bl	2408 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
     af8:	f240 53b0 	movw	r3, #1456	; 0x5b0
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	785b      	ldrb	r3, [r3, #1]
     b02:	f003 0310 	and.w	r3, r3, #16
     b06:	2b00      	cmp	r3, #0
     b08:	bf0c      	ite	eq
     b0a:	2300      	moveq	r3, #0
     b0c:	2301      	movne	r3, #1
     b0e:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
     b10:	f240 53b0 	movw	r3, #1456	; 0x5b0
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	785b      	ldrb	r3, [r3, #1]
     b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
     b1e:	2b00      	cmp	r3, #0
     b20:	bf0c      	ite	eq
     b22:	2300      	moveq	r3, #0
     b24:	2301      	movne	r3, #1
     b26:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
     b28:	f240 53b0 	movw	r3, #1456	; 0x5b0
     b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b30:	785b      	ldrb	r3, [r3, #1]
     b32:	f003 0320 	and.w	r3, r3, #32
     b36:	2b00      	cmp	r3, #0
     b38:	bf0c      	ite	eq
     b3a:	2300      	moveq	r3, #0
     b3c:	2301      	movne	r3, #1
     b3e:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
     b40:	f240 53b0 	movw	r3, #1456	; 0x5b0
     b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b48:	785b      	ldrb	r3, [r3, #1]
     b4a:	b25b      	sxtb	r3, r3
     b4c:	ea4f 73d3 	mov.w	r3, r3, lsr #31
     b50:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
     b52:	f240 53b0 	movw	r3, #1456	; 0x5b0
     b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b5a:	785b      	ldrb	r3, [r3, #1]
     b5c:	f003 0302 	and.w	r3, r3, #2
     b60:	2b00      	cmp	r3, #0
     b62:	bf0c      	ite	eq
     b64:	2300      	moveq	r3, #0
     b66:	2301      	movne	r3, #1
     b68:	643b      	str	r3, [r7, #64]	; 0x40

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b6c:	2b00      	cmp	r3, #0
     b6e:	d120      	bne.n	bb2 <main+0x276>
     b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b72:	2b00      	cmp	r3, #0
     b74:	d01d      	beq.n	bb2 <main+0x276>
			if (udPos == 1000000){ // At max, stay
     b76:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b78:	f244 2340 	movw	r3, #16960	; 0x4240
     b7c:	f2c0 030f 	movt	r3, #15
     b80:	429a      	cmp	r2, r3
     b82:	d104      	bne.n	b8e <main+0x252>
				*udAddr = 1000000 / 1000;
     b84:	693b      	ldr	r3, [r7, #16]
     b86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     b8a:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     b8c:	e034      	b.n	bf8 <main+0x2bc>
			if (udPos == 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += 10000;
     b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
     b90:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     b94:	f103 0310 	add.w	r3, r3, #16
     b98:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
     b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
     b9c:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     ba0:	f2c1 0362 	movt	r3, #4194	; 0x1062
     ba4:	fba3 1302 	umull	r1, r3, r3, r2
     ba8:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bac:	693b      	ldr	r3, [r7, #16]
     bae:	601a      	str	r2, [r3, #0]
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;

		//uint32_t LED = 0;

		//UP/DOWN LOGIC
		if (up == 0 && down) { //UP
     bb0:	e022      	b.n	bf8 <main+0x2bc>
				udPos += 10000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
     bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     bb4:	2b00      	cmp	r3, #0
     bb6:	d11f      	bne.n	bf8 <main+0x2bc>
     bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     bba:	2b00      	cmp	r3, #0
     bbc:	d01c      	beq.n	bf8 <main+0x2bc>
			if (udPos == 800000){ // At min, stay
     bbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bc0:	f243 5300 	movw	r3, #13568	; 0x3500
     bc4:	f2c0 030c 	movt	r3, #12
     bc8:	429a      	cmp	r2, r3
     bca:	d104      	bne.n	bd6 <main+0x29a>
				*udAddr = 800000 / 1000;
     bcc:	693b      	ldr	r3, [r7, #16]
     bce:	f44f 7248 	mov.w	r2, #800	; 0x320
     bd2:	601a      	str	r2, [r3, #0]
     bd4:	e010      	b.n	bf8 <main+0x2bc>
			} 
			else {
				udPos -= 10000;
     bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
     bd8:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     bdc:	f1a3 0310 	sub.w	r3, r3, #16
     be0:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
     be2:	6aba      	ldr	r2, [r7, #40]	; 0x28
     be4:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     be8:	f2c1 0362 	movt	r3, #4194	; 0x1062
     bec:	fba3 1302 	umull	r1, r3, r3, r2
     bf0:	ea4f 1293 	mov.w	r2, r3, lsr #6
     bf4:	693b      	ldr	r3, [r7, #16]
     bf6:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     bfa:	2b00      	cmp	r3, #0
     bfc:	d11c      	bne.n	c38 <main+0x2fc>
     bfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c00:	2b00      	cmp	r3, #0
     c02:	d019      	beq.n	c38 <main+0x2fc>
			if (rlPos == 0){ // At min, stay
     c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c06:	2b00      	cmp	r3, #0
     c08:	d104      	bne.n	c14 <main+0x2d8>
				*rlAddr = 0;
     c0a:	68fb      	ldr	r3, [r7, #12]
     c0c:	f04f 0200 	mov.w	r2, #0
     c10:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     c12:	e034      	b.n	c7e <main+0x342>
			if (rlPos == 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= 10000;
     c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c16:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
     c1a:	f1a3 0310 	sub.w	r3, r3, #16
     c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000;
     c20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c22:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c26:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c2a:	fba3 1302 	umull	r1, r3, r3, r2
     c2e:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c32:	68fb      	ldr	r3, [r7, #12]
     c34:	601a      	str	r2, [r3, #0]
				udPos -= 10000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT
		if (left == 0 && right) { //LEFT
     c36:	e022      	b.n	c7e <main+0x342>
			else {
				rlPos -= 10000;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
     c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c3a:	2b00      	cmp	r3, #0
     c3c:	d11f      	bne.n	c7e <main+0x342>
     c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c40:	2b00      	cmp	r3, #0
     c42:	d01c      	beq.n	c7e <main+0x342>
			if (rlPos == 1800000){ // At max, stay
     c44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c46:	f247 7340 	movw	r3, #30528	; 0x7740
     c4a:	f2c0 031b 	movt	r3, #27
     c4e:	429a      	cmp	r2, r3
     c50:	d104      	bne.n	c5c <main+0x320>
				*rlAddr = 1800000 / 1000;
     c52:	68fb      	ldr	r3, [r7, #12]
     c54:	f44f 62e1 	mov.w	r2, #1800	; 0x708
     c58:	601a      	str	r2, [r3, #0]
     c5a:	e010      	b.n	c7e <main+0x342>
			} 
			else {
				rlPos += 10000;
     c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     c5e:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
     c62:	f103 0310 	add.w	r3, r3, #16
     c66:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
     c68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     c6a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
     c6e:	f2c1 0362 	movt	r3, #4194	; 0x1062
     c72:	fba3 1302 	umull	r1, r3, r3, r2
     c76:	ea4f 1293 	mov.w	r2, r3, lsr #6
     c7a:	68fb      	ldr	r3, [r7, #12]
     c7c:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
     c7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     c80:	2b00      	cmp	r3, #0
     c82:	d139      	bne.n	cf8 <main+0x3bc>
			*freqAddr = 56;
     c84:	697b      	ldr	r3, [r7, #20]
     c86:	f04f 0238 	mov.w	r2, #56	; 0x38
     c8a:	601a      	str	r2, [r3, #0]
			if (sound_done) {
     c8c:	f240 0308 	movw	r3, #8
     c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c94:	681b      	ldr	r3, [r3, #0]
     c96:	2b00      	cmp	r3, #0
     c98:	d033      	beq.n	d02 <main+0x3c6>
				uint8_t tx_buff[3] = "#0\n";
     c9a:	f245 5258 	movw	r2, #21848	; 0x5558
     c9e:	f2c0 0200 	movt	r2, #0
     ca2:	f107 0304 	add.w	r3, r7, #4
     ca6:	6812      	ldr	r2, [r2, #0]
     ca8:	4611      	mov	r1, r2
     caa:	8019      	strh	r1, [r3, #0]
     cac:	f103 0302 	add.w	r3, r3, #2
     cb0:	ea4f 4212 	mov.w	r2, r2, lsr #16
     cb4:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
     cb6:	f107 0304 	add.w	r3, r7, #4
     cba:	f240 50bc 	movw	r0, #1468	; 0x5bc
     cbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cc2:	4619      	mov	r1, r3
     cc4:	f04f 0203 	mov.w	r2, #3
     cc8:	f002 f964 	bl	2f94 <UART_send>
				MSS_TIM2_init(1); // one shot
     ccc:	f04f 0001 	mov.w	r0, #1
     cd0:	f7ff fcda 	bl	688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
     cd4:	f643 3000 	movw	r0, #15104	; 0x3b00
     cd8:	f6c0 0058 	movt	r0, #2136	; 0x858
     cdc:	f7ff fd32 	bl	744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
     ce0:	f7ff fd14 	bl	70c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
     ce4:	f7ff fd3e 	bl	764 <MSS_TIM2_enable_irq>
				sound_done = 0;
     ce8:	f240 0308 	movw	r3, #8
     cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cf0:	f04f 0200 	mov.w	r2, #0
     cf4:	601a      	str	r2, [r3, #0]
     cf6:	e005      	b.n	d04 <main+0x3c8>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
     cf8:	697b      	ldr	r3, [r7, #20]
     cfa:	f04f 0200 	mov.w	r2, #0
     cfe:	601a      	str	r2, [r3, #0]
     d00:	e000      	b.n	d04 <main+0x3c8>
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(140000000); // 1.4 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
     d02:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
     d04:	f240 53b0 	movw	r3, #1456	; 0x5b0
     d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d0c:	78db      	ldrb	r3, [r3, #3]
     d0e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
     d12:	f240 53b0 	movw	r3, #1456	; 0x5b0
     d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d1a:	795b      	ldrb	r3, [r3, #5]
     d1c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     d20:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d24:	2b00      	cmp	r3, #0
     d26:	d107      	bne.n	d38 <main+0x3fc>
     d28:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d2c:	2b00      	cmp	r3, #0
     d2e:	d103      	bne.n	d38 <main+0x3fc>
			joyVals = 0b1010;
     d30:	f04f 030a 	mov.w	r3, #10
     d34:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
     d36:	e06a      	b.n	e0e <main+0x4d2>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     d38:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d3c:	2b00      	cmp	r3, #0
     d3e:	d108      	bne.n	d52 <main+0x416>
     d40:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d44:	f113 0f02 	cmn.w	r3, #2
     d48:	d103      	bne.n	d52 <main+0x416>
			joyVals = 0b1011;
     d4a:	f04f 030b 	mov.w	r3, #11
     d4e:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
     d50:	e05d      	b.n	e0e <main+0x4d2>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d52:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d56:	2b00      	cmp	r3, #0
     d58:	d108      	bne.n	d6c <main+0x430>
     d5a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
     d62:	d103      	bne.n	d6c <main+0x430>
			joyVals = 0b1001;
     d64:	f04f 0309 	mov.w	r3, #9
     d68:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
     d6a:	e050      	b.n	e0e <main+0x4d2>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d6c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d70:	f1b3 3fff 	cmp.w	r3, #4294967295
     d74:	d107      	bne.n	d86 <main+0x44a>
     d76:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d7a:	2b00      	cmp	r3, #0
     d7c:	d103      	bne.n	d86 <main+0x44a>
			joyVals = 0b0110;
     d7e:	f04f 0306 	mov.w	r3, #6
     d82:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
     d84:	e043      	b.n	e0e <main+0x4d2>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     d86:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
     d8e:	d108      	bne.n	da2 <main+0x466>
     d90:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     d94:	f1b3 3fff 	cmp.w	r3, #4294967295
     d98:	d103      	bne.n	da2 <main+0x466>
			joyVals = 0b0101;
     d9a:	f04f 0305 	mov.w	r3, #5
     d9e:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
     da0:	e035      	b.n	e0e <main+0x4d2>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     da2:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     da6:	f1b3 3fff 	cmp.w	r3, #4294967295
     daa:	d108      	bne.n	dbe <main+0x482>
     dac:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     db0:	f113 0f02 	cmn.w	r3, #2
     db4:	d103      	bne.n	dbe <main+0x482>
			joyVals = 0b0111;
     db6:	f04f 0307 	mov.w	r3, #7
     dba:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
     dbc:	e027      	b.n	e0e <main+0x4d2>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     dbe:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     dc2:	f113 0f02 	cmn.w	r3, #2
     dc6:	d107      	bne.n	dd8 <main+0x49c>
     dc8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     dcc:	2b00      	cmp	r3, #0
     dce:	d103      	bne.n	dd8 <main+0x49c>
			joyVals = 0b1110;
     dd0:	f04f 030e 	mov.w	r3, #14
     dd4:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
     dd6:	e01a      	b.n	e0e <main+0x4d2>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     dd8:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     ddc:	f113 0f02 	cmn.w	r3, #2
     de0:	d108      	bne.n	df4 <main+0x4b8>
     de2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     de6:	f1b3 3fff 	cmp.w	r3, #4294967295
     dea:	d103      	bne.n	df4 <main+0x4b8>
			joyVals = 0b1101;
     dec:	f04f 030d 	mov.w	r3, #13
     df0:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
     df2:	e00c      	b.n	e0e <main+0x4d2>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
     df4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
     df8:	f113 0f02 	cmn.w	r3, #2
     dfc:	d107      	bne.n	e0e <main+0x4d2>
     dfe:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
     e02:	f113 0f02 	cmn.w	r3, #2
     e06:	d102      	bne.n	e0e <main+0x4d2>
			joyVals = 0b1111;
     e08:	f04f 030f 	mov.w	r3, #15
     e0c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
     e0e:	69fb      	ldr	r3, [r7, #28]
     e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e12:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
     e14:	6a38      	ldr	r0, [r7, #32]
     e16:	f645 7190 	movw	r1, #24464	; 0x5f90
     e1a:	f2c0 0101 	movt	r1, #1
     e1e:	f000 f989 	bl	1134 <changeSpeed>
		volatile int i = 0;
     e22:	f04f 0300 	mov.w	r3, #0
     e26:	60bb      	str	r3, [r7, #8]
		while (i < 100000)
     e28:	e003      	b.n	e32 <main+0x4f6>
		{
			++i;
     e2a:	68bb      	ldr	r3, [r7, #8]
     e2c:	f103 0301 	add.w	r3, r3, #1
     e30:	60bb      	str	r3, [r7, #8]
		}
		*motorAddr = joyVals;

		changeSpeed(pulsewidthAddr, 90000); //change this number to fix pwm
		volatile int i = 0;
		while (i < 100000)
     e32:	68ba      	ldr	r2, [r7, #8]
     e34:	f248 639f 	movw	r3, #34463	; 0x869f
     e38:	f2c0 0301 	movt	r3, #1
     e3c:	429a      	cmp	r2, r3
     e3e:	ddf4      	ble.n	e2a <main+0x4ee>
		{
			++i;
		}
	}
     e40:	e5f8      	b.n	a34 <main+0xf8>
     e42:	bf00      	nop

00000e44 <setupSPI>:

	return 0;
}

void setupSPI(void) {
     e44:	b580      	push	{r7, lr}
     e46:	b084      	sub	sp, #16
     e48:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
     e4a:	f240 53c4 	movw	r3, #1476	; 0x5c4
     e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e52:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     e56:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
     e58:	f240 53c4 	movw	r3, #1476	; 0x5c4
     e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e60:	f04f 0242 	mov.w	r2, #66	; 0x42
     e64:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     e66:	f240 53c4 	movw	r3, #1476	; 0x5c4
     e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e6e:	f04f 0200 	mov.w	r2, #0
     e72:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
     e74:	f240 53c4 	movw	r3, #1476	; 0x5c4
     e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e7c:	f04f 32ff 	mov.w	r2, #4294967295
     e80:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
     e82:	f240 53c4 	movw	r3, #1476	; 0x5c4
     e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e8a:	f04f 32ff 	mov.w	r2, #4294967295
     e8e:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
     e90:	f240 602c 	movw	r0, #1580	; 0x62c
     e94:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e98:	f001 f858 	bl	1f4c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
     e9c:	f04f 0308 	mov.w	r3, #8
     ea0:	9300      	str	r3, [sp, #0]
     ea2:	f240 602c 	movw	r0, #1580	; 0x62c
     ea6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     eaa:	f04f 0100 	mov.w	r1, #0
     eae:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
     eb2:	f04f 0307 	mov.w	r3, #7
     eb6:	f001 f993 	bl	21e0 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     eba:	f240 602c 	movw	r0, #1580	; 0x62c
     ebe:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ec2:	f04f 0100 	mov.w	r1, #0
     ec6:	f001 fa1b 	bl	2300 <MSS_SPI_set_slave_select>
	int i = 3;
     eca:	f04f 0303 	mov.w	r3, #3
     ece:	607b      	str	r3, [r7, #4]
	while(i) {
     ed0:	e016      	b.n	f00 <setupSPI+0xbc>
		MSS_SPI_transfer_block
     ed2:	f04f 0305 	mov.w	r3, #5
     ed6:	9300      	str	r3, [sp, #0]
     ed8:	f240 602c 	movw	r0, #1580	; 0x62c
     edc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ee0:	f240 51c4 	movw	r1, #1476	; 0x5c4
     ee4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     ee8:	f04f 0205 	mov.w	r2, #5
     eec:	f240 53b0 	movw	r3, #1456	; 0x5b0
     ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef4:	f001 fad0 	bl	2498 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
     ef8:	687b      	ldr	r3, [r7, #4]
     efa:	f103 33ff 	add.w	r3, r3, #4294967295
     efe:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
     f00:	687b      	ldr	r3, [r7, #4]
     f02:	2b00      	cmp	r3, #0
     f04:	d1e5      	bne.n	ed2 <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f06:	f240 602c 	movw	r0, #1580	; 0x62c
     f0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f0e:	f04f 0100 	mov.w	r1, #0
     f12:	f001 fa79 	bl	2408 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
     f16:	f240 53c4 	movw	r3, #1476	; 0x5c4
     f1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f22:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
     f24:	f240 53c4 	movw	r3, #1476	; 0x5c4
     f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f2c:	f06f 023d 	mvn.w	r2, #61	; 0x3d
     f30:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     f32:	f240 53c4 	movw	r3, #1476	; 0x5c4
     f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f3a:	f04f 0200 	mov.w	r2, #0
     f3e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
     f40:	f240 53c4 	movw	r3, #1476	; 0x5c4
     f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f48:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     f4c:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
     f4e:	f240 53c4 	movw	r3, #1476	; 0x5c4
     f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f56:	f04f 0200 	mov.w	r2, #0
     f5a:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f5c:	f240 602c 	movw	r0, #1580	; 0x62c
     f60:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f64:	f04f 0100 	mov.w	r1, #0
     f68:	f001 f9ca 	bl	2300 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
     f6c:	f04f 0305 	mov.w	r3, #5
     f70:	9300      	str	r3, [sp, #0]
     f72:	f240 602c 	movw	r0, #1580	; 0x62c
     f76:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f7a:	f240 51c4 	movw	r1, #1476	; 0x5c4
     f7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
     f82:	f04f 0205 	mov.w	r2, #5
     f86:	f240 53b0 	movw	r3, #1456	; 0x5b0
     f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8e:	f001 fa83 	bl	2498 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
     f92:	f240 602c 	movw	r0, #1580	; 0x62c
     f96:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f9a:	f04f 0100 	mov.w	r1, #0
     f9e:	f001 fa33 	bl	2408 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
     fa2:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     faa:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     fae:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
     fb0:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb8:	f04f 0222 	mov.w	r2, #34	; 0x22
     fbc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
     fbe:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc6:	f04f 0200 	mov.w	r2, #0
     fca:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
     fcc:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     fd8:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
     fda:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe2:	f06f 023f 	mvn.w	r2, #63	; 0x3f
     fe6:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
     fe8:	f240 53c4 	movw	r3, #1476	; 0x5c4
     fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff0:	f04f 0200 	mov.w	r2, #0
     ff4:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
     ff6:	f240 53c4 	movw	r3, #1476	; 0x5c4
     ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ffe:	f04f 0200 	mov.w	r2, #0
    1002:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
    1004:	f240 53c4 	movw	r3, #1476	; 0x5c4
    1008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    100c:	f04f 0200 	mov.w	r2, #0
    1010:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
    1012:	f240 53c4 	movw	r3, #1476	; 0x5c4
    1016:	f2c2 0300 	movt	r3, #8192	; 0x2000
    101a:	f04f 0200 	mov.w	r2, #0
    101e:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1020:	f240 602c 	movw	r0, #1580	; 0x62c
    1024:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1028:	f04f 0100 	mov.w	r1, #0
    102c:	f001 f968 	bl	2300 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    1030:	f04f 0309 	mov.w	r3, #9
    1034:	9300      	str	r3, [sp, #0]
    1036:	f240 602c 	movw	r0, #1580	; 0x62c
    103a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    103e:	f240 51c4 	movw	r1, #1476	; 0x5c4
    1042:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1046:	f04f 0209 	mov.w	r2, #9
    104a:	f240 53b0 	movw	r3, #1456	; 0x5b0
    104e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1052:	f001 fa21 	bl	2498 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    1056:	f240 602c 	movw	r0, #1580	; 0x62c
    105a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    105e:	f04f 0100 	mov.w	r1, #0
    1062:	f001 f9d1 	bl	2408 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
    1066:	f240 53c4 	movw	r3, #1476	; 0x5c4
    106a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    1072:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
    1074:	f240 53c4 	movw	r3, #1476	; 0x5c4
    1078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    107c:	f06f 023d 	mvn.w	r2, #61	; 0x3d
    1080:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
    1082:	f240 53c4 	movw	r3, #1476	; 0x5c4
    1086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    108a:	f04f 0200 	mov.w	r2, #0
    108e:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
    1090:	f240 53c4 	movw	r3, #1476	; 0x5c4
    1094:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1098:	f04f 0200 	mov.w	r2, #0
    109c:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
    109e:	f240 53c4 	movw	r3, #1476	; 0x5c4
    10a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10a6:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10aa:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
    10ac:	f240 53c4 	movw	r3, #1476	; 0x5c4
    10b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b4:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10b8:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
    10ba:	f240 53c4 	movw	r3, #1476	; 0x5c4
    10be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10c2:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10c6:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
    10c8:	f240 53c4 	movw	r3, #1476	; 0x5c4
    10cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d0:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10d4:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
    10d6:	f240 53c4 	movw	r3, #1476	; 0x5c4
    10da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10de:	f04f 025a 	mov.w	r2, #90	; 0x5a
    10e2:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    10e4:	f240 602c 	movw	r0, #1580	; 0x62c
    10e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ec:	f04f 0100 	mov.w	r1, #0
    10f0:	f001 f906 	bl	2300 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
    10f4:	f04f 0309 	mov.w	r3, #9
    10f8:	9300      	str	r3, [sp, #0]
    10fa:	f240 602c 	movw	r0, #1580	; 0x62c
    10fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1102:	f240 51c4 	movw	r1, #1476	; 0x5c4
    1106:	f2c2 0100 	movt	r1, #8192	; 0x2000
    110a:	f04f 0209 	mov.w	r2, #9
    110e:	f240 53b0 	movw	r3, #1456	; 0x5b0
    1112:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1116:	f001 f9bf 	bl	2498 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    111a:	f240 602c 	movw	r0, #1580	; 0x62c
    111e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1122:	f04f 0100 	mov.w	r1, #0
    1126:	f001 f96f 	bl	2408 <MSS_SPI_clear_slave_select>

}
    112a:	f107 0708 	add.w	r7, r7, #8
    112e:	46bd      	mov	sp, r7
    1130:	bd80      	pop	{r7, pc}
    1132:	bf00      	nop

00001134 <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
    1134:	b480      	push	{r7}
    1136:	b083      	sub	sp, #12
    1138:	af00      	add	r7, sp, #0
    113a:	6078      	str	r0, [r7, #4]
    113c:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
    113e:	683a      	ldr	r2, [r7, #0]
    1140:	687b      	ldr	r3, [r7, #4]
    1142:	601a      	str	r2, [r3, #0]

	return;
}
    1144:	f107 070c 	add.w	r7, r7, #12
    1148:	46bd      	mov	sp, r7
    114a:	bc80      	pop	{r7}
    114c:	4770      	bx	lr
    114e:	bf00      	nop

00001150 <greenLED>:

void greenLED(void) {
    1150:	b580      	push	{r7, lr}
    1152:	b082      	sub	sp, #8
    1154:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    1156:	f04f 0300 	mov.w	r3, #0
    115a:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    115c:	f240 5068 	movw	r0, #1384	; 0x568
    1160:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1164:	f240 2100 	movw	r1, #512	; 0x200
    1168:	f2c4 0105 	movt	r1, #16389	; 0x4005
    116c:	f04f 0201 	mov.w	r2, #1
    1170:	f001 ffbe 	bl	30f0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    1174:	f240 5068 	movw	r0, #1384	; 0x568
    1178:	f2c2 0000 	movt	r0, #8192	; 0x2000
    117c:	f002 f886 	bl	328c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1180:	f240 5068 	movw	r0, #1384	; 0x568
    1184:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1188:	f04f 0100 	mov.w	r1, #0
    118c:	f002 f8d6 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1190:	f240 5068 	movw	r0, #1384	; 0x568
    1194:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1198:	6879      	ldr	r1, [r7, #4]
    119a:	f002 f9db 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    119e:	f240 5068 	movw	r0, #1384	; 0x568
    11a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11a6:	f04f 0100 	mov.w	r1, #0
    11aa:	f002 f94b 	bl	3444 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    11ae:	f240 5068 	movw	r0, #1384	; 0x568
    11b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b6:	f04f 0100 	mov.w	r1, #0
    11ba:	f002 f8bf 	bl	333c <SPI_set_slave_select>
	master_tx_frame_led = G;
    11be:	f240 0300 	movw	r3, #0
    11c2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11c6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11c8:	f240 5068 	movw	r0, #1384	; 0x568
    11cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11d0:	6879      	ldr	r1, [r7, #4]
    11d2:	f002 f9bf 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11d6:	f240 0300 	movw	r3, #0
    11da:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11de:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11e0:	f240 5068 	movw	r0, #1384	; 0x568
    11e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11e8:	6879      	ldr	r1, [r7, #4]
    11ea:	f002 f9b3 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = G;
    11ee:	f240 0300 	movw	r3, #0
    11f2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    11f6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    11f8:	f240 5068 	movw	r0, #1384	; 0x568
    11fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1200:	6879      	ldr	r1, [r7, #4]
    1202:	f002 f9a7 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1206:	f240 0300 	movw	r3, #0
    120a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    120e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1210:	f240 5068 	movw	r0, #1384	; 0x568
    1214:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1218:	6879      	ldr	r1, [r7, #4]
    121a:	f002 f99b 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = G;
    121e:	f240 0300 	movw	r3, #0
    1222:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    1226:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1228:	f240 5068 	movw	r0, #1384	; 0x568
    122c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1230:	6879      	ldr	r1, [r7, #4]
    1232:	f002 f98f 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = G;
    1236:	f240 0300 	movw	r3, #0
    123a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
    123e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1240:	f240 5068 	movw	r0, #1384	; 0x568
    1244:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1248:	6879      	ldr	r1, [r7, #4]
    124a:	f002 f983 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    124e:	f240 5068 	movw	r0, #1384	; 0x568
    1252:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1256:	f04f 0100 	mov.w	r1, #0
    125a:	f002 f8f3 	bl	3444 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    125e:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    1262:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1264:	f240 5068 	movw	r0, #1384	; 0x568
    1268:	f2c2 0000 	movt	r0, #8192	; 0x2000
    126c:	f04f 0100 	mov.w	r1, #0
    1270:	f002 f864 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1274:	f240 5068 	movw	r0, #1384	; 0x568
    1278:	f2c2 0000 	movt	r0, #8192	; 0x2000
    127c:	6879      	ldr	r1, [r7, #4]
    127e:	f002 f969 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1282:	f240 5068 	movw	r0, #1384	; 0x568
    1286:	f2c2 0000 	movt	r0, #8192	; 0x2000
    128a:	f04f 0100 	mov.w	r1, #0
    128e:	f002 f8d9 	bl	3444 <SPI_clear_slave_select>
}
    1292:	f107 0708 	add.w	r7, r7, #8
    1296:	46bd      	mov	sp, r7
    1298:	bd80      	pop	{r7, pc}
    129a:	bf00      	nop

0000129c <redLED>:

void redLED(void) {
    129c:	b580      	push	{r7, lr}
    129e:	b082      	sub	sp, #8
    12a0:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    12a2:	f04f 0300 	mov.w	r3, #0
    12a6:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    12a8:	f240 5068 	movw	r0, #1384	; 0x568
    12ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12b0:	f240 2100 	movw	r1, #512	; 0x200
    12b4:	f2c4 0105 	movt	r1, #16389	; 0x4005
    12b8:	f04f 0201 	mov.w	r2, #1
    12bc:	f001 ff18 	bl	30f0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    12c0:	f240 5068 	movw	r0, #1384	; 0x568
    12c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12c8:	f001 ffe0 	bl	328c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12cc:	f240 5068 	movw	r0, #1384	; 0x568
    12d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12d4:	f04f 0100 	mov.w	r1, #0
    12d8:	f002 f830 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    12dc:	f240 5068 	movw	r0, #1384	; 0x568
    12e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12e4:	6879      	ldr	r1, [r7, #4]
    12e6:	f002 f935 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12ea:	f240 5068 	movw	r0, #1384	; 0x568
    12ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12f2:	f04f 0100 	mov.w	r1, #0
    12f6:	f002 f8a5 	bl	3444 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    12fa:	f240 5068 	movw	r0, #1384	; 0x568
    12fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1302:	f04f 0100 	mov.w	r1, #0
    1306:	f002 f819 	bl	333c <SPI_set_slave_select>
	master_tx_frame_led = R;
    130a:	f240 03ff 	movw	r3, #255	; 0xff
    130e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1312:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1314:	f240 5068 	movw	r0, #1384	; 0x568
    1318:	f2c2 0000 	movt	r0, #8192	; 0x2000
    131c:	6879      	ldr	r1, [r7, #4]
    131e:	f002 f919 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = R;
    1322:	f240 03ff 	movw	r3, #255	; 0xff
    1326:	f6cf 7300 	movt	r3, #65280	; 0xff00
    132a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    132c:	f240 5068 	movw	r0, #1384	; 0x568
    1330:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1334:	6879      	ldr	r1, [r7, #4]
    1336:	f002 f90d 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = R;
    133a:	f240 03ff 	movw	r3, #255	; 0xff
    133e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1342:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1344:	f240 5068 	movw	r0, #1384	; 0x568
    1348:	f2c2 0000 	movt	r0, #8192	; 0x2000
    134c:	6879      	ldr	r1, [r7, #4]
    134e:	f002 f901 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = R;
    1352:	f240 03ff 	movw	r3, #255	; 0xff
    1356:	f6cf 7300 	movt	r3, #65280	; 0xff00
    135a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    135c:	f240 5068 	movw	r0, #1384	; 0x568
    1360:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1364:	6879      	ldr	r1, [r7, #4]
    1366:	f002 f8f5 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = R;
    136a:	f240 03ff 	movw	r3, #255	; 0xff
    136e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    1372:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1374:	f240 5068 	movw	r0, #1384	; 0x568
    1378:	f2c2 0000 	movt	r0, #8192	; 0x2000
    137c:	6879      	ldr	r1, [r7, #4]
    137e:	f002 f8e9 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = R;
    1382:	f240 03ff 	movw	r3, #255	; 0xff
    1386:	f6cf 7300 	movt	r3, #65280	; 0xff00
    138a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    138c:	f240 5068 	movw	r0, #1384	; 0x568
    1390:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1394:	6879      	ldr	r1, [r7, #4]
    1396:	f002 f8dd 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    139a:	f240 5068 	movw	r0, #1384	; 0x568
    139e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13a2:	f04f 0100 	mov.w	r1, #0
    13a6:	f002 f84d 	bl	3444 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    13aa:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    13ae:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13b0:	f240 5068 	movw	r0, #1384	; 0x568
    13b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13b8:	f04f 0100 	mov.w	r1, #0
    13bc:	f001 ffbe 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    13c0:	f240 5068 	movw	r0, #1384	; 0x568
    13c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13c8:	6879      	ldr	r1, [r7, #4]
    13ca:	f002 f8c3 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    13ce:	f240 5068 	movw	r0, #1384	; 0x568
    13d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13d6:	f04f 0100 	mov.w	r1, #0
    13da:	f002 f833 	bl	3444 <SPI_clear_slave_select>
}
    13de:	f107 0708 	add.w	r7, r7, #8
    13e2:	46bd      	mov	sp, r7
    13e4:	bd80      	pop	{r7, pc}
    13e6:	bf00      	nop

000013e8 <yellowLED>:
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
}

void yellowLED(void) {
    13e8:	b580      	push	{r7, lr}
    13ea:	b082      	sub	sp, #8
    13ec:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
    13ee:	f04f 0300 	mov.w	r3, #0
    13f2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
    13f4:	f240 5068 	movw	r0, #1384	; 0x568
    13f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13fc:	f240 2100 	movw	r1, #512	; 0x200
    1400:	f2c4 0105 	movt	r1, #16389	; 0x4005
    1404:	f04f 0201 	mov.w	r2, #1
    1408:	f001 fe72 	bl	30f0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
    140c:	f240 5068 	movw	r0, #1384	; 0x568
    1410:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1414:	f001 ff3a 	bl	328c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1418:	f240 5068 	movw	r0, #1384	; 0x568
    141c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1420:	f04f 0100 	mov.w	r1, #0
    1424:	f001 ff8a 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1428:	f240 5068 	movw	r0, #1384	; 0x568
    142c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1430:	6879      	ldr	r1, [r7, #4]
    1432:	f002 f88f 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1436:	f240 5068 	movw	r0, #1384	; 0x568
    143a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    143e:	f04f 0100 	mov.w	r1, #0
    1442:	f001 ffff 	bl	3444 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1446:	f240 5068 	movw	r0, #1384	; 0x568
    144a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    144e:	f04f 0100 	mov.w	r1, #0
    1452:	f001 ff73 	bl	333c <SPI_set_slave_select>
	master_tx_frame_led = Y;
    1456:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    145a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    145c:	f240 5068 	movw	r0, #1384	; 0x568
    1460:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1464:	6879      	ldr	r1, [r7, #4]
    1466:	f002 f875 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    146a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    146e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1470:	f240 5068 	movw	r0, #1384	; 0x568
    1474:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1478:	6879      	ldr	r1, [r7, #4]
    147a:	f002 f86b 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    147e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1482:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1484:	f240 5068 	movw	r0, #1384	; 0x568
    1488:	f2c2 0000 	movt	r0, #8192	; 0x2000
    148c:	6879      	ldr	r1, [r7, #4]
    148e:	f002 f861 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    1492:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    1496:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    1498:	f240 5068 	movw	r0, #1384	; 0x568
    149c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14a0:	6879      	ldr	r1, [r7, #4]
    14a2:	f002 f857 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    14a6:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    14aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14ac:	f240 5068 	movw	r0, #1384	; 0x568
    14b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14b4:	6879      	ldr	r1, [r7, #4]
    14b6:	f002 f84d 	bl	3554 <SPI_transfer_frame>
	master_tx_frame_led = Y;
    14ba:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
    14be:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14c0:	f240 5068 	movw	r0, #1384	; 0x568
    14c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14c8:	6879      	ldr	r1, [r7, #4]
    14ca:	f002 f843 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14ce:	f240 5068 	movw	r0, #1384	; 0x568
    14d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14d6:	f04f 0100 	mov.w	r1, #0
    14da:	f001 ffb3 	bl	3444 <SPI_clear_slave_select>

	master_tx_frame_led = end;
    14de:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
    14e2:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
    14e4:	f240 5068 	movw	r0, #1384	; 0x568
    14e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14ec:	f04f 0100 	mov.w	r1, #0
    14f0:	f001 ff24 	bl	333c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
    14f4:	f240 5068 	movw	r0, #1384	; 0x568
    14f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14fc:	6879      	ldr	r1, [r7, #4]
    14fe:	f002 f829 	bl	3554 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
    1502:	f240 5068 	movw	r0, #1384	; 0x568
    1506:	f2c2 0000 	movt	r0, #8192	; 0x2000
    150a:	f04f 0100 	mov.w	r1, #0
    150e:	f001 ff99 	bl	3444 <SPI_clear_slave_select>
}
    1512:	f107 0708 	add.w	r7, r7, #8
    1516:	46bd      	mov	sp, r7
    1518:	bd80      	pop	{r7, pc}
    151a:	bf00      	nop

0000151c <uart1_rx_handler>:


//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
    151c:	b580      	push	{r7, lr}
    151e:	b08c      	sub	sp, #48	; 0x30
    1520:	af00      	add	r7, sp, #0
    1522:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
    1524:	f107 0318 	add.w	r3, r7, #24
    1528:	f04f 0200 	mov.w	r2, #0
    152c:	601a      	str	r2, [r3, #0]
    152e:	f103 0304 	add.w	r3, r3, #4
    1532:	f04f 0200 	mov.w	r2, #0
    1536:	601a      	str	r2, [r3, #0]
    1538:	f103 0304 	add.w	r3, r3, #4
    153c:	f04f 0200 	mov.w	r2, #0
    1540:	601a      	str	r2, [r3, #0]
    1542:	f103 0304 	add.w	r3, r3, #4
    1546:	f04f 0200 	mov.w	r2, #0
    154a:	601a      	str	r2, [r3, #0]
    154c:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
    1550:	f107 0318 	add.w	r3, r7, #24
    1554:	6878      	ldr	r0, [r7, #4]
    1556:	4619      	mov	r1, r3
    1558:	f04f 0210 	mov.w	r2, #16
    155c:	f000 fa9e 	bl	1a9c <MSS_UART_get_rx>
    1560:	4603      	mov	r3, r0
    1562:	62bb      	str	r3, [r7, #40]	; 0x28
	if (rx_size) {

	}
	int type =  receive[4];
    1564:	7f3b      	ldrb	r3, [r7, #28]
    1566:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (type == 1){
    1568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    156a:	2b01      	cmp	r3, #1
    156c:	d106      	bne.n	157c <uart1_rx_handler+0x60>
		printf("1\r\n");
    156e:	f245 505c 	movw	r0, #21852	; 0x555c
    1572:	f2c0 0000 	movt	r0, #0
    1576:	f002 fac9 	bl	3b0c <puts>
    157a:	e012      	b.n	15a2 <uart1_rx_handler+0x86>
	}
	else if (type == 2) {
    157c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    157e:	2b02      	cmp	r3, #2
    1580:	d106      	bne.n	1590 <uart1_rx_handler+0x74>
		printf("2\r\n");
    1582:	f245 5060 	movw	r0, #21856	; 0x5560
    1586:	f2c0 0000 	movt	r0, #0
    158a:	f002 fabf 	bl	3b0c <puts>
    158e:	e008      	b.n	15a2 <uart1_rx_handler+0x86>
	}
	else if (type == 3) {
    1590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1592:	2b03      	cmp	r3, #3
    1594:	d105      	bne.n	15a2 <uart1_rx_handler+0x86>
		printf("3\r\n");
    1596:	f245 5064 	movw	r0, #21860	; 0x5564
    159a:	f2c0 0000 	movt	r0, #0
    159e:	f002 fab5 	bl	3b0c <puts>
	}

	 uint8_t message[12] = "Hello";
    15a2:	f245 5268 	movw	r2, #21864	; 0x5568
    15a6:	f2c0 0200 	movt	r2, #0
    15aa:	f107 030c 	add.w	r3, r7, #12
    15ae:	e892 0003 	ldmia.w	r2, {r0, r1}
    15b2:	6018      	str	r0, [r3, #0]
    15b4:	f103 0304 	add.w	r3, r3, #4
    15b8:	8019      	strh	r1, [r3, #0]
    15ba:	f107 0312 	add.w	r3, r7, #18
    15be:	f04f 0200 	mov.w	r2, #0
    15c2:	801a      	strh	r2, [r3, #0]
    15c4:	f103 0302 	add.w	r3, r3, #2
    15c8:	f04f 0200 	mov.w	r2, #0
    15cc:	801a      	strh	r2, [r3, #0]
    15ce:	f103 0302 	add.w	r3, r3, #2
    15d2:	f04f 0200 	mov.w	r2, #0
    15d6:	801a      	strh	r2, [r3, #0]
    15d8:	f103 0302 	add.w	r3, r3, #2
	 MSS_UART_polled_tx( this_uart, message, sizeof(message) );
    15dc:	f107 030c 	add.w	r3, r7, #12
    15e0:	6878      	ldr	r0, [r7, #4]
    15e2:	4619      	mov	r1, r3
    15e4:	f04f 020c 	mov.w	r2, #12
    15e8:	f000 f9e6 	bl	19b8 <MSS_UART_polled_tx>
}
    15ec:	f107 0730 	add.w	r7, r7, #48	; 0x30
    15f0:	46bd      	mov	sp, r7
    15f2:	bd80      	pop	{r7, pc}

000015f4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    15f4:	b480      	push	{r7}
    15f6:	b083      	sub	sp, #12
    15f8:	af00      	add	r7, sp, #0
    15fa:	6078      	str	r0, [r7, #4]
    return -1;
    15fc:	f04f 33ff 	mov.w	r3, #4294967295
}
    1600:	4618      	mov	r0, r3
    1602:	f107 070c 	add.w	r7, r7, #12
    1606:	46bd      	mov	sp, r7
    1608:	bc80      	pop	{r7}
    160a:	4770      	bx	lr

0000160c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    160c:	b480      	push	{r7}
    160e:	b083      	sub	sp, #12
    1610:	af00      	add	r7, sp, #0
    1612:	6078      	str	r0, [r7, #4]
    1614:	e7fe      	b.n	1614 <_exit+0x8>
    1616:	bf00      	nop

00001618 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    1618:	b480      	push	{r7}
    161a:	b083      	sub	sp, #12
    161c:	af00      	add	r7, sp, #0
    161e:	6078      	str	r0, [r7, #4]
    1620:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    1622:	683b      	ldr	r3, [r7, #0]
    1624:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    1628:	605a      	str	r2, [r3, #4]
    return 0;
    162a:	f04f 0300 	mov.w	r3, #0
}
    162e:	4618      	mov	r0, r3
    1630:	f107 070c 	add.w	r7, r7, #12
    1634:	46bd      	mov	sp, r7
    1636:	bc80      	pop	{r7}
    1638:	4770      	bx	lr
    163a:	bf00      	nop

0000163c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    163c:	b480      	push	{r7}
    163e:	b083      	sub	sp, #12
    1640:	af00      	add	r7, sp, #0
    1642:	6078      	str	r0, [r7, #4]
    return 1;
    1644:	f04f 0301 	mov.w	r3, #1
}
    1648:	4618      	mov	r0, r3
    164a:	f107 070c 	add.w	r7, r7, #12
    164e:	46bd      	mov	sp, r7
    1650:	bc80      	pop	{r7}
    1652:	4770      	bx	lr

00001654 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    1654:	b480      	push	{r7}
    1656:	b085      	sub	sp, #20
    1658:	af00      	add	r7, sp, #0
    165a:	60f8      	str	r0, [r7, #12]
    165c:	60b9      	str	r1, [r7, #8]
    165e:	607a      	str	r2, [r7, #4]
    return 0;
    1660:	f04f 0300 	mov.w	r3, #0
}
    1664:	4618      	mov	r0, r3
    1666:	f107 0714 	add.w	r7, r7, #20
    166a:	46bd      	mov	sp, r7
    166c:	bc80      	pop	{r7}
    166e:	4770      	bx	lr

00001670 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    1670:	b480      	push	{r7}
    1672:	b085      	sub	sp, #20
    1674:	af00      	add	r7, sp, #0
    1676:	60f8      	str	r0, [r7, #12]
    1678:	60b9      	str	r1, [r7, #8]
    167a:	607a      	str	r2, [r7, #4]
    return 0;
    167c:	f04f 0300 	mov.w	r3, #0
}
    1680:	4618      	mov	r0, r3
    1682:	f107 0714 	add.w	r7, r7, #20
    1686:	46bd      	mov	sp, r7
    1688:	bc80      	pop	{r7}
    168a:	4770      	bx	lr

0000168c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    168c:	b480      	push	{r7}
    168e:	b085      	sub	sp, #20
    1690:	af00      	add	r7, sp, #0
    1692:	60f8      	str	r0, [r7, #12]
    1694:	60b9      	str	r1, [r7, #8]
    1696:	607a      	str	r2, [r7, #4]
    1698:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
    169a:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
    169e:	4618      	mov	r0, r3
    16a0:	f107 0714 	add.w	r7, r7, #20
    16a4:	46bd      	mov	sp, r7
    16a6:	bc80      	pop	{r7}
    16a8:	4770      	bx	lr
    16aa:	bf00      	nop

000016ac <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    16ac:	b580      	push	{r7, lr}
    16ae:	b084      	sub	sp, #16
    16b0:	af00      	add	r7, sp, #0
    16b2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    16b4:	f240 5330 	movw	r3, #1328	; 0x530
    16b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16bc:	681b      	ldr	r3, [r3, #0]
    16be:	2b00      	cmp	r3, #0
    16c0:	d108      	bne.n	16d4 <_sbrk+0x28>
    {
      heap_end = &_end;
    16c2:	f240 5330 	movw	r3, #1328	; 0x530
    16c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ca:	f240 7238 	movw	r2, #1848	; 0x738
    16ce:	f2c2 0200 	movt	r2, #8192	; 0x2000
    16d2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    16d4:	f240 5330 	movw	r3, #1328	; 0x530
    16d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16dc:	681b      	ldr	r3, [r3, #0]
    16de:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    16e0:	f3ef 8308 	mrs	r3, MSP
    16e4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    16e6:	f240 5330 	movw	r3, #1328	; 0x530
    16ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ee:	681a      	ldr	r2, [r3, #0]
    16f0:	687b      	ldr	r3, [r7, #4]
    16f2:	441a      	add	r2, r3
    16f4:	68fb      	ldr	r3, [r7, #12]
    16f6:	429a      	cmp	r2, r3
    16f8:	d90f      	bls.n	171a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    16fa:	f04f 0000 	mov.w	r0, #0
    16fe:	f04f 0101 	mov.w	r1, #1
    1702:	f245 5280 	movw	r2, #21888	; 0x5580
    1706:	f2c0 0200 	movt	r2, #0
    170a:	f04f 0319 	mov.w	r3, #25
    170e:	f7ff ffbd 	bl	168c <_write_r>
      _exit (1);
    1712:	f04f 0001 	mov.w	r0, #1
    1716:	f7ff ff79 	bl	160c <_exit>
    }
  
    heap_end += incr;
    171a:	f240 5330 	movw	r3, #1328	; 0x530
    171e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1722:	681a      	ldr	r2, [r3, #0]
    1724:	687b      	ldr	r3, [r7, #4]
    1726:	441a      	add	r2, r3
    1728:	f240 5330 	movw	r3, #1328	; 0x530
    172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1730:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    1732:	68bb      	ldr	r3, [r7, #8]
}
    1734:	4618      	mov	r0, r3
    1736:	f107 0710 	add.w	r7, r7, #16
    173a:	46bd      	mov	sp, r7
    173c:	bd80      	pop	{r7, pc}
    173e:	bf00      	nop

00001740 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1740:	b480      	push	{r7}
    1742:	b083      	sub	sp, #12
    1744:	af00      	add	r7, sp, #0
    1746:	4603      	mov	r3, r0
    1748:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    174a:	f24e 1300 	movw	r3, #57600	; 0xe100
    174e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1752:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1756:	ea4f 1252 	mov.w	r2, r2, lsr #5
    175a:	88f9      	ldrh	r1, [r7, #6]
    175c:	f001 011f 	and.w	r1, r1, #31
    1760:	f04f 0001 	mov.w	r0, #1
    1764:	fa00 f101 	lsl.w	r1, r0, r1
    1768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    176c:	f107 070c 	add.w	r7, r7, #12
    1770:	46bd      	mov	sp, r7
    1772:	bc80      	pop	{r7}
    1774:	4770      	bx	lr
    1776:	bf00      	nop

00001778 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1778:	b480      	push	{r7}
    177a:	b083      	sub	sp, #12
    177c:	af00      	add	r7, sp, #0
    177e:	4603      	mov	r3, r0
    1780:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1782:	f24e 1300 	movw	r3, #57600	; 0xe100
    1786:	f2ce 0300 	movt	r3, #57344	; 0xe000
    178a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    178e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1792:	88f9      	ldrh	r1, [r7, #6]
    1794:	f001 011f 	and.w	r1, r1, #31
    1798:	f04f 0001 	mov.w	r0, #1
    179c:	fa00 f101 	lsl.w	r1, r0, r1
    17a0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    17a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    17a8:	f107 070c 	add.w	r7, r7, #12
    17ac:	46bd      	mov	sp, r7
    17ae:	bc80      	pop	{r7}
    17b0:	4770      	bx	lr
    17b2:	bf00      	nop

000017b4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    17b4:	b580      	push	{r7, lr}
    17b6:	b088      	sub	sp, #32
    17b8:	af00      	add	r7, sp, #0
    17ba:	60f8      	str	r0, [r7, #12]
    17bc:	60b9      	str	r1, [r7, #8]
    17be:	4613      	mov	r3, r2
    17c0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    17c2:	f04f 0301 	mov.w	r3, #1
    17c6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    17c8:	f04f 0300 	mov.w	r3, #0
    17cc:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17ce:	68fa      	ldr	r2, [r7, #12]
    17d0:	f240 6304 	movw	r3, #1540	; 0x604
    17d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d8:	429a      	cmp	r2, r3
    17da:	d007      	beq.n	17ec <MSS_UART_init+0x38>
    17dc:	68fa      	ldr	r2, [r7, #12]
    17de:	f240 53dc 	movw	r3, #1500	; 0x5dc
    17e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e6:	429a      	cmp	r2, r3
    17e8:	d000      	beq.n	17ec <MSS_UART_init+0x38>
    17ea:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    17ec:	68bb      	ldr	r3, [r7, #8]
    17ee:	2b00      	cmp	r3, #0
    17f0:	d100      	bne.n	17f4 <MSS_UART_init+0x40>
    17f2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    17f4:	f001 ff44 	bl	3680 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    17f8:	68fa      	ldr	r2, [r7, #12]
    17fa:	f240 6304 	movw	r3, #1540	; 0x604
    17fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1802:	429a      	cmp	r2, r3
    1804:	d12e      	bne.n	1864 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1806:	68fb      	ldr	r3, [r7, #12]
    1808:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    180c:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    180e:	68fb      	ldr	r3, [r7, #12]
    1810:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1814:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1816:	68fb      	ldr	r3, [r7, #12]
    1818:	f04f 020a 	mov.w	r2, #10
    181c:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    181e:	f240 0314 	movw	r3, #20
    1822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1826:	681b      	ldr	r3, [r3, #0]
    1828:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    182a:	f242 0300 	movw	r3, #8192	; 0x2000
    182e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1832:	f242 0200 	movw	r2, #8192	; 0x2000
    1836:	f2ce 0204 	movt	r2, #57348	; 0xe004
    183a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    183c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1840:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1842:	f04f 000a 	mov.w	r0, #10
    1846:	f7ff ff97 	bl	1778 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    184a:	f242 0300 	movw	r3, #8192	; 0x2000
    184e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1852:	f242 0200 	movw	r2, #8192	; 0x2000
    1856:	f2ce 0204 	movt	r2, #57348	; 0xe004
    185a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    185c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1860:	631a      	str	r2, [r3, #48]	; 0x30
    1862:	e031      	b.n	18c8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1864:	68fa      	ldr	r2, [r7, #12]
    1866:	f240 0300 	movw	r3, #0
    186a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    186e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1870:	68fa      	ldr	r2, [r7, #12]
    1872:	f240 0300 	movw	r3, #0
    1876:	f2c4 2320 	movt	r3, #16928	; 0x4220
    187a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    187c:	68fb      	ldr	r3, [r7, #12]
    187e:	f04f 020b 	mov.w	r2, #11
    1882:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1884:	f240 0318 	movw	r3, #24
    1888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    188c:	681b      	ldr	r3, [r3, #0]
    188e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1890:	f242 0300 	movw	r3, #8192	; 0x2000
    1894:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1898:	f242 0200 	movw	r2, #8192	; 0x2000
    189c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    18a6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    18a8:	f04f 000b 	mov.w	r0, #11
    18ac:	f7ff ff64 	bl	1778 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    18b0:	f242 0300 	movw	r3, #8192	; 0x2000
    18b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18b8:	f242 0200 	movw	r2, #8192	; 0x2000
    18bc:	f2ce 0204 	movt	r2, #57348	; 0xe004
    18c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    18c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    18c6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    18c8:	68fb      	ldr	r3, [r7, #12]
    18ca:	681b      	ldr	r3, [r3, #0]
    18cc:	f04f 0200 	mov.w	r2, #0
    18d0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    18d2:	68bb      	ldr	r3, [r7, #8]
    18d4:	2b00      	cmp	r3, #0
    18d6:	d021      	beq.n	191c <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    18d8:	69ba      	ldr	r2, [r7, #24]
    18da:	68bb      	ldr	r3, [r7, #8]
    18dc:	fbb2 f3f3 	udiv	r3, r2, r3
    18e0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    18e2:	69fb      	ldr	r3, [r7, #28]
    18e4:	f003 0308 	and.w	r3, r3, #8
    18e8:	2b00      	cmp	r3, #0
    18ea:	d006      	beq.n	18fa <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    18ec:	69fb      	ldr	r3, [r7, #28]
    18ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
    18f2:	f103 0301 	add.w	r3, r3, #1
    18f6:	61fb      	str	r3, [r7, #28]
    18f8:	e003      	b.n	1902 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    18fa:	69fb      	ldr	r3, [r7, #28]
    18fc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1900:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1902:	69fa      	ldr	r2, [r7, #28]
    1904:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1908:	429a      	cmp	r2, r3
    190a:	d900      	bls.n	190e <MSS_UART_init+0x15a>
    190c:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    190e:	69fa      	ldr	r2, [r7, #28]
    1910:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1914:	429a      	cmp	r2, r3
    1916:	d801      	bhi.n	191c <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1918:	69fb      	ldr	r3, [r7, #28]
    191a:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    191c:	68fb      	ldr	r3, [r7, #12]
    191e:	685b      	ldr	r3, [r3, #4]
    1920:	f04f 0201 	mov.w	r2, #1
    1924:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1928:	68fb      	ldr	r3, [r7, #12]
    192a:	681b      	ldr	r3, [r3, #0]
    192c:	8afa      	ldrh	r2, [r7, #22]
    192e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1932:	b292      	uxth	r2, r2
    1934:	b2d2      	uxtb	r2, r2
    1936:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1938:	68fb      	ldr	r3, [r7, #12]
    193a:	681b      	ldr	r3, [r3, #0]
    193c:	8afa      	ldrh	r2, [r7, #22]
    193e:	b2d2      	uxtb	r2, r2
    1940:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1942:	68fb      	ldr	r3, [r7, #12]
    1944:	685b      	ldr	r3, [r3, #4]
    1946:	f04f 0200 	mov.w	r2, #0
    194a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    194e:	68fb      	ldr	r3, [r7, #12]
    1950:	681b      	ldr	r3, [r3, #0]
    1952:	79fa      	ldrb	r2, [r7, #7]
    1954:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1956:	68fb      	ldr	r3, [r7, #12]
    1958:	681b      	ldr	r3, [r3, #0]
    195a:	f04f 020e 	mov.w	r2, #14
    195e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1960:	68fb      	ldr	r3, [r7, #12]
    1962:	685b      	ldr	r3, [r3, #4]
    1964:	f04f 0200 	mov.w	r2, #0
    1968:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    196c:	68fb      	ldr	r3, [r7, #12]
    196e:	f04f 0200 	mov.w	r2, #0
    1972:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1974:	68fb      	ldr	r3, [r7, #12]
    1976:	f04f 0200 	mov.w	r2, #0
    197a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    197c:	68fb      	ldr	r3, [r7, #12]
    197e:	f04f 0200 	mov.w	r2, #0
    1982:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1984:	68fb      	ldr	r3, [r7, #12]
    1986:	f04f 0200 	mov.w	r2, #0
    198a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    198c:	68fa      	ldr	r2, [r7, #12]
    198e:	f641 4395 	movw	r3, #7317	; 0x1c95
    1992:	f2c0 0300 	movt	r3, #0
    1996:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1998:	68fb      	ldr	r3, [r7, #12]
    199a:	f04f 0200 	mov.w	r2, #0
    199e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    19a0:	68fb      	ldr	r3, [r7, #12]
    19a2:	f04f 0200 	mov.w	r2, #0
    19a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    19a8:	68fb      	ldr	r3, [r7, #12]
    19aa:	f04f 0200 	mov.w	r2, #0
    19ae:	729a      	strb	r2, [r3, #10]
}
    19b0:	f107 0720 	add.w	r7, r7, #32
    19b4:	46bd      	mov	sp, r7
    19b6:	bd80      	pop	{r7, pc}

000019b8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    19b8:	b480      	push	{r7}
    19ba:	b089      	sub	sp, #36	; 0x24
    19bc:	af00      	add	r7, sp, #0
    19be:	60f8      	str	r0, [r7, #12]
    19c0:	60b9      	str	r1, [r7, #8]
    19c2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    19c4:	f04f 0300 	mov.w	r3, #0
    19c8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19ca:	68fa      	ldr	r2, [r7, #12]
    19cc:	f240 6304 	movw	r3, #1540	; 0x604
    19d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d4:	429a      	cmp	r2, r3
    19d6:	d007      	beq.n	19e8 <MSS_UART_polled_tx+0x30>
    19d8:	68fa      	ldr	r2, [r7, #12]
    19da:	f240 53dc 	movw	r3, #1500	; 0x5dc
    19de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e2:	429a      	cmp	r2, r3
    19e4:	d000      	beq.n	19e8 <MSS_UART_polled_tx+0x30>
    19e6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    19e8:	68bb      	ldr	r3, [r7, #8]
    19ea:	2b00      	cmp	r3, #0
    19ec:	d100      	bne.n	19f0 <MSS_UART_polled_tx+0x38>
    19ee:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    19f0:	687b      	ldr	r3, [r7, #4]
    19f2:	2b00      	cmp	r3, #0
    19f4:	d100      	bne.n	19f8 <MSS_UART_polled_tx+0x40>
    19f6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    19f8:	68fa      	ldr	r2, [r7, #12]
    19fa:	f240 6304 	movw	r3, #1540	; 0x604
    19fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a02:	429a      	cmp	r2, r3
    1a04:	d006      	beq.n	1a14 <MSS_UART_polled_tx+0x5c>
    1a06:	68fa      	ldr	r2, [r7, #12]
    1a08:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a10:	429a      	cmp	r2, r3
    1a12:	d13d      	bne.n	1a90 <MSS_UART_polled_tx+0xd8>
    1a14:	68bb      	ldr	r3, [r7, #8]
    1a16:	2b00      	cmp	r3, #0
    1a18:	d03a      	beq.n	1a90 <MSS_UART_polled_tx+0xd8>
    1a1a:	687b      	ldr	r3, [r7, #4]
    1a1c:	2b00      	cmp	r3, #0
    1a1e:	d037      	beq.n	1a90 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1a20:	68fb      	ldr	r3, [r7, #12]
    1a22:	681b      	ldr	r3, [r3, #0]
    1a24:	7d1b      	ldrb	r3, [r3, #20]
    1a26:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1a28:	68fb      	ldr	r3, [r7, #12]
    1a2a:	7a9a      	ldrb	r2, [r3, #10]
    1a2c:	7efb      	ldrb	r3, [r7, #27]
    1a2e:	ea42 0303 	orr.w	r3, r2, r3
    1a32:	b2da      	uxtb	r2, r3
    1a34:	68fb      	ldr	r3, [r7, #12]
    1a36:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1a38:	7efb      	ldrb	r3, [r7, #27]
    1a3a:	f003 0320 	and.w	r3, r3, #32
    1a3e:	2b00      	cmp	r3, #0
    1a40:	d023      	beq.n	1a8a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1a42:	f04f 0310 	mov.w	r3, #16
    1a46:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1a48:	687b      	ldr	r3, [r7, #4]
    1a4a:	2b0f      	cmp	r3, #15
    1a4c:	d801      	bhi.n	1a52 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1a4e:	687b      	ldr	r3, [r7, #4]
    1a50:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1a52:	f04f 0300 	mov.w	r3, #0
    1a56:	617b      	str	r3, [r7, #20]
    1a58:	e00e      	b.n	1a78 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1a5a:	68fb      	ldr	r3, [r7, #12]
    1a5c:	681b      	ldr	r3, [r3, #0]
    1a5e:	68b9      	ldr	r1, [r7, #8]
    1a60:	693a      	ldr	r2, [r7, #16]
    1a62:	440a      	add	r2, r1
    1a64:	7812      	ldrb	r2, [r2, #0]
    1a66:	701a      	strb	r2, [r3, #0]
    1a68:	693b      	ldr	r3, [r7, #16]
    1a6a:	f103 0301 	add.w	r3, r3, #1
    1a6e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1a70:	697b      	ldr	r3, [r7, #20]
    1a72:	f103 0301 	add.w	r3, r3, #1
    1a76:	617b      	str	r3, [r7, #20]
    1a78:	697a      	ldr	r2, [r7, #20]
    1a7a:	69fb      	ldr	r3, [r7, #28]
    1a7c:	429a      	cmp	r2, r3
    1a7e:	d3ec      	bcc.n	1a5a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1a80:	687a      	ldr	r2, [r7, #4]
    1a82:	697b      	ldr	r3, [r7, #20]
    1a84:	ebc3 0302 	rsb	r3, r3, r2
    1a88:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	2b00      	cmp	r3, #0
    1a8e:	d1c7      	bne.n	1a20 <MSS_UART_polled_tx+0x68>
    }
}
    1a90:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1a94:	46bd      	mov	sp, r7
    1a96:	bc80      	pop	{r7}
    1a98:	4770      	bx	lr
    1a9a:	bf00      	nop

00001a9c <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1a9c:	b480      	push	{r7}
    1a9e:	b087      	sub	sp, #28
    1aa0:	af00      	add	r7, sp, #0
    1aa2:	60f8      	str	r0, [r7, #12]
    1aa4:	60b9      	str	r1, [r7, #8]
    1aa6:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1aa8:	f04f 0300 	mov.w	r3, #0
    1aac:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    1aae:	f04f 0300 	mov.w	r3, #0
    1ab2:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ab4:	68fa      	ldr	r2, [r7, #12]
    1ab6:	f240 6304 	movw	r3, #1540	; 0x604
    1aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1abe:	429a      	cmp	r2, r3
    1ac0:	d007      	beq.n	1ad2 <MSS_UART_get_rx+0x36>
    1ac2:	68fa      	ldr	r2, [r7, #12]
    1ac4:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1acc:	429a      	cmp	r2, r3
    1ace:	d000      	beq.n	1ad2 <MSS_UART_get_rx+0x36>
    1ad0:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    1ad2:	68bb      	ldr	r3, [r7, #8]
    1ad4:	2b00      	cmp	r3, #0
    1ad6:	d100      	bne.n	1ada <MSS_UART_get_rx+0x3e>
    1ad8:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1ada:	687b      	ldr	r3, [r7, #4]
    1adc:	2b00      	cmp	r3, #0
    1ade:	d100      	bne.n	1ae2 <MSS_UART_get_rx+0x46>
    1ae0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ae2:	68fa      	ldr	r2, [r7, #12]
    1ae4:	f240 6304 	movw	r3, #1540	; 0x604
    1ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aec:	429a      	cmp	r2, r3
    1aee:	d006      	beq.n	1afe <MSS_UART_get_rx+0x62>
    1af0:	68fa      	ldr	r2, [r7, #12]
    1af2:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1afa:	429a      	cmp	r2, r3
    1afc:	d134      	bne.n	1b68 <MSS_UART_get_rx+0xcc>
    1afe:	68bb      	ldr	r3, [r7, #8]
    1b00:	2b00      	cmp	r3, #0
    1b02:	d031      	beq.n	1b68 <MSS_UART_get_rx+0xcc>
    1b04:	687b      	ldr	r3, [r7, #4]
    1b06:	2b00      	cmp	r3, #0
    1b08:	d02e      	beq.n	1b68 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1b0a:	68fb      	ldr	r3, [r7, #12]
    1b0c:	681b      	ldr	r3, [r3, #0]
    1b0e:	7d1b      	ldrb	r3, [r3, #20]
    1b10:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1b12:	68fb      	ldr	r3, [r7, #12]
    1b14:	7a9a      	ldrb	r2, [r3, #10]
    1b16:	7dfb      	ldrb	r3, [r7, #23]
    1b18:	ea42 0303 	orr.w	r3, r2, r3
    1b1c:	b2da      	uxtb	r2, r3
    1b1e:	68fb      	ldr	r3, [r7, #12]
    1b20:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1b22:	e017      	b.n	1b54 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1b24:	68ba      	ldr	r2, [r7, #8]
    1b26:	693b      	ldr	r3, [r7, #16]
    1b28:	4413      	add	r3, r2
    1b2a:	68fa      	ldr	r2, [r7, #12]
    1b2c:	6812      	ldr	r2, [r2, #0]
    1b2e:	7812      	ldrb	r2, [r2, #0]
    1b30:	b2d2      	uxtb	r2, r2
    1b32:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    1b34:	693b      	ldr	r3, [r7, #16]
    1b36:	f103 0301 	add.w	r3, r3, #1
    1b3a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    1b3c:	68fb      	ldr	r3, [r7, #12]
    1b3e:	681b      	ldr	r3, [r3, #0]
    1b40:	7d1b      	ldrb	r3, [r3, #20]
    1b42:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    1b44:	68fb      	ldr	r3, [r7, #12]
    1b46:	7a9a      	ldrb	r2, [r3, #10]
    1b48:	7dfb      	ldrb	r3, [r7, #23]
    1b4a:	ea42 0303 	orr.w	r3, r2, r3
    1b4e:	b2da      	uxtb	r2, r3
    1b50:	68fb      	ldr	r3, [r7, #12]
    1b52:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1b54:	7dfb      	ldrb	r3, [r7, #23]
    1b56:	f003 0301 	and.w	r3, r3, #1
    1b5a:	b2db      	uxtb	r3, r3
    1b5c:	2b00      	cmp	r3, #0
    1b5e:	d003      	beq.n	1b68 <MSS_UART_get_rx+0xcc>
    1b60:	693a      	ldr	r2, [r7, #16]
    1b62:	687b      	ldr	r3, [r7, #4]
    1b64:	429a      	cmp	r2, r3
    1b66:	d3dd      	bcc.n	1b24 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    1b68:	693b      	ldr	r3, [r7, #16]
}
    1b6a:	4618      	mov	r0, r3
    1b6c:	f107 071c 	add.w	r7, r7, #28
    1b70:	46bd      	mov	sp, r7
    1b72:	bc80      	pop	{r7}
    1b74:	4770      	bx	lr
    1b76:	bf00      	nop

00001b78 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1b78:	b580      	push	{r7, lr}
    1b7a:	b084      	sub	sp, #16
    1b7c:	af00      	add	r7, sp, #0
    1b7e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b80:	687a      	ldr	r2, [r7, #4]
    1b82:	f240 6304 	movw	r3, #1540	; 0x604
    1b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b8a:	429a      	cmp	r2, r3
    1b8c:	d007      	beq.n	1b9e <MSS_UART_isr+0x26>
    1b8e:	687a      	ldr	r2, [r7, #4]
    1b90:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b98:	429a      	cmp	r2, r3
    1b9a:	d000      	beq.n	1b9e <MSS_UART_isr+0x26>
    1b9c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1b9e:	687a      	ldr	r2, [r7, #4]
    1ba0:	f240 6304 	movw	r3, #1540	; 0x604
    1ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba8:	429a      	cmp	r2, r3
    1baa:	d006      	beq.n	1bba <MSS_UART_isr+0x42>
    1bac:	687a      	ldr	r2, [r7, #4]
    1bae:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb6:	429a      	cmp	r2, r3
    1bb8:	d167      	bne.n	1c8a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1bba:	687b      	ldr	r3, [r7, #4]
    1bbc:	681b      	ldr	r3, [r3, #0]
    1bbe:	7a1b      	ldrb	r3, [r3, #8]
    1bc0:	b2db      	uxtb	r3, r3
    1bc2:	f003 030f 	and.w	r3, r3, #15
    1bc6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1bc8:	7bfb      	ldrb	r3, [r7, #15]
    1bca:	2b0c      	cmp	r3, #12
    1bcc:	d854      	bhi.n	1c78 <MSS_UART_isr+0x100>
    1bce:	a201      	add	r2, pc, #4	; (adr r2, 1bd4 <MSS_UART_isr+0x5c>)
    1bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1bd4:	00001c09 	.word	0x00001c09
    1bd8:	00001c79 	.word	0x00001c79
    1bdc:	00001c25 	.word	0x00001c25
    1be0:	00001c79 	.word	0x00001c79
    1be4:	00001c41 	.word	0x00001c41
    1be8:	00001c79 	.word	0x00001c79
    1bec:	00001c5d 	.word	0x00001c5d
    1bf0:	00001c79 	.word	0x00001c79
    1bf4:	00001c79 	.word	0x00001c79
    1bf8:	00001c79 	.word	0x00001c79
    1bfc:	00001c79 	.word	0x00001c79
    1c00:	00001c79 	.word	0x00001c79
    1c04:	00001c41 	.word	0x00001c41
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1c08:	687b      	ldr	r3, [r7, #4]
    1c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c0c:	2b00      	cmp	r3, #0
    1c0e:	d100      	bne.n	1c12 <MSS_UART_isr+0x9a>
    1c10:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1c12:	687b      	ldr	r3, [r7, #4]
    1c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c16:	2b00      	cmp	r3, #0
    1c18:	d030      	beq.n	1c7c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1c1a:	687b      	ldr	r3, [r7, #4]
    1c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1c1e:	6878      	ldr	r0, [r7, #4]
    1c20:	4798      	blx	r3
                }
            }
            break;
    1c22:	e032      	b.n	1c8a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1c24:	687b      	ldr	r3, [r7, #4]
    1c26:	6a1b      	ldr	r3, [r3, #32]
    1c28:	2b00      	cmp	r3, #0
    1c2a:	d100      	bne.n	1c2e <MSS_UART_isr+0xb6>
    1c2c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1c2e:	687b      	ldr	r3, [r7, #4]
    1c30:	6a1b      	ldr	r3, [r3, #32]
    1c32:	2b00      	cmp	r3, #0
    1c34:	d024      	beq.n	1c80 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1c36:	687b      	ldr	r3, [r7, #4]
    1c38:	6a1b      	ldr	r3, [r3, #32]
    1c3a:	6878      	ldr	r0, [r7, #4]
    1c3c:	4798      	blx	r3
                }
            }
            break;
    1c3e:	e024      	b.n	1c8a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1c40:	687b      	ldr	r3, [r7, #4]
    1c42:	69db      	ldr	r3, [r3, #28]
    1c44:	2b00      	cmp	r3, #0
    1c46:	d100      	bne.n	1c4a <MSS_UART_isr+0xd2>
    1c48:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    1c4a:	687b      	ldr	r3, [r7, #4]
    1c4c:	69db      	ldr	r3, [r3, #28]
    1c4e:	2b00      	cmp	r3, #0
    1c50:	d018      	beq.n	1c84 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1c52:	687b      	ldr	r3, [r7, #4]
    1c54:	69db      	ldr	r3, [r3, #28]
    1c56:	6878      	ldr	r0, [r7, #4]
    1c58:	4798      	blx	r3
                }
            }
            break;
    1c5a:	e016      	b.n	1c8a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1c5c:	687b      	ldr	r3, [r7, #4]
    1c5e:	699b      	ldr	r3, [r3, #24]
    1c60:	2b00      	cmp	r3, #0
    1c62:	d100      	bne.n	1c66 <MSS_UART_isr+0xee>
    1c64:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1c66:	687b      	ldr	r3, [r7, #4]
    1c68:	699b      	ldr	r3, [r3, #24]
    1c6a:	2b00      	cmp	r3, #0
    1c6c:	d00c      	beq.n	1c88 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1c6e:	687b      	ldr	r3, [r7, #4]
    1c70:	699b      	ldr	r3, [r3, #24]
    1c72:	6878      	ldr	r0, [r7, #4]
    1c74:	4798      	blx	r3
                }
            }
            break;
    1c76:	e008      	b.n	1c8a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1c78:	be00      	bkpt	0x0000
    1c7a:	e006      	b.n	1c8a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1c7c:	bf00      	nop
    1c7e:	e004      	b.n	1c8a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1c80:	bf00      	nop
    1c82:	e002      	b.n	1c8a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1c84:	bf00      	nop
    1c86:	e000      	b.n	1c8a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1c88:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1c8a:	f107 0710 	add.w	r7, r7, #16
    1c8e:	46bd      	mov	sp, r7
    1c90:	bd80      	pop	{r7, pc}
    1c92:	bf00      	nop

00001c94 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1c94:	b480      	push	{r7}
    1c96:	b087      	sub	sp, #28
    1c98:	af00      	add	r7, sp, #0
    1c9a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c9c:	687a      	ldr	r2, [r7, #4]
    1c9e:	f240 6304 	movw	r3, #1540	; 0x604
    1ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ca6:	429a      	cmp	r2, r3
    1ca8:	d007      	beq.n	1cba <default_tx_handler+0x26>
    1caa:	687a      	ldr	r2, [r7, #4]
    1cac:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cb4:	429a      	cmp	r2, r3
    1cb6:	d000      	beq.n	1cba <default_tx_handler+0x26>
    1cb8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1cba:	687b      	ldr	r3, [r7, #4]
    1cbc:	68db      	ldr	r3, [r3, #12]
    1cbe:	2b00      	cmp	r3, #0
    1cc0:	d100      	bne.n	1cc4 <default_tx_handler+0x30>
    1cc2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1cc4:	687b      	ldr	r3, [r7, #4]
    1cc6:	691b      	ldr	r3, [r3, #16]
    1cc8:	2b00      	cmp	r3, #0
    1cca:	d100      	bne.n	1cce <default_tx_handler+0x3a>
    1ccc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1cce:	687a      	ldr	r2, [r7, #4]
    1cd0:	f240 6304 	movw	r3, #1540	; 0x604
    1cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd8:	429a      	cmp	r2, r3
    1cda:	d006      	beq.n	1cea <default_tx_handler+0x56>
    1cdc:	687a      	ldr	r2, [r7, #4]
    1cde:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ce6:	429a      	cmp	r2, r3
    1ce8:	d152      	bne.n	1d90 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1cea:	687b      	ldr	r3, [r7, #4]
    1cec:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d04e      	beq.n	1d90 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1cf2:	687b      	ldr	r3, [r7, #4]
    1cf4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1cf6:	2b00      	cmp	r3, #0
    1cf8:	d04a      	beq.n	1d90 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1cfa:	687b      	ldr	r3, [r7, #4]
    1cfc:	681b      	ldr	r3, [r3, #0]
    1cfe:	7d1b      	ldrb	r3, [r3, #20]
    1d00:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1d02:	687b      	ldr	r3, [r7, #4]
    1d04:	7a9a      	ldrb	r2, [r3, #10]
    1d06:	7afb      	ldrb	r3, [r7, #11]
    1d08:	ea42 0303 	orr.w	r3, r2, r3
    1d0c:	b2da      	uxtb	r2, r3
    1d0e:	687b      	ldr	r3, [r7, #4]
    1d10:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1d12:	7afb      	ldrb	r3, [r7, #11]
    1d14:	f003 0320 	and.w	r3, r3, #32
    1d18:	2b00      	cmp	r3, #0
    1d1a:	d029      	beq.n	1d70 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1d1c:	f04f 0310 	mov.w	r3, #16
    1d20:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1d22:	687b      	ldr	r3, [r7, #4]
    1d24:	691a      	ldr	r2, [r3, #16]
    1d26:	687b      	ldr	r3, [r7, #4]
    1d28:	695b      	ldr	r3, [r3, #20]
    1d2a:	ebc3 0302 	rsb	r3, r3, r2
    1d2e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1d30:	697b      	ldr	r3, [r7, #20]
    1d32:	2b0f      	cmp	r3, #15
    1d34:	d801      	bhi.n	1d3a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1d36:	697b      	ldr	r3, [r7, #20]
    1d38:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1d3a:	f04f 0300 	mov.w	r3, #0
    1d3e:	60fb      	str	r3, [r7, #12]
    1d40:	e012      	b.n	1d68 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1d42:	687b      	ldr	r3, [r7, #4]
    1d44:	681b      	ldr	r3, [r3, #0]
    1d46:	687a      	ldr	r2, [r7, #4]
    1d48:	68d1      	ldr	r1, [r2, #12]
    1d4a:	687a      	ldr	r2, [r7, #4]
    1d4c:	6952      	ldr	r2, [r2, #20]
    1d4e:	440a      	add	r2, r1
    1d50:	7812      	ldrb	r2, [r2, #0]
    1d52:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1d54:	687b      	ldr	r3, [r7, #4]
    1d56:	695b      	ldr	r3, [r3, #20]
    1d58:	f103 0201 	add.w	r2, r3, #1
    1d5c:	687b      	ldr	r3, [r7, #4]
    1d5e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1d60:	68fb      	ldr	r3, [r7, #12]
    1d62:	f103 0301 	add.w	r3, r3, #1
    1d66:	60fb      	str	r3, [r7, #12]
    1d68:	68fa      	ldr	r2, [r7, #12]
    1d6a:	693b      	ldr	r3, [r7, #16]
    1d6c:	429a      	cmp	r2, r3
    1d6e:	d3e8      	bcc.n	1d42 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1d70:	687b      	ldr	r3, [r7, #4]
    1d72:	695a      	ldr	r2, [r3, #20]
    1d74:	687b      	ldr	r3, [r7, #4]
    1d76:	691b      	ldr	r3, [r3, #16]
    1d78:	429a      	cmp	r2, r3
    1d7a:	d109      	bne.n	1d90 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1d7c:	687b      	ldr	r3, [r7, #4]
    1d7e:	f04f 0200 	mov.w	r2, #0
    1d82:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1d84:	687b      	ldr	r3, [r7, #4]
    1d86:	685b      	ldr	r3, [r3, #4]
    1d88:	f04f 0200 	mov.w	r2, #0
    1d8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1d90:	f107 071c 	add.w	r7, r7, #28
    1d94:	46bd      	mov	sp, r7
    1d96:	bc80      	pop	{r7}
    1d98:	4770      	bx	lr
    1d9a:	bf00      	nop

00001d9c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1d9c:	b580      	push	{r7, lr}
    1d9e:	b084      	sub	sp, #16
    1da0:	af00      	add	r7, sp, #0
    1da2:	60f8      	str	r0, [r7, #12]
    1da4:	60b9      	str	r1, [r7, #8]
    1da6:	4613      	mov	r3, r2
    1da8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1daa:	68fa      	ldr	r2, [r7, #12]
    1dac:	f240 6304 	movw	r3, #1540	; 0x604
    1db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1db4:	429a      	cmp	r2, r3
    1db6:	d007      	beq.n	1dc8 <MSS_UART_set_rx_handler+0x2c>
    1db8:	68fa      	ldr	r2, [r7, #12]
    1dba:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc2:	429a      	cmp	r2, r3
    1dc4:	d000      	beq.n	1dc8 <MSS_UART_set_rx_handler+0x2c>
    1dc6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1dc8:	68bb      	ldr	r3, [r7, #8]
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d100      	bne.n	1dd0 <MSS_UART_set_rx_handler+0x34>
    1dce:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1dd0:	79fb      	ldrb	r3, [r7, #7]
    1dd2:	2bc0      	cmp	r3, #192	; 0xc0
    1dd4:	d900      	bls.n	1dd8 <MSS_UART_set_rx_handler+0x3c>
    1dd6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1dd8:	68fa      	ldr	r2, [r7, #12]
    1dda:	f240 6304 	movw	r3, #1540	; 0x604
    1dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de2:	429a      	cmp	r2, r3
    1de4:	d006      	beq.n	1df4 <MSS_UART_set_rx_handler+0x58>
    1de6:	68fa      	ldr	r2, [r7, #12]
    1de8:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df0:	429a      	cmp	r2, r3
    1df2:	d123      	bne.n	1e3c <MSS_UART_set_rx_handler+0xa0>
    1df4:	68bb      	ldr	r3, [r7, #8]
    1df6:	2b00      	cmp	r3, #0
    1df8:	d020      	beq.n	1e3c <MSS_UART_set_rx_handler+0xa0>
    1dfa:	79fb      	ldrb	r3, [r7, #7]
    1dfc:	2bc0      	cmp	r3, #192	; 0xc0
    1dfe:	d81d      	bhi.n	1e3c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1e00:	68fb      	ldr	r3, [r7, #12]
    1e02:	68ba      	ldr	r2, [r7, #8]
    1e04:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1e06:	68fb      	ldr	r3, [r7, #12]
    1e08:	681a      	ldr	r2, [r3, #0]
    1e0a:	79fb      	ldrb	r3, [r7, #7]
    1e0c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1e10:	f043 030a 	orr.w	r3, r3, #10
    1e14:	b2db      	uxtb	r3, r3
    1e16:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e18:	68fb      	ldr	r3, [r7, #12]
    1e1a:	891b      	ldrh	r3, [r3, #8]
    1e1c:	b21b      	sxth	r3, r3
    1e1e:	4618      	mov	r0, r3
    1e20:	f7ff fcaa 	bl	1778 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1e24:	68fb      	ldr	r3, [r7, #12]
    1e26:	685b      	ldr	r3, [r3, #4]
    1e28:	f04f 0201 	mov.w	r2, #1
    1e2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1e30:	68fb      	ldr	r3, [r7, #12]
    1e32:	891b      	ldrh	r3, [r3, #8]
    1e34:	b21b      	sxth	r3, r3
    1e36:	4618      	mov	r0, r3
    1e38:	f7ff fc82 	bl	1740 <NVIC_EnableIRQ>
    }
}
    1e3c:	f107 0710 	add.w	r7, r7, #16
    1e40:	46bd      	mov	sp, r7
    1e42:	bd80      	pop	{r7, pc}

00001e44 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1e44:	4668      	mov	r0, sp
    1e46:	f020 0107 	bic.w	r1, r0, #7
    1e4a:	468d      	mov	sp, r1
    1e4c:	b589      	push	{r0, r3, r7, lr}
    1e4e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1e50:	f240 6004 	movw	r0, #1540	; 0x604
    1e54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e58:	f7ff fe8e 	bl	1b78 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1e5c:	f04f 000a 	mov.w	r0, #10
    1e60:	f7ff fc8a 	bl	1778 <NVIC_ClearPendingIRQ>
}
    1e64:	46bd      	mov	sp, r7
    1e66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1e6a:	4685      	mov	sp, r0
    1e6c:	4770      	bx	lr
    1e6e:	bf00      	nop

00001e70 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1e70:	4668      	mov	r0, sp
    1e72:	f020 0107 	bic.w	r1, r0, #7
    1e76:	468d      	mov	sp, r1
    1e78:	b589      	push	{r0, r3, r7, lr}
    1e7a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1e7c:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1e80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e84:	f7ff fe78 	bl	1b78 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1e88:	f04f 000b 	mov.w	r0, #11
    1e8c:	f7ff fc74 	bl	1778 <NVIC_ClearPendingIRQ>
}
    1e90:	46bd      	mov	sp, r7
    1e92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1e96:	4685      	mov	sp, r0
    1e98:	4770      	bx	lr
    1e9a:	bf00      	nop

00001e9c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1e9c:	b480      	push	{r7}
    1e9e:	b083      	sub	sp, #12
    1ea0:	af00      	add	r7, sp, #0
    1ea2:	4603      	mov	r3, r0
    1ea4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1ea6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1eaa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1eae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1eb2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1eb6:	88f9      	ldrh	r1, [r7, #6]
    1eb8:	f001 011f 	and.w	r1, r1, #31
    1ebc:	f04f 0001 	mov.w	r0, #1
    1ec0:	fa00 f101 	lsl.w	r1, r0, r1
    1ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ec8:	f107 070c 	add.w	r7, r7, #12
    1ecc:	46bd      	mov	sp, r7
    1ece:	bc80      	pop	{r7}
    1ed0:	4770      	bx	lr
    1ed2:	bf00      	nop

00001ed4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1ed4:	b480      	push	{r7}
    1ed6:	b083      	sub	sp, #12
    1ed8:	af00      	add	r7, sp, #0
    1eda:	4603      	mov	r3, r0
    1edc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1ede:	f24e 1300 	movw	r3, #57600	; 0xe100
    1ee2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1ee6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1eea:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1eee:	88f9      	ldrh	r1, [r7, #6]
    1ef0:	f001 011f 	and.w	r1, r1, #31
    1ef4:	f04f 0001 	mov.w	r0, #1
    1ef8:	fa00 f101 	lsl.w	r1, r0, r1
    1efc:	f102 0220 	add.w	r2, r2, #32
    1f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f04:	f107 070c 	add.w	r7, r7, #12
    1f08:	46bd      	mov	sp, r7
    1f0a:	bc80      	pop	{r7}
    1f0c:	4770      	bx	lr
    1f0e:	bf00      	nop

00001f10 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1f10:	b480      	push	{r7}
    1f12:	b083      	sub	sp, #12
    1f14:	af00      	add	r7, sp, #0
    1f16:	4603      	mov	r3, r0
    1f18:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1f1a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f1e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1f26:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f2a:	88f9      	ldrh	r1, [r7, #6]
    1f2c:	f001 011f 	and.w	r1, r1, #31
    1f30:	f04f 0001 	mov.w	r0, #1
    1f34:	fa00 f101 	lsl.w	r1, r0, r1
    1f38:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1f40:	f107 070c 	add.w	r7, r7, #12
    1f44:	46bd      	mov	sp, r7
    1f46:	bc80      	pop	{r7}
    1f48:	4770      	bx	lr
    1f4a:	bf00      	nop

00001f4c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    1f4c:	b580      	push	{r7, lr}
    1f4e:	b084      	sub	sp, #16
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1f54:	687a      	ldr	r2, [r7, #4]
    1f56:	f240 63b0 	movw	r3, #1712	; 0x6b0
    1f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f5e:	429a      	cmp	r2, r3
    1f60:	d007      	beq.n	1f72 <MSS_SPI_init+0x26>
    1f62:	687a      	ldr	r2, [r7, #4]
    1f64:	f240 632c 	movw	r3, #1580	; 0x62c
    1f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f6c:	429a      	cmp	r2, r3
    1f6e:	d000      	beq.n	1f72 <MSS_SPI_init+0x26>
    1f70:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    1f72:	687b      	ldr	r3, [r7, #4]
    1f74:	889b      	ldrh	r3, [r3, #4]
    1f76:	b21b      	sxth	r3, r3
    1f78:	4618      	mov	r0, r3
    1f7a:	f7ff ffab 	bl	1ed4 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    1f7e:	6878      	ldr	r0, [r7, #4]
    1f80:	f04f 0100 	mov.w	r1, #0
    1f84:	f04f 0284 	mov.w	r2, #132	; 0x84
    1f88:	f001 fd1a 	bl	39c0 <memset>
    
    this_spi->cmd_done = 1u;
    1f8c:	687b      	ldr	r3, [r7, #4]
    1f8e:	f04f 0201 	mov.w	r2, #1
    1f92:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    1f94:	f04f 0300 	mov.w	r3, #0
    1f98:	81fb      	strh	r3, [r7, #14]
    1f9a:	e00d      	b.n	1fb8 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    1f9c:	89fb      	ldrh	r3, [r7, #14]
    1f9e:	687a      	ldr	r2, [r7, #4]
    1fa0:	f103 0306 	add.w	r3, r3, #6
    1fa4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    1fa8:	4413      	add	r3, r2
    1faa:	f04f 32ff 	mov.w	r2, #4294967295
    1fae:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    1fb0:	89fb      	ldrh	r3, [r7, #14]
    1fb2:	f103 0301 	add.w	r3, r3, #1
    1fb6:	81fb      	strh	r3, [r7, #14]
    1fb8:	89fb      	ldrh	r3, [r7, #14]
    1fba:	2b07      	cmp	r3, #7
    1fbc:	d9ee      	bls.n	1f9c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    1fbe:	687a      	ldr	r2, [r7, #4]
    1fc0:	f240 63b0 	movw	r3, #1712	; 0x6b0
    1fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc8:	429a      	cmp	r2, r3
    1fca:	d126      	bne.n	201a <MAIN_STACK_SIZE+0x1a>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    1fcc:	687a      	ldr	r2, [r7, #4]
    1fce:	f241 0300 	movw	r3, #4096	; 0x1000
    1fd2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1fd6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1fd8:	687b      	ldr	r3, [r7, #4]
    1fda:	f04f 020c 	mov.w	r2, #12
    1fde:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    1fe0:	f242 0300 	movw	r3, #8192	; 0x2000
    1fe4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1fe8:	f242 0200 	movw	r2, #8192	; 0x2000
    1fec:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ff0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1ff6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1ff8:	f04f 000c 	mov.w	r0, #12
    1ffc:	f7ff ff88 	bl	1f10 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2000:	f242 0300 	movw	r3, #8192	; 0x2000
    2004:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2008:	f242 0200 	movw	r2, #8192	; 0x2000
    200c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2010:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2012:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2016:	631a      	str	r2, [r3, #48]	; 0x30
    2018:	e025      	b.n	2066 <MAIN_STACK_SIZE+0x66>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    201a:	687a      	ldr	r2, [r7, #4]
    201c:	f241 0300 	movw	r3, #4096	; 0x1000
    2020:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2024:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2026:	687b      	ldr	r3, [r7, #4]
    2028:	f04f 020d 	mov.w	r2, #13
    202c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    202e:	f242 0300 	movw	r3, #8192	; 0x2000
    2032:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2036:	f242 0200 	movw	r2, #8192	; 0x2000
    203a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    203e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2040:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2044:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2046:	f04f 000d 	mov.w	r0, #13
    204a:	f7ff ff61 	bl	1f10 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    204e:	f242 0300 	movw	r3, #8192	; 0x2000
    2052:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2056:	f242 0200 	movw	r2, #8192	; 0x2000
    205a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    205e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2064:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2066:	687b      	ldr	r3, [r7, #4]
    2068:	681b      	ldr	r3, [r3, #0]
    206a:	687a      	ldr	r2, [r7, #4]
    206c:	6812      	ldr	r2, [r2, #0]
    206e:	6812      	ldr	r2, [r2, #0]
    2070:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2074:	601a      	str	r2, [r3, #0]
}
    2076:	f107 0710 	add.w	r7, r7, #16
    207a:	46bd      	mov	sp, r7
    207c:	bd80      	pop	{r7, pc}
    207e:	bf00      	nop

00002080 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2080:	b580      	push	{r7, lr}
    2082:	b08a      	sub	sp, #40	; 0x28
    2084:	af00      	add	r7, sp, #0
    2086:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    2088:	687b      	ldr	r3, [r7, #4]
    208a:	681b      	ldr	r3, [r3, #0]
    208c:	681b      	ldr	r3, [r3, #0]
    208e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2090:	687b      	ldr	r3, [r7, #4]
    2092:	681b      	ldr	r3, [r3, #0]
    2094:	699b      	ldr	r3, [r3, #24]
    2096:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    2098:	687b      	ldr	r3, [r7, #4]
    209a:	681b      	ldr	r3, [r3, #0]
    209c:	685b      	ldr	r3, [r3, #4]
    209e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    20a0:	687b      	ldr	r3, [r7, #4]
    20a2:	681b      	ldr	r3, [r3, #0]
    20a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    20a6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    20a8:	687b      	ldr	r3, [r7, #4]
    20aa:	681b      	ldr	r3, [r3, #0]
    20ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    20ae:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    20b0:	687b      	ldr	r3, [r7, #4]
    20b2:	681b      	ldr	r3, [r3, #0]
    20b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    20b6:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    20b8:	687b      	ldr	r3, [r7, #4]
    20ba:	681b      	ldr	r3, [r3, #0]
    20bc:	69db      	ldr	r3, [r3, #28]
    20be:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    20c0:	687a      	ldr	r2, [r7, #4]
    20c2:	f240 63b0 	movw	r3, #1712	; 0x6b0
    20c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ca:	429a      	cmp	r2, r3
    20cc:	d12e      	bne.n	212c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    20ce:	687a      	ldr	r2, [r7, #4]
    20d0:	f241 0300 	movw	r3, #4096	; 0x1000
    20d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    20d8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    20da:	687b      	ldr	r3, [r7, #4]
    20dc:	f04f 020c 	mov.w	r2, #12
    20e0:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    20e2:	f242 0300 	movw	r3, #8192	; 0x2000
    20e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20ea:	f242 0200 	movw	r2, #8192	; 0x2000
    20ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    20f8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    20fa:	f04f 000c 	mov.w	r0, #12
    20fe:	f7ff ff07 	bl	1f10 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2102:	f242 0300 	movw	r3, #8192	; 0x2000
    2106:	f2ce 0304 	movt	r3, #57348	; 0xe004
    210a:	f242 0200 	movw	r2, #8192	; 0x2000
    210e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2112:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2114:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2118:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    211a:	687b      	ldr	r3, [r7, #4]
    211c:	681b      	ldr	r3, [r3, #0]
    211e:	687a      	ldr	r2, [r7, #4]
    2120:	6812      	ldr	r2, [r2, #0]
    2122:	6812      	ldr	r2, [r2, #0]
    2124:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2128:	601a      	str	r2, [r3, #0]
    212a:	e02d      	b.n	2188 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    212c:	687a      	ldr	r2, [r7, #4]
    212e:	f241 0300 	movw	r3, #4096	; 0x1000
    2132:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2136:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2138:	687b      	ldr	r3, [r7, #4]
    213a:	f04f 020d 	mov.w	r2, #13
    213e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2140:	f242 0300 	movw	r3, #8192	; 0x2000
    2144:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2148:	f242 0200 	movw	r2, #8192	; 0x2000
    214c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2150:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2152:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2156:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2158:	f04f 000d 	mov.w	r0, #13
    215c:	f7ff fed8 	bl	1f10 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2160:	f242 0300 	movw	r3, #8192	; 0x2000
    2164:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2168:	f242 0200 	movw	r2, #8192	; 0x2000
    216c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2170:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2176:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2178:	687b      	ldr	r3, [r7, #4]
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	687a      	ldr	r2, [r7, #4]
    217e:	6812      	ldr	r2, [r2, #0]
    2180:	6812      	ldr	r2, [r2, #0]
    2182:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2186:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    2188:	68fb      	ldr	r3, [r7, #12]
    218a:	f023 0301 	bic.w	r3, r3, #1
    218e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2190:	687b      	ldr	r3, [r7, #4]
    2192:	681b      	ldr	r3, [r3, #0]
    2194:	68fa      	ldr	r2, [r7, #12]
    2196:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    2198:	687b      	ldr	r3, [r7, #4]
    219a:	681b      	ldr	r3, [r3, #0]
    219c:	693a      	ldr	r2, [r7, #16]
    219e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    21a0:	687b      	ldr	r3, [r7, #4]
    21a2:	681b      	ldr	r3, [r3, #0]
    21a4:	697a      	ldr	r2, [r7, #20]
    21a6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    21a8:	687b      	ldr	r3, [r7, #4]
    21aa:	681b      	ldr	r3, [r3, #0]
    21ac:	687a      	ldr	r2, [r7, #4]
    21ae:	6812      	ldr	r2, [r2, #0]
    21b0:	6812      	ldr	r2, [r2, #0]
    21b2:	f042 0201 	orr.w	r2, r2, #1
    21b6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    21b8:	687b      	ldr	r3, [r7, #4]
    21ba:	681b      	ldr	r3, [r3, #0]
    21bc:	69ba      	ldr	r2, [r7, #24]
    21be:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    21c0:	687b      	ldr	r3, [r7, #4]
    21c2:	681b      	ldr	r3, [r3, #0]
    21c4:	69fa      	ldr	r2, [r7, #28]
    21c6:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    21c8:	687b      	ldr	r3, [r7, #4]
    21ca:	681b      	ldr	r3, [r3, #0]
    21cc:	6a3a      	ldr	r2, [r7, #32]
    21ce:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    21d0:	687b      	ldr	r3, [r7, #4]
    21d2:	681b      	ldr	r3, [r3, #0]
    21d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    21d6:	61da      	str	r2, [r3, #28]
}
    21d8:	f107 0728 	add.w	r7, r7, #40	; 0x28
    21dc:	46bd      	mov	sp, r7
    21de:	bd80      	pop	{r7, pc}

000021e0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    21e0:	b580      	push	{r7, lr}
    21e2:	b084      	sub	sp, #16
    21e4:	af00      	add	r7, sp, #0
    21e6:	60f8      	str	r0, [r7, #12]
    21e8:	607a      	str	r2, [r7, #4]
    21ea:	460a      	mov	r2, r1
    21ec:	72fa      	strb	r2, [r7, #11]
    21ee:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    21f0:	68fa      	ldr	r2, [r7, #12]
    21f2:	f240 63b0 	movw	r3, #1712	; 0x6b0
    21f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21fa:	429a      	cmp	r2, r3
    21fc:	d007      	beq.n	220e <MSS_SPI_configure_master_mode+0x2e>
    21fe:	68fa      	ldr	r2, [r7, #12]
    2200:	f240 632c 	movw	r3, #1580	; 0x62c
    2204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2208:	429a      	cmp	r2, r3
    220a:	d000      	beq.n	220e <MSS_SPI_configure_master_mode+0x2e>
    220c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    220e:	7afb      	ldrb	r3, [r7, #11]
    2210:	2b07      	cmp	r3, #7
    2212:	d900      	bls.n	2216 <MSS_SPI_configure_master_mode+0x36>
    2214:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2216:	7e3b      	ldrb	r3, [r7, #24]
    2218:	2b20      	cmp	r3, #32
    221a:	d900      	bls.n	221e <MSS_SPI_configure_master_mode+0x3e>
    221c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    221e:	68fb      	ldr	r3, [r7, #12]
    2220:	889b      	ldrh	r3, [r3, #4]
    2222:	b21b      	sxth	r3, r3
    2224:	4618      	mov	r0, r3
    2226:	f7ff fe55 	bl	1ed4 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    222a:	68fb      	ldr	r3, [r7, #12]
    222c:	f04f 0200 	mov.w	r2, #0
    2230:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2234:	68fb      	ldr	r3, [r7, #12]
    2236:	681b      	ldr	r3, [r3, #0]
    2238:	68fa      	ldr	r2, [r7, #12]
    223a:	6812      	ldr	r2, [r2, #0]
    223c:	6812      	ldr	r2, [r2, #0]
    223e:	f022 0201 	bic.w	r2, r2, #1
    2242:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2244:	68fb      	ldr	r3, [r7, #12]
    2246:	681b      	ldr	r3, [r3, #0]
    2248:	68fa      	ldr	r2, [r7, #12]
    224a:	6812      	ldr	r2, [r2, #0]
    224c:	6812      	ldr	r2, [r2, #0]
    224e:	f042 0202 	orr.w	r2, r2, #2
    2252:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2254:	68fb      	ldr	r3, [r7, #12]
    2256:	681b      	ldr	r3, [r3, #0]
    2258:	68fa      	ldr	r2, [r7, #12]
    225a:	6812      	ldr	r2, [r2, #0]
    225c:	6812      	ldr	r2, [r2, #0]
    225e:	f042 0201 	orr.w	r2, r2, #1
    2262:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2264:	7afb      	ldrb	r3, [r7, #11]
    2266:	2b07      	cmp	r3, #7
    2268:	d83f      	bhi.n	22ea <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	2b00      	cmp	r3, #0
    226e:	d00b      	beq.n	2288 <MSS_SPI_configure_master_mode+0xa8>
    2270:	687b      	ldr	r3, [r7, #4]
    2272:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2276:	d007      	beq.n	2288 <MSS_SPI_configure_master_mode+0xa8>
    2278:	687b      	ldr	r3, [r7, #4]
    227a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    227e:	d003      	beq.n	2288 <MSS_SPI_configure_master_mode+0xa8>
    2280:	687b      	ldr	r3, [r7, #4]
    2282:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    2286:	d10f      	bne.n	22a8 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2288:	7afa      	ldrb	r2, [r7, #11]
    228a:	6879      	ldr	r1, [r7, #4]
    228c:	f240 1302 	movw	r3, #258	; 0x102
    2290:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2294:	ea41 0303 	orr.w	r3, r1, r3
    2298:	68f9      	ldr	r1, [r7, #12]
    229a:	f102 0206 	add.w	r2, r2, #6
    229e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    22a2:	440a      	add	r2, r1
    22a4:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    22a6:	e00e      	b.n	22c6 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    22a8:	7afa      	ldrb	r2, [r7, #11]
    22aa:	6879      	ldr	r1, [r7, #4]
    22ac:	f240 1302 	movw	r3, #258	; 0x102
    22b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22b4:	ea41 0303 	orr.w	r3, r1, r3
    22b8:	68f9      	ldr	r1, [r7, #12]
    22ba:	f102 0206 	add.w	r2, r2, #6
    22be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    22c2:	440a      	add	r2, r1
    22c4:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    22c6:	7afb      	ldrb	r3, [r7, #11]
    22c8:	68fa      	ldr	r2, [r7, #12]
    22ca:	f103 0306 	add.w	r3, r3, #6
    22ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    22d2:	4413      	add	r3, r2
    22d4:	7e3a      	ldrb	r2, [r7, #24]
    22d6:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    22d8:	7afb      	ldrb	r3, [r7, #11]
    22da:	68fa      	ldr	r2, [r7, #12]
    22dc:	f103 0306 	add.w	r3, r3, #6
    22e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    22e4:	4413      	add	r3, r2
    22e6:	78fa      	ldrb	r2, [r7, #3]
    22e8:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    22ea:	68fb      	ldr	r3, [r7, #12]
    22ec:	889b      	ldrh	r3, [r3, #4]
    22ee:	b21b      	sxth	r3, r3
    22f0:	4618      	mov	r0, r3
    22f2:	f7ff fdd3 	bl	1e9c <NVIC_EnableIRQ>
}
    22f6:	f107 0710 	add.w	r7, r7, #16
    22fa:	46bd      	mov	sp, r7
    22fc:	bd80      	pop	{r7, pc}
    22fe:	bf00      	nop

00002300 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2300:	b580      	push	{r7, lr}
    2302:	b084      	sub	sp, #16
    2304:	af00      	add	r7, sp, #0
    2306:	6078      	str	r0, [r7, #4]
    2308:	460b      	mov	r3, r1
    230a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    230c:	687a      	ldr	r2, [r7, #4]
    230e:	f240 63b0 	movw	r3, #1712	; 0x6b0
    2312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2316:	429a      	cmp	r2, r3
    2318:	d007      	beq.n	232a <MSS_SPI_set_slave_select+0x2a>
    231a:	687a      	ldr	r2, [r7, #4]
    231c:	f240 632c 	movw	r3, #1580	; 0x62c
    2320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2324:	429a      	cmp	r2, r3
    2326:	d000      	beq.n	232a <MSS_SPI_set_slave_select+0x2a>
    2328:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    232a:	687b      	ldr	r3, [r7, #4]
    232c:	681b      	ldr	r3, [r3, #0]
    232e:	681b      	ldr	r3, [r3, #0]
    2330:	f003 0302 	and.w	r3, r3, #2
    2334:	2b00      	cmp	r3, #0
    2336:	d100      	bne.n	233a <MSS_SPI_set_slave_select+0x3a>
    2338:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    233a:	78fb      	ldrb	r3, [r7, #3]
    233c:	687a      	ldr	r2, [r7, #4]
    233e:	f103 0306 	add.w	r3, r3, #6
    2342:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2346:	4413      	add	r3, r2
    2348:	685b      	ldr	r3, [r3, #4]
    234a:	f1b3 3fff 	cmp.w	r3, #4294967295
    234e:	d100      	bne.n	2352 <MSS_SPI_set_slave_select+0x52>
    2350:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2352:	687b      	ldr	r3, [r7, #4]
    2354:	889b      	ldrh	r3, [r3, #4]
    2356:	b21b      	sxth	r3, r3
    2358:	4618      	mov	r0, r3
    235a:	f7ff fdbb 	bl	1ed4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    235e:	687b      	ldr	r3, [r7, #4]
    2360:	681b      	ldr	r3, [r3, #0]
    2362:	689b      	ldr	r3, [r3, #8]
    2364:	f003 0304 	and.w	r3, r3, #4
    2368:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    236a:	68fb      	ldr	r3, [r7, #12]
    236c:	2b00      	cmp	r3, #0
    236e:	d002      	beq.n	2376 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    2370:	6878      	ldr	r0, [r7, #4]
    2372:	f7ff fe85 	bl	2080 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2376:	687b      	ldr	r3, [r7, #4]
    2378:	681b      	ldr	r3, [r3, #0]
    237a:	687a      	ldr	r2, [r7, #4]
    237c:	6812      	ldr	r2, [r2, #0]
    237e:	6812      	ldr	r2, [r2, #0]
    2380:	f022 0201 	bic.w	r2, r2, #1
    2384:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2386:	687b      	ldr	r3, [r7, #4]
    2388:	681a      	ldr	r2, [r3, #0]
    238a:	78fb      	ldrb	r3, [r7, #3]
    238c:	6879      	ldr	r1, [r7, #4]
    238e:	f103 0306 	add.w	r3, r3, #6
    2392:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2396:	440b      	add	r3, r1
    2398:	685b      	ldr	r3, [r3, #4]
    239a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	681a      	ldr	r2, [r3, #0]
    23a0:	78fb      	ldrb	r3, [r7, #3]
    23a2:	6879      	ldr	r1, [r7, #4]
    23a4:	f103 0306 	add.w	r3, r3, #6
    23a8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    23ac:	440b      	add	r3, r1
    23ae:	7a5b      	ldrb	r3, [r3, #9]
    23b0:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    23b2:	687b      	ldr	r3, [r7, #4]
    23b4:	681a      	ldr	r2, [r3, #0]
    23b6:	78fb      	ldrb	r3, [r7, #3]
    23b8:	6879      	ldr	r1, [r7, #4]
    23ba:	f103 0306 	add.w	r3, r3, #6
    23be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    23c2:	440b      	add	r3, r1
    23c4:	7a1b      	ldrb	r3, [r3, #8]
    23c6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    23c8:	687b      	ldr	r3, [r7, #4]
    23ca:	681b      	ldr	r3, [r3, #0]
    23cc:	687a      	ldr	r2, [r7, #4]
    23ce:	6812      	ldr	r2, [r2, #0]
    23d0:	6812      	ldr	r2, [r2, #0]
    23d2:	f042 0201 	orr.w	r2, r2, #1
    23d6:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    23d8:	687b      	ldr	r3, [r7, #4]
    23da:	681b      	ldr	r3, [r3, #0]
    23dc:	687a      	ldr	r2, [r7, #4]
    23de:	6812      	ldr	r2, [r2, #0]
    23e0:	69d1      	ldr	r1, [r2, #28]
    23e2:	78fa      	ldrb	r2, [r7, #3]
    23e4:	f04f 0001 	mov.w	r0, #1
    23e8:	fa00 f202 	lsl.w	r2, r0, r2
    23ec:	ea41 0202 	orr.w	r2, r1, r2
    23f0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    23f2:	687b      	ldr	r3, [r7, #4]
    23f4:	889b      	ldrh	r3, [r3, #4]
    23f6:	b21b      	sxth	r3, r3
    23f8:	4618      	mov	r0, r3
    23fa:	f7ff fd4f 	bl	1e9c <NVIC_EnableIRQ>
}
    23fe:	f107 0710 	add.w	r7, r7, #16
    2402:	46bd      	mov	sp, r7
    2404:	bd80      	pop	{r7, pc}
    2406:	bf00      	nop

00002408 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2408:	b580      	push	{r7, lr}
    240a:	b084      	sub	sp, #16
    240c:	af00      	add	r7, sp, #0
    240e:	6078      	str	r0, [r7, #4]
    2410:	460b      	mov	r3, r1
    2412:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2414:	687a      	ldr	r2, [r7, #4]
    2416:	f240 63b0 	movw	r3, #1712	; 0x6b0
    241a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    241e:	429a      	cmp	r2, r3
    2420:	d007      	beq.n	2432 <MSS_SPI_clear_slave_select+0x2a>
    2422:	687a      	ldr	r2, [r7, #4]
    2424:	f240 632c 	movw	r3, #1580	; 0x62c
    2428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    242c:	429a      	cmp	r2, r3
    242e:	d000      	beq.n	2432 <MSS_SPI_clear_slave_select+0x2a>
    2430:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2432:	687b      	ldr	r3, [r7, #4]
    2434:	681b      	ldr	r3, [r3, #0]
    2436:	681b      	ldr	r3, [r3, #0]
    2438:	f003 0302 	and.w	r3, r3, #2
    243c:	2b00      	cmp	r3, #0
    243e:	d100      	bne.n	2442 <MSS_SPI_clear_slave_select+0x3a>
    2440:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2442:	687b      	ldr	r3, [r7, #4]
    2444:	889b      	ldrh	r3, [r3, #4]
    2446:	b21b      	sxth	r3, r3
    2448:	4618      	mov	r0, r3
    244a:	f7ff fd43 	bl	1ed4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    244e:	687b      	ldr	r3, [r7, #4]
    2450:	681b      	ldr	r3, [r3, #0]
    2452:	689b      	ldr	r3, [r3, #8]
    2454:	f003 0304 	and.w	r3, r3, #4
    2458:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    245a:	68fb      	ldr	r3, [r7, #12]
    245c:	2b00      	cmp	r3, #0
    245e:	d002      	beq.n	2466 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2460:	6878      	ldr	r0, [r7, #4]
    2462:	f7ff fe0d 	bl	2080 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2466:	687b      	ldr	r3, [r7, #4]
    2468:	681b      	ldr	r3, [r3, #0]
    246a:	687a      	ldr	r2, [r7, #4]
    246c:	6812      	ldr	r2, [r2, #0]
    246e:	69d1      	ldr	r1, [r2, #28]
    2470:	78fa      	ldrb	r2, [r7, #3]
    2472:	f04f 0001 	mov.w	r0, #1
    2476:	fa00 f202 	lsl.w	r2, r0, r2
    247a:	ea6f 0202 	mvn.w	r2, r2
    247e:	ea01 0202 	and.w	r2, r1, r2
    2482:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2484:	687b      	ldr	r3, [r7, #4]
    2486:	889b      	ldrh	r3, [r3, #4]
    2488:	b21b      	sxth	r3, r3
    248a:	4618      	mov	r0, r3
    248c:	f7ff fd06 	bl	1e9c <NVIC_EnableIRQ>
}
    2490:	f107 0710 	add.w	r7, r7, #16
    2494:	46bd      	mov	sp, r7
    2496:	bd80      	pop	{r7, pc}

00002498 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    2498:	b580      	push	{r7, lr}
    249a:	b08e      	sub	sp, #56	; 0x38
    249c:	af00      	add	r7, sp, #0
    249e:	60f8      	str	r0, [r7, #12]
    24a0:	60b9      	str	r1, [r7, #8]
    24a2:	603b      	str	r3, [r7, #0]
    24a4:	4613      	mov	r3, r2
    24a6:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    24a8:	f04f 0300 	mov.w	r3, #0
    24ac:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    24ae:	f04f 0300 	mov.w	r3, #0
    24b2:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    24b4:	68fa      	ldr	r2, [r7, #12]
    24b6:	f240 63b0 	movw	r3, #1712	; 0x6b0
    24ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24be:	429a      	cmp	r2, r3
    24c0:	d007      	beq.n	24d2 <MSS_SPI_transfer_block+0x3a>
    24c2:	68fa      	ldr	r2, [r7, #12]
    24c4:	f240 632c 	movw	r3, #1580	; 0x62c
    24c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24cc:	429a      	cmp	r2, r3
    24ce:	d000      	beq.n	24d2 <MSS_SPI_transfer_block+0x3a>
    24d0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    24d2:	68fb      	ldr	r3, [r7, #12]
    24d4:	681b      	ldr	r3, [r3, #0]
    24d6:	681b      	ldr	r3, [r3, #0]
    24d8:	f003 0302 	and.w	r3, r3, #2
    24dc:	2b00      	cmp	r3, #0
    24de:	d100      	bne.n	24e2 <MSS_SPI_transfer_block+0x4a>
    24e0:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    24e2:	88fa      	ldrh	r2, [r7, #6]
    24e4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    24e8:	4413      	add	r3, r2
    24ea:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    24ec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    24ee:	2b00      	cmp	r3, #0
    24f0:	d103      	bne.n	24fa <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    24f2:	f04f 0301 	mov.w	r3, #1
    24f6:	623b      	str	r3, [r7, #32]
    24f8:	e001      	b.n	24fe <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    24fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    24fc:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    24fe:	68fb      	ldr	r3, [r7, #12]
    2500:	681b      	ldr	r3, [r3, #0]
    2502:	68fa      	ldr	r2, [r7, #12]
    2504:	6812      	ldr	r2, [r2, #0]
    2506:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2508:	f042 020c 	orr.w	r2, r2, #12
    250c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    250e:	68fb      	ldr	r3, [r7, #12]
    2510:	681b      	ldr	r3, [r3, #0]
    2512:	689b      	ldr	r3, [r3, #8]
    2514:	f003 0304 	and.w	r3, r3, #4
    2518:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    251a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    251c:	2b00      	cmp	r3, #0
    251e:	d002      	beq.n	2526 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    2520:	68f8      	ldr	r0, [r7, #12]
    2522:	f7ff fdad 	bl	2080 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2526:	68fb      	ldr	r3, [r7, #12]
    2528:	681b      	ldr	r3, [r3, #0]
    252a:	68fa      	ldr	r2, [r7, #12]
    252c:	6812      	ldr	r2, [r2, #0]
    252e:	6812      	ldr	r2, [r2, #0]
    2530:	f022 0201 	bic.w	r2, r2, #1
    2534:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    2536:	68fb      	ldr	r3, [r7, #12]
    2538:	6819      	ldr	r1, [r3, #0]
    253a:	68fb      	ldr	r3, [r7, #12]
    253c:	681b      	ldr	r3, [r3, #0]
    253e:	681b      	ldr	r3, [r3, #0]
    2540:	f240 02ff 	movw	r2, #255	; 0xff
    2544:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2548:	ea03 0202 	and.w	r2, r3, r2
    254c:	6a3b      	ldr	r3, [r7, #32]
    254e:	ea4f 2003 	mov.w	r0, r3, lsl #8
    2552:	f64f 7300 	movw	r3, #65280	; 0xff00
    2556:	f2c0 03ff 	movt	r3, #255	; 0xff
    255a:	ea00 0303 	and.w	r3, r0, r3
    255e:	ea42 0303 	orr.w	r3, r2, r3
    2562:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    2564:	68fb      	ldr	r3, [r7, #12]
    2566:	681b      	ldr	r3, [r3, #0]
    2568:	f04f 0208 	mov.w	r2, #8
    256c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    256e:	68fb      	ldr	r3, [r7, #12]
    2570:	681b      	ldr	r3, [r3, #0]
    2572:	68fa      	ldr	r2, [r7, #12]
    2574:	6812      	ldr	r2, [r2, #0]
    2576:	6812      	ldr	r2, [r2, #0]
    2578:	f042 0201 	orr.w	r2, r2, #1
    257c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    257e:	68fb      	ldr	r3, [r7, #12]
    2580:	681b      	ldr	r3, [r3, #0]
    2582:	689b      	ldr	r3, [r3, #8]
    2584:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2588:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    258a:	e009      	b.n	25a0 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    258c:	68fb      	ldr	r3, [r7, #12]
    258e:	681b      	ldr	r3, [r3, #0]
    2590:	691b      	ldr	r3, [r3, #16]
    2592:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2594:	68fb      	ldr	r3, [r7, #12]
    2596:	681b      	ldr	r3, [r3, #0]
    2598:	689b      	ldr	r3, [r3, #8]
    259a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    259e:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    25a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    25a2:	2b00      	cmp	r3, #0
    25a4:	d0f2      	beq.n	258c <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    25a6:	f04f 0300 	mov.w	r3, #0
    25aa:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    25ac:	f04f 0300 	mov.w	r3, #0
    25b0:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    25b2:	8bba      	ldrh	r2, [r7, #28]
    25b4:	88fb      	ldrh	r3, [r7, #6]
    25b6:	429a      	cmp	r2, r3
    25b8:	d20f      	bcs.n	25da <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    25ba:	68fb      	ldr	r3, [r7, #12]
    25bc:	681b      	ldr	r3, [r3, #0]
    25be:	8bb9      	ldrh	r1, [r7, #28]
    25c0:	68ba      	ldr	r2, [r7, #8]
    25c2:	440a      	add	r2, r1
    25c4:	7812      	ldrb	r2, [r2, #0]
    25c6:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    25c8:	8bbb      	ldrh	r3, [r7, #28]
    25ca:	f103 0301 	add.w	r3, r3, #1
    25ce:	83bb      	strh	r3, [r7, #28]
        ++transit;
    25d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    25d2:	f103 0301 	add.w	r3, r3, #1
    25d6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    25d8:	e06a      	b.n	26b0 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    25da:	8bba      	ldrh	r2, [r7, #28]
    25dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    25de:	429a      	cmp	r2, r3
    25e0:	d266      	bcs.n	26b0 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    25e2:	68fb      	ldr	r3, [r7, #12]
    25e4:	681b      	ldr	r3, [r3, #0]
    25e6:	f04f 0200 	mov.w	r2, #0
    25ea:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    25ec:	8bbb      	ldrh	r3, [r7, #28]
    25ee:	f103 0301 	add.w	r3, r3, #1
    25f2:	83bb      	strh	r3, [r7, #28]
            ++transit;
    25f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    25f6:	f103 0301 	add.w	r3, r3, #1
    25fa:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    25fc:	e058      	b.n	26b0 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    25fe:	68fb      	ldr	r3, [r7, #12]
    2600:	681b      	ldr	r3, [r3, #0]
    2602:	689b      	ldr	r3, [r3, #8]
    2604:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2608:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    260a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    260c:	2b00      	cmp	r3, #0
    260e:	d11e      	bne.n	264e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    2610:	68fb      	ldr	r3, [r7, #12]
    2612:	681b      	ldr	r3, [r3, #0]
    2614:	691b      	ldr	r3, [r3, #16]
    2616:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    2618:	8b7a      	ldrh	r2, [r7, #26]
    261a:	88fb      	ldrh	r3, [r7, #6]
    261c:	429a      	cmp	r2, r3
    261e:	d30e      	bcc.n	263e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    2620:	8bfa      	ldrh	r2, [r7, #30]
    2622:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2626:	429a      	cmp	r2, r3
    2628:	d205      	bcs.n	2636 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    262a:	8bfa      	ldrh	r2, [r7, #30]
    262c:	683b      	ldr	r3, [r7, #0]
    262e:	4413      	add	r3, r2
    2630:	697a      	ldr	r2, [r7, #20]
    2632:	b2d2      	uxtb	r2, r2
    2634:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    2636:	8bfb      	ldrh	r3, [r7, #30]
    2638:	f103 0301 	add.w	r3, r3, #1
    263c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    263e:	8b7b      	ldrh	r3, [r7, #26]
    2640:	f103 0301 	add.w	r3, r3, #1
    2644:	837b      	strh	r3, [r7, #26]
            --transit;
    2646:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2648:	f103 33ff 	add.w	r3, r3, #4294967295
    264c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    264e:	68fb      	ldr	r3, [r7, #12]
    2650:	681b      	ldr	r3, [r3, #0]
    2652:	689b      	ldr	r3, [r3, #8]
    2654:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2658:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    265a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    265c:	2b00      	cmp	r3, #0
    265e:	d127      	bne.n	26b0 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    2660:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2662:	2b03      	cmp	r3, #3
    2664:	d824      	bhi.n	26b0 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    2666:	8bba      	ldrh	r2, [r7, #28]
    2668:	88fb      	ldrh	r3, [r7, #6]
    266a:	429a      	cmp	r2, r3
    266c:	d20f      	bcs.n	268e <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    266e:	68fb      	ldr	r3, [r7, #12]
    2670:	681b      	ldr	r3, [r3, #0]
    2672:	8bb9      	ldrh	r1, [r7, #28]
    2674:	68ba      	ldr	r2, [r7, #8]
    2676:	440a      	add	r2, r1
    2678:	7812      	ldrb	r2, [r2, #0]
    267a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    267c:	8bbb      	ldrh	r3, [r7, #28]
    267e:	f103 0301 	add.w	r3, r3, #1
    2682:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    2684:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2686:	f103 0301 	add.w	r3, r3, #1
    268a:	84fb      	strh	r3, [r7, #38]	; 0x26
    268c:	e010      	b.n	26b0 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    268e:	8bba      	ldrh	r2, [r7, #28]
    2690:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2692:	429a      	cmp	r2, r3
    2694:	d20c      	bcs.n	26b0 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    2696:	68fb      	ldr	r3, [r7, #12]
    2698:	681b      	ldr	r3, [r3, #0]
    269a:	f04f 0200 	mov.w	r2, #0
    269e:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    26a0:	8bbb      	ldrh	r3, [r7, #28]
    26a2:	f103 0301 	add.w	r3, r3, #1
    26a6:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    26a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    26aa:	f103 0301 	add.w	r3, r3, #1
    26ae:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    26b0:	8b7a      	ldrh	r2, [r7, #26]
    26b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    26b4:	429a      	cmp	r2, r3
    26b6:	d3a2      	bcc.n	25fe <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    26b8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    26bc:	46bd      	mov	sp, r7
    26be:	bd80      	pop	{r7, pc}

000026c0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    26c0:	b480      	push	{r7}
    26c2:	b085      	sub	sp, #20
    26c4:	af00      	add	r7, sp, #0
    26c6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    26c8:	f04f 0300 	mov.w	r3, #0
    26cc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    26ce:	e00e      	b.n	26ee <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    26d0:	687b      	ldr	r3, [r7, #4]
    26d2:	681b      	ldr	r3, [r3, #0]
    26d4:	687a      	ldr	r2, [r7, #4]
    26d6:	6891      	ldr	r1, [r2, #8]
    26d8:	687a      	ldr	r2, [r7, #4]
    26da:	6912      	ldr	r2, [r2, #16]
    26dc:	440a      	add	r2, r1
    26de:	7812      	ldrb	r2, [r2, #0]
    26e0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    26e2:	687b      	ldr	r3, [r7, #4]
    26e4:	691b      	ldr	r3, [r3, #16]
    26e6:	f103 0201 	add.w	r2, r3, #1
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    26ee:	687b      	ldr	r3, [r7, #4]
    26f0:	681b      	ldr	r3, [r3, #0]
    26f2:	689b      	ldr	r3, [r3, #8]
    26f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
    26f8:	2b00      	cmp	r3, #0
    26fa:	d105      	bne.n	2708 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    26fc:	687b      	ldr	r3, [r7, #4]
    26fe:	691a      	ldr	r2, [r3, #16]
    2700:	687b      	ldr	r3, [r7, #4]
    2702:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2704:	429a      	cmp	r2, r3
    2706:	d3e3      	bcc.n	26d0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2708:	687b      	ldr	r3, [r7, #4]
    270a:	691a      	ldr	r2, [r3, #16]
    270c:	687b      	ldr	r3, [r7, #4]
    270e:	68db      	ldr	r3, [r3, #12]
    2710:	429a      	cmp	r2, r3
    2712:	d31c      	bcc.n	274e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2714:	e00e      	b.n	2734 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	681b      	ldr	r3, [r3, #0]
    271a:	687a      	ldr	r2, [r7, #4]
    271c:	6951      	ldr	r1, [r2, #20]
    271e:	687a      	ldr	r2, [r7, #4]
    2720:	69d2      	ldr	r2, [r2, #28]
    2722:	440a      	add	r2, r1
    2724:	7812      	ldrb	r2, [r2, #0]
    2726:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	69db      	ldr	r3, [r3, #28]
    272c:	f103 0201 	add.w	r2, r3, #1
    2730:	687b      	ldr	r3, [r7, #4]
    2732:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2734:	687b      	ldr	r3, [r7, #4]
    2736:	681b      	ldr	r3, [r3, #0]
    2738:	689b      	ldr	r3, [r3, #8]
    273a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    273e:	2b00      	cmp	r3, #0
    2740:	d105      	bne.n	274e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2742:	687b      	ldr	r3, [r7, #4]
    2744:	69da      	ldr	r2, [r3, #28]
    2746:	687b      	ldr	r3, [r7, #4]
    2748:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    274a:	429a      	cmp	r2, r3
    274c:	d3e3      	bcc.n	2716 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    274e:	687b      	ldr	r3, [r7, #4]
    2750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2752:	2b00      	cmp	r3, #0
    2754:	d01f      	beq.n	2796 <fill_slave_tx_fifo+0xd6>
    2756:	687b      	ldr	r3, [r7, #4]
    2758:	691a      	ldr	r2, [r3, #16]
    275a:	687b      	ldr	r3, [r7, #4]
    275c:	68db      	ldr	r3, [r3, #12]
    275e:	429a      	cmp	r2, r3
    2760:	d319      	bcc.n	2796 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2762:	687b      	ldr	r3, [r7, #4]
    2764:	69da      	ldr	r2, [r3, #28]
    2766:	687b      	ldr	r3, [r7, #4]
    2768:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    276a:	429a      	cmp	r2, r3
    276c:	d313      	bcc.n	2796 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    276e:	e008      	b.n	2782 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2770:	687b      	ldr	r3, [r7, #4]
    2772:	681b      	ldr	r3, [r3, #0]
    2774:	f04f 0200 	mov.w	r2, #0
    2778:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    277a:	68fb      	ldr	r3, [r7, #12]
    277c:	f103 0301 	add.w	r3, r3, #1
    2780:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2782:	687b      	ldr	r3, [r7, #4]
    2784:	681b      	ldr	r3, [r3, #0]
    2786:	689b      	ldr	r3, [r3, #8]
    2788:	f403 7380 	and.w	r3, r3, #256	; 0x100
    278c:	2b00      	cmp	r3, #0
    278e:	d102      	bne.n	2796 <fill_slave_tx_fifo+0xd6>
    2790:	68fb      	ldr	r3, [r7, #12]
    2792:	2b1f      	cmp	r3, #31
    2794:	d9ec      	bls.n	2770 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2796:	f107 0714 	add.w	r7, r7, #20
    279a:	46bd      	mov	sp, r7
    279c:	bc80      	pop	{r7}
    279e:	4770      	bx	lr

000027a0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    27a0:	b580      	push	{r7, lr}
    27a2:	b084      	sub	sp, #16
    27a4:	af00      	add	r7, sp, #0
    27a6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    27a8:	687b      	ldr	r3, [r7, #4]
    27aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    27ae:	2b02      	cmp	r3, #2
    27b0:	d115      	bne.n	27de <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    27b2:	e00c      	b.n	27ce <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    27b4:	687b      	ldr	r3, [r7, #4]
    27b6:	681b      	ldr	r3, [r3, #0]
    27b8:	691b      	ldr	r3, [r3, #16]
    27ba:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    27c0:	2b00      	cmp	r3, #0
    27c2:	d004      	beq.n	27ce <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    27c4:	687b      	ldr	r3, [r7, #4]
    27c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    27c8:	68fa      	ldr	r2, [r7, #12]
    27ca:	4610      	mov	r0, r2
    27cc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    27ce:	687b      	ldr	r3, [r7, #4]
    27d0:	681b      	ldr	r3, [r3, #0]
    27d2:	689b      	ldr	r3, [r3, #8]
    27d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    27d8:	2b00      	cmp	r3, #0
    27da:	d0eb      	beq.n	27b4 <read_slave_rx_fifo+0x14>
    27dc:	e032      	b.n	2844 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    27de:	687b      	ldr	r3, [r7, #4]
    27e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    27e4:	2b01      	cmp	r3, #1
    27e6:	d125      	bne.n	2834 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    27e8:	e017      	b.n	281a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    27ea:	687b      	ldr	r3, [r7, #4]
    27ec:	681b      	ldr	r3, [r3, #0]
    27ee:	691b      	ldr	r3, [r3, #16]
    27f0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    27f2:	687b      	ldr	r3, [r7, #4]
    27f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    27f6:	687b      	ldr	r3, [r7, #4]
    27f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    27fa:	429a      	cmp	r2, r3
    27fc:	d207      	bcs.n	280e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    27fe:	687b      	ldr	r3, [r7, #4]
    2800:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2802:	687b      	ldr	r3, [r7, #4]
    2804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2806:	4413      	add	r3, r2
    2808:	68fa      	ldr	r2, [r7, #12]
    280a:	b2d2      	uxtb	r2, r2
    280c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    280e:	687b      	ldr	r3, [r7, #4]
    2810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2812:	f103 0201 	add.w	r2, r3, #1
    2816:	687b      	ldr	r3, [r7, #4]
    2818:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    281a:	687b      	ldr	r3, [r7, #4]
    281c:	681b      	ldr	r3, [r3, #0]
    281e:	689b      	ldr	r3, [r3, #8]
    2820:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2824:	2b00      	cmp	r3, #0
    2826:	d0e0      	beq.n	27ea <read_slave_rx_fifo+0x4a>
    2828:	e00c      	b.n	2844 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    282a:	687b      	ldr	r3, [r7, #4]
    282c:	681b      	ldr	r3, [r3, #0]
    282e:	691b      	ldr	r3, [r3, #16]
    2830:	60fb      	str	r3, [r7, #12]
    2832:	e000      	b.n	2836 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2834:	bf00      	nop
    2836:	687b      	ldr	r3, [r7, #4]
    2838:	681b      	ldr	r3, [r3, #0]
    283a:	689b      	ldr	r3, [r3, #8]
    283c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2840:	2b00      	cmp	r3, #0
    2842:	d0f2      	beq.n	282a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2844:	f107 0710 	add.w	r7, r7, #16
    2848:	46bd      	mov	sp, r7
    284a:	bd80      	pop	{r7, pc}

0000284c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    284c:	b580      	push	{r7, lr}
    284e:	b086      	sub	sp, #24
    2850:	af00      	add	r7, sp, #0
    2852:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2854:	687b      	ldr	r3, [r7, #4]
    2856:	681b      	ldr	r3, [r3, #0]
    2858:	f103 0320 	add.w	r3, r3, #32
    285c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    285e:	687a      	ldr	r2, [r7, #4]
    2860:	f240 63b0 	movw	r3, #1712	; 0x6b0
    2864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2868:	429a      	cmp	r2, r3
    286a:	d007      	beq.n	287c <mss_spi_isr+0x30>
    286c:	687a      	ldr	r2, [r7, #4]
    286e:	f240 632c 	movw	r3, #1580	; 0x62c
    2872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2876:	429a      	cmp	r2, r3
    2878:	d000      	beq.n	287c <mss_spi_isr+0x30>
    287a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    287c:	693b      	ldr	r3, [r7, #16]
    287e:	681b      	ldr	r3, [r3, #0]
    2880:	f003 0302 	and.w	r3, r3, #2
    2884:	2b00      	cmp	r3, #0
    2886:	d052      	beq.n	292e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2888:	687b      	ldr	r3, [r7, #4]
    288a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    288e:	2b02      	cmp	r3, #2
    2890:	d115      	bne.n	28be <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2892:	e00c      	b.n	28ae <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2894:	687b      	ldr	r3, [r7, #4]
    2896:	681b      	ldr	r3, [r3, #0]
    2898:	691b      	ldr	r3, [r3, #16]
    289a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    289c:	687b      	ldr	r3, [r7, #4]
    289e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    28a0:	2b00      	cmp	r3, #0
    28a2:	d004      	beq.n	28ae <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    28a4:	687b      	ldr	r3, [r7, #4]
    28a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    28a8:	68fa      	ldr	r2, [r7, #12]
    28aa:	4610      	mov	r0, r2
    28ac:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    28ae:	687b      	ldr	r3, [r7, #4]
    28b0:	681b      	ldr	r3, [r3, #0]
    28b2:	689b      	ldr	r3, [r3, #8]
    28b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    28b8:	2b00      	cmp	r3, #0
    28ba:	d0eb      	beq.n	2894 <mss_spi_isr+0x48>
    28bc:	e032      	b.n	2924 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    28be:	687b      	ldr	r3, [r7, #4]
    28c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    28c4:	2b01      	cmp	r3, #1
    28c6:	d125      	bne.n	2914 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    28c8:	e017      	b.n	28fa <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    28ca:	687b      	ldr	r3, [r7, #4]
    28cc:	681b      	ldr	r3, [r3, #0]
    28ce:	691b      	ldr	r3, [r3, #16]
    28d0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    28d2:	687b      	ldr	r3, [r7, #4]
    28d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    28d6:	687b      	ldr	r3, [r7, #4]
    28d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    28da:	429a      	cmp	r2, r3
    28dc:	d207      	bcs.n	28ee <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    28de:	687b      	ldr	r3, [r7, #4]
    28e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    28e2:	687b      	ldr	r3, [r7, #4]
    28e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    28e6:	4413      	add	r3, r2
    28e8:	68fa      	ldr	r2, [r7, #12]
    28ea:	b2d2      	uxtb	r2, r2
    28ec:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    28ee:	687b      	ldr	r3, [r7, #4]
    28f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    28f2:	f103 0201 	add.w	r2, r3, #1
    28f6:	687b      	ldr	r3, [r7, #4]
    28f8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    28fa:	687b      	ldr	r3, [r7, #4]
    28fc:	681b      	ldr	r3, [r3, #0]
    28fe:	689b      	ldr	r3, [r3, #8]
    2900:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2904:	2b00      	cmp	r3, #0
    2906:	d0e0      	beq.n	28ca <mss_spi_isr+0x7e>
    2908:	e00c      	b.n	2924 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    290a:	687b      	ldr	r3, [r7, #4]
    290c:	681b      	ldr	r3, [r3, #0]
    290e:	691b      	ldr	r3, [r3, #16]
    2910:	60fb      	str	r3, [r7, #12]
    2912:	e000      	b.n	2916 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2914:	bf00      	nop
    2916:	687b      	ldr	r3, [r7, #4]
    2918:	681b      	ldr	r3, [r3, #0]
    291a:	689b      	ldr	r3, [r3, #8]
    291c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2920:	2b00      	cmp	r3, #0
    2922:	d0f2      	beq.n	290a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2924:	687b      	ldr	r3, [r7, #4]
    2926:	681b      	ldr	r3, [r3, #0]
    2928:	f04f 0202 	mov.w	r2, #2
    292c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    292e:	693b      	ldr	r3, [r7, #16]
    2930:	681b      	ldr	r3, [r3, #0]
    2932:	f003 0301 	and.w	r3, r3, #1
    2936:	b2db      	uxtb	r3, r3
    2938:	2b00      	cmp	r3, #0
    293a:	d012      	beq.n	2962 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    293c:	687b      	ldr	r3, [r7, #4]
    293e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2942:	2b02      	cmp	r3, #2
    2944:	d105      	bne.n	2952 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2946:	687b      	ldr	r3, [r7, #4]
    2948:	681b      	ldr	r3, [r3, #0]
    294a:	687a      	ldr	r2, [r7, #4]
    294c:	6f92      	ldr	r2, [r2, #120]	; 0x78
    294e:	615a      	str	r2, [r3, #20]
    2950:	e002      	b.n	2958 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2952:	6878      	ldr	r0, [r7, #4]
    2954:	f7ff feb4 	bl	26c0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2958:	687b      	ldr	r3, [r7, #4]
    295a:	681b      	ldr	r3, [r3, #0]
    295c:	f04f 0201 	mov.w	r2, #1
    2960:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2962:	693b      	ldr	r3, [r7, #16]
    2964:	681b      	ldr	r3, [r3, #0]
    2966:	f003 0310 	and.w	r3, r3, #16
    296a:	2b00      	cmp	r3, #0
    296c:	d023      	beq.n	29b6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    296e:	6878      	ldr	r0, [r7, #4]
    2970:	f7ff ff16 	bl	27a0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2974:	687b      	ldr	r3, [r7, #4]
    2976:	6a1b      	ldr	r3, [r3, #32]
    2978:	2b00      	cmp	r3, #0
    297a:	d00b      	beq.n	2994 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    297c:	687b      	ldr	r3, [r7, #4]
    297e:	6a1b      	ldr	r3, [r3, #32]
    2980:	687a      	ldr	r2, [r7, #4]
    2982:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2984:	687a      	ldr	r2, [r7, #4]
    2986:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2988:	4608      	mov	r0, r1
    298a:	4611      	mov	r1, r2
    298c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    298e:	6878      	ldr	r0, [r7, #4]
    2990:	f7ff fe96 	bl	26c0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2994:	687b      	ldr	r3, [r7, #4]
    2996:	f04f 0201 	mov.w	r2, #1
    299a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    299c:	687b      	ldr	r3, [r7, #4]
    299e:	681b      	ldr	r3, [r3, #0]
    29a0:	687a      	ldr	r2, [r7, #4]
    29a2:	6812      	ldr	r2, [r2, #0]
    29a4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    29a6:	f022 0210 	bic.w	r2, r2, #16
    29aa:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    29ac:	687b      	ldr	r3, [r7, #4]
    29ae:	681b      	ldr	r3, [r3, #0]
    29b0:	f04f 0210 	mov.w	r2, #16
    29b4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    29b6:	693b      	ldr	r3, [r7, #16]
    29b8:	681b      	ldr	r3, [r3, #0]
    29ba:	f003 0304 	and.w	r3, r3, #4
    29be:	2b00      	cmp	r3, #0
    29c0:	d00f      	beq.n	29e2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    29c2:	687b      	ldr	r3, [r7, #4]
    29c4:	681b      	ldr	r3, [r3, #0]
    29c6:	687a      	ldr	r2, [r7, #4]
    29c8:	6812      	ldr	r2, [r2, #0]
    29ca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    29cc:	f042 0204 	orr.w	r2, r2, #4
    29d0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    29d2:	6878      	ldr	r0, [r7, #4]
    29d4:	f7ff fb54 	bl	2080 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    29d8:	687b      	ldr	r3, [r7, #4]
    29da:	681b      	ldr	r3, [r3, #0]
    29dc:	f04f 0204 	mov.w	r2, #4
    29e0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    29e2:	693b      	ldr	r3, [r7, #16]
    29e4:	681b      	ldr	r3, [r3, #0]
    29e6:	f003 0308 	and.w	r3, r3, #8
    29ea:	2b00      	cmp	r3, #0
    29ec:	d031      	beq.n	2a52 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    29ee:	687b      	ldr	r3, [r7, #4]
    29f0:	681b      	ldr	r3, [r3, #0]
    29f2:	687a      	ldr	r2, [r7, #4]
    29f4:	6812      	ldr	r2, [r2, #0]
    29f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    29f8:	f042 0208 	orr.w	r2, r2, #8
    29fc:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    29fe:	687b      	ldr	r3, [r7, #4]
    2a00:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a04:	2b02      	cmp	r3, #2
    2a06:	d113      	bne.n	2a30 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2a08:	687b      	ldr	r3, [r7, #4]
    2a0a:	681a      	ldr	r2, [r3, #0]
    2a0c:	687b      	ldr	r3, [r7, #4]
    2a0e:	681b      	ldr	r3, [r3, #0]
    2a10:	6819      	ldr	r1, [r3, #0]
    2a12:	f240 03ff 	movw	r3, #255	; 0xff
    2a16:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2a1a:	ea01 0303 	and.w	r3, r1, r3
    2a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2a22:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2a24:	687b      	ldr	r3, [r7, #4]
    2a26:	681b      	ldr	r3, [r3, #0]
    2a28:	687a      	ldr	r2, [r7, #4]
    2a2a:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2a2c:	615a      	str	r2, [r3, #20]
    2a2e:	e00b      	b.n	2a48 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    2a30:	687b      	ldr	r3, [r7, #4]
    2a32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2a36:	2b01      	cmp	r3, #1
    2a38:	d106      	bne.n	2a48 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    2a3a:	687b      	ldr	r3, [r7, #4]
    2a3c:	f04f 0200 	mov.w	r2, #0
    2a40:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    2a42:	6878      	ldr	r0, [r7, #4]
    2a44:	f7ff fe3c 	bl	26c0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    2a48:	687b      	ldr	r3, [r7, #4]
    2a4a:	681b      	ldr	r3, [r3, #0]
    2a4c:	f04f 0208 	mov.w	r2, #8
    2a50:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    2a52:	693b      	ldr	r3, [r7, #16]
    2a54:	681b      	ldr	r3, [r3, #0]
    2a56:	f003 0320 	and.w	r3, r3, #32
    2a5a:	2b00      	cmp	r3, #0
    2a5c:	d049      	beq.n	2af2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    2a5e:	6878      	ldr	r0, [r7, #4]
    2a60:	f7ff fe9e 	bl	27a0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    2a64:	687b      	ldr	r3, [r7, #4]
    2a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2a68:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    2a6a:	687b      	ldr	r3, [r7, #4]
    2a6c:	6a1b      	ldr	r3, [r3, #32]
    2a6e:	2b00      	cmp	r3, #0
    2a70:	d01c      	beq.n	2aac <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    2a72:	687b      	ldr	r3, [r7, #4]
    2a74:	f04f 0200 	mov.w	r2, #0
    2a78:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	f04f 0200 	mov.w	r2, #0
    2a80:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    2a82:	687b      	ldr	r3, [r7, #4]
    2a84:	f04f 0200 	mov.w	r2, #0
    2a88:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    2a8a:	687b      	ldr	r3, [r7, #4]
    2a8c:	f04f 0200 	mov.w	r2, #0
    2a90:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2a92:	687b      	ldr	r3, [r7, #4]
    2a94:	681b      	ldr	r3, [r3, #0]
    2a96:	f04f 0210 	mov.w	r2, #16
    2a9a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    2a9c:	687b      	ldr	r3, [r7, #4]
    2a9e:	681b      	ldr	r3, [r3, #0]
    2aa0:	687a      	ldr	r2, [r7, #4]
    2aa2:	6812      	ldr	r2, [r2, #0]
    2aa4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2aa6:	f042 0210 	orr.w	r2, r2, #16
    2aaa:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    2aac:	687b      	ldr	r3, [r7, #4]
    2aae:	f04f 0200 	mov.w	r2, #0
    2ab2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2ab4:	687b      	ldr	r3, [r7, #4]
    2ab6:	681b      	ldr	r3, [r3, #0]
    2ab8:	687a      	ldr	r2, [r7, #4]
    2aba:	6812      	ldr	r2, [r2, #0]
    2abc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2abe:	f042 020c 	orr.w	r2, r2, #12
    2ac2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    2ac4:	6878      	ldr	r0, [r7, #4]
    2ac6:	f7ff fdfb 	bl	26c0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    2aca:	687b      	ldr	r3, [r7, #4]
    2acc:	f04f 0200 	mov.w	r2, #0
    2ad0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    2ad2:	687b      	ldr	r3, [r7, #4]
    2ad4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2ad6:	2b00      	cmp	r3, #0
    2ad8:	d006      	beq.n	2ae8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    2ada:	687b      	ldr	r3, [r7, #4]
    2adc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    2ade:	687a      	ldr	r2, [r7, #4]
    2ae0:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2ae2:	4610      	mov	r0, r2
    2ae4:	6979      	ldr	r1, [r7, #20]
    2ae6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    2ae8:	687b      	ldr	r3, [r7, #4]
    2aea:	681b      	ldr	r3, [r3, #0]
    2aec:	f04f 0220 	mov.w	r2, #32
    2af0:	60da      	str	r2, [r3, #12]
    }
}
    2af2:	f107 0718 	add.w	r7, r7, #24
    2af6:	46bd      	mov	sp, r7
    2af8:	bd80      	pop	{r7, pc}
    2afa:	bf00      	nop

00002afc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    2afc:	4668      	mov	r0, sp
    2afe:	f020 0107 	bic.w	r1, r0, #7
    2b02:	468d      	mov	sp, r1
    2b04:	b589      	push	{r0, r3, r7, lr}
    2b06:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    2b08:	f240 60b0 	movw	r0, #1712	; 0x6b0
    2b0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b10:	f7ff fe9c 	bl	284c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    2b14:	f04f 000c 	mov.w	r0, #12
    2b18:	f7ff f9fa 	bl	1f10 <NVIC_ClearPendingIRQ>
}
    2b1c:	46bd      	mov	sp, r7
    2b1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b22:	4685      	mov	sp, r0
    2b24:	4770      	bx	lr
    2b26:	bf00      	nop

00002b28 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    2b28:	4668      	mov	r0, sp
    2b2a:	f020 0107 	bic.w	r1, r0, #7
    2b2e:	468d      	mov	sp, r1
    2b30:	b589      	push	{r0, r3, r7, lr}
    2b32:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    2b34:	f240 602c 	movw	r0, #1580	; 0x62c
    2b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2b3c:	f7ff fe86 	bl	284c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    2b40:	f04f 000d 	mov.w	r0, #13
    2b44:	f7ff f9e4 	bl	1f10 <NVIC_ClearPendingIRQ>
}
    2b48:	46bd      	mov	sp, r7
    2b4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b4e:	4685      	mov	sp, r0
    2b50:	4770      	bx	lr
    2b52:	bf00      	nop

00002b54 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2b54:	b480      	push	{r7}
    2b56:	b083      	sub	sp, #12
    2b58:	af00      	add	r7, sp, #0
    2b5a:	4603      	mov	r3, r0
    2b5c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2b5e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b62:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2b6a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2b6e:	88f9      	ldrh	r1, [r7, #6]
    2b70:	f001 011f 	and.w	r1, r1, #31
    2b74:	f04f 0001 	mov.w	r0, #1
    2b78:	fa00 f101 	lsl.w	r1, r0, r1
    2b7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2b80:	f107 070c 	add.w	r7, r7, #12
    2b84:	46bd      	mov	sp, r7
    2b86:	bc80      	pop	{r7}
    2b88:	4770      	bx	lr
    2b8a:	bf00      	nop

00002b8c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2b8c:	b480      	push	{r7}
    2b8e:	b083      	sub	sp, #12
    2b90:	af00      	add	r7, sp, #0
    2b92:	4603      	mov	r3, r0
    2b94:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2b96:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b9a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ba2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2ba6:	88f9      	ldrh	r1, [r7, #6]
    2ba8:	f001 011f 	and.w	r1, r1, #31
    2bac:	f04f 0001 	mov.w	r0, #1
    2bb0:	fa00 f101 	lsl.w	r1, r0, r1
    2bb4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2bbc:	f107 070c 	add.w	r7, r7, #12
    2bc0:	46bd      	mov	sp, r7
    2bc2:	bc80      	pop	{r7}
    2bc4:	4770      	bx	lr
    2bc6:	bf00      	nop

00002bc8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2bc8:	b480      	push	{r7}
    2bca:	b085      	sub	sp, #20
    2bcc:	af00      	add	r7, sp, #0
    2bce:	4603      	mov	r3, r0
    2bd0:	6039      	str	r1, [r7, #0]
    2bd2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2bd4:	79fb      	ldrb	r3, [r7, #7]
    2bd6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2bd8:	68fb      	ldr	r3, [r7, #12]
    2bda:	2b1f      	cmp	r3, #31
    2bdc:	d900      	bls.n	2be0 <MSS_GPIO_config+0x18>
    2bde:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2be0:	68fb      	ldr	r3, [r7, #12]
    2be2:	2b1f      	cmp	r3, #31
    2be4:	d808      	bhi.n	2bf8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2be6:	68fa      	ldr	r2, [r7, #12]
    2be8:	f245 539c 	movw	r3, #21916	; 0x559c
    2bec:	f2c0 0300 	movt	r3, #0
    2bf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2bf4:	683a      	ldr	r2, [r7, #0]
    2bf6:	601a      	str	r2, [r3, #0]
    }
}
    2bf8:	f107 0714 	add.w	r7, r7, #20
    2bfc:	46bd      	mov	sp, r7
    2bfe:	bc80      	pop	{r7}
    2c00:	4770      	bx	lr
    2c02:	bf00      	nop

00002c04 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2c04:	b480      	push	{r7}
    2c06:	b085      	sub	sp, #20
    2c08:	af00      	add	r7, sp, #0
    2c0a:	4602      	mov	r2, r0
    2c0c:	460b      	mov	r3, r1
    2c0e:	71fa      	strb	r2, [r7, #7]
    2c10:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2c12:	79fb      	ldrb	r3, [r7, #7]
    2c14:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2c16:	68fb      	ldr	r3, [r7, #12]
    2c18:	2b1f      	cmp	r3, #31
    2c1a:	d900      	bls.n	2c1e <MSS_GPIO_set_output+0x1a>
    2c1c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2c1e:	68fb      	ldr	r3, [r7, #12]
    2c20:	2b1f      	cmp	r3, #31
    2c22:	d809      	bhi.n	2c38 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2c24:	f240 0300 	movw	r3, #0
    2c28:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2c2c:	68fa      	ldr	r2, [r7, #12]
    2c2e:	79b9      	ldrb	r1, [r7, #6]
    2c30:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2c38:	f107 0714 	add.w	r7, r7, #20
    2c3c:	46bd      	mov	sp, r7
    2c3e:	bc80      	pop	{r7}
    2c40:	4770      	bx	lr
    2c42:	bf00      	nop

00002c44 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2c44:	b580      	push	{r7, lr}
    2c46:	b084      	sub	sp, #16
    2c48:	af00      	add	r7, sp, #0
    2c4a:	4603      	mov	r3, r0
    2c4c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2c4e:	79fb      	ldrb	r3, [r7, #7]
    2c50:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2c52:	68fb      	ldr	r3, [r7, #12]
    2c54:	2b1f      	cmp	r3, #31
    2c56:	d900      	bls.n	2c5a <MSS_GPIO_enable_irq+0x16>
    2c58:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2c5a:	68fb      	ldr	r3, [r7, #12]
    2c5c:	2b1f      	cmp	r3, #31
    2c5e:	d81e      	bhi.n	2c9e <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2c60:	68fa      	ldr	r2, [r7, #12]
    2c62:	f245 539c 	movw	r3, #21916	; 0x559c
    2c66:	f2c0 0300 	movt	r3, #0
    2c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c6e:	681b      	ldr	r3, [r3, #0]
    2c70:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2c72:	68fa      	ldr	r2, [r7, #12]
    2c74:	f245 539c 	movw	r3, #21916	; 0x559c
    2c78:	f2c0 0300 	movt	r3, #0
    2c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c80:	68ba      	ldr	r2, [r7, #8]
    2c82:	f042 0208 	orr.w	r2, r2, #8
    2c86:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2c88:	68fa      	ldr	r2, [r7, #12]
    2c8a:	f245 631c 	movw	r3, #22044	; 0x561c
    2c8e:	f2c0 0300 	movt	r3, #0
    2c92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2c96:	b21b      	sxth	r3, r3
    2c98:	4618      	mov	r0, r3
    2c9a:	f7ff ff5b 	bl	2b54 <NVIC_EnableIRQ>
    }
}
    2c9e:	f107 0710 	add.w	r7, r7, #16
    2ca2:	46bd      	mov	sp, r7
    2ca4:	bd80      	pop	{r7, pc}
    2ca6:	bf00      	nop

00002ca8 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2ca8:	b580      	push	{r7, lr}
    2caa:	b084      	sub	sp, #16
    2cac:	af00      	add	r7, sp, #0
    2cae:	4603      	mov	r3, r0
    2cb0:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2cb2:	79fb      	ldrb	r3, [r7, #7]
    2cb4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2cb6:	68fb      	ldr	r3, [r7, #12]
    2cb8:	2b1f      	cmp	r3, #31
    2cba:	d900      	bls.n	2cbe <MSS_GPIO_clear_irq+0x16>
    2cbc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2cbe:	68fb      	ldr	r3, [r7, #12]
    2cc0:	2b1f      	cmp	r3, #31
    2cc2:	d815      	bhi.n	2cf0 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2cc4:	f243 0300 	movw	r3, #12288	; 0x3000
    2cc8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2ccc:	68fa      	ldr	r2, [r7, #12]
    2cce:	f04f 0101 	mov.w	r1, #1
    2cd2:	fa01 f202 	lsl.w	r2, r1, r2
    2cd6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2cda:	68fa      	ldr	r2, [r7, #12]
    2cdc:	f245 631c 	movw	r3, #22044	; 0x561c
    2ce0:	f2c0 0300 	movt	r3, #0
    2ce4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ce8:	b21b      	sxth	r3, r3
    2cea:	4618      	mov	r0, r3
    2cec:	f7ff ff4e 	bl	2b8c <NVIC_ClearPendingIRQ>
    }
}
    2cf0:	f107 0710 	add.w	r7, r7, #16
    2cf4:	46bd      	mov	sp, r7
    2cf6:	bd80      	pop	{r7, pc}

00002cf8 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
    2cf8:	b580      	push	{r7, lr}
    2cfa:	b090      	sub	sp, #64	; 0x40
    2cfc:	af00      	add	r7, sp, #0
    2cfe:	60f8      	str	r0, [r7, #12]
    2d00:	60b9      	str	r1, [r7, #8]
    2d02:	80fa      	strh	r2, [r7, #6]
    2d04:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2d06:	68fb      	ldr	r3, [r7, #12]
    2d08:	2b00      	cmp	r3, #0
    2d0a:	d123      	bne.n	2d54 <UART_init+0x5c>
    2d0c:	f245 635c 	movw	r3, #22108	; 0x565c
    2d10:	f2c0 0300 	movt	r3, #0
    2d14:	f107 0c14 	add.w	ip, r7, #20
    2d18:	469e      	mov	lr, r3
    2d1a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d1e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d22:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d26:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d2a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2d2e:	f8cc 0000 	str.w	r0, [ip]
    2d32:	f10c 0c04 	add.w	ip, ip, #4
    2d36:	f8ac 1000 	strh.w	r1, [ip]
    2d3a:	f10c 0c02 	add.w	ip, ip, #2
    2d3e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2d42:	f88c 3000 	strb.w	r3, [ip]
    2d46:	f107 0314 	add.w	r3, r7, #20
    2d4a:	4618      	mov	r0, r3
    2d4c:	f04f 0130 	mov.w	r1, #48	; 0x30
    2d50:	f000 fdb2 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    2d54:	797b      	ldrb	r3, [r7, #5]
    2d56:	2b07      	cmp	r3, #7
    2d58:	d923      	bls.n	2da2 <UART_init+0xaa>
    2d5a:	f245 635c 	movw	r3, #22108	; 0x565c
    2d5e:	f2c0 0300 	movt	r3, #0
    2d62:	f107 0c14 	add.w	ip, r7, #20
    2d66:	469e      	mov	lr, r3
    2d68:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d6c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d70:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2d74:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2d78:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2d7c:	f8cc 0000 	str.w	r0, [ip]
    2d80:	f10c 0c04 	add.w	ip, ip, #4
    2d84:	f8ac 1000 	strh.w	r1, [ip]
    2d88:	f10c 0c02 	add.w	ip, ip, #2
    2d8c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2d90:	f88c 3000 	strb.w	r3, [ip]
    2d94:	f107 0314 	add.w	r3, r7, #20
    2d98:	4618      	mov	r0, r3
    2d9a:	f04f 0131 	mov.w	r1, #49	; 0x31
    2d9e:	f000 fd8b 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    2da2:	88fa      	ldrh	r2, [r7, #6]
    2da4:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2da8:	429a      	cmp	r2, r3
    2daa:	d923      	bls.n	2df4 <UART_init+0xfc>
    2dac:	f245 635c 	movw	r3, #22108	; 0x565c
    2db0:	f2c0 0300 	movt	r3, #0
    2db4:	f107 0c14 	add.w	ip, r7, #20
    2db8:	469e      	mov	lr, r3
    2dba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2dbe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2dc2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2dc6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2dca:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2dce:	f8cc 0000 	str.w	r0, [ip]
    2dd2:	f10c 0c04 	add.w	ip, ip, #4
    2dd6:	f8ac 1000 	strh.w	r1, [ip]
    2dda:	f10c 0c02 	add.w	ip, ip, #2
    2dde:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2de2:	f88c 3000 	strb.w	r3, [ip]
    2de6:	f107 0314 	add.w	r3, r7, #20
    2dea:	4618      	mov	r0, r3
    2dec:	f04f 0132 	mov.w	r1, #50	; 0x32
    2df0:	f000 fd62 	bl	38b8 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    2df4:	68fb      	ldr	r3, [r7, #12]
    2df6:	2b00      	cmp	r3, #0
    2df8:	f000 80c7 	beq.w	2f8a <UART_init+0x292>
    2dfc:	797b      	ldrb	r3, [r7, #5]
    2dfe:	2b07      	cmp	r3, #7
    2e00:	f200 80c3 	bhi.w	2f8a <UART_init+0x292>
    2e04:	88fa      	ldrh	r2, [r7, #6]
    2e06:	f641 73ff 	movw	r3, #8191	; 0x1fff
    2e0a:	429a      	cmp	r2, r3
    2e0c:	f200 80bd 	bhi.w	2f8a <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2e10:	68bb      	ldr	r3, [r7, #8]
    2e12:	f103 0208 	add.w	r2, r3, #8
    2e16:	88fb      	ldrh	r3, [r7, #6]
    2e18:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    2e1c:	4610      	mov	r0, r2
    2e1e:	4619      	mov	r1, r3
    2e20:	f000 fd8e 	bl	3940 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2e24:	68bb      	ldr	r3, [r7, #8]
    2e26:	f103 020c 	add.w	r2, r3, #12
    2e2a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    2e2c:	88fb      	ldrh	r3, [r7, #6]
    2e2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    2e32:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2e36:	ea41 0303 	orr.w	r3, r1, r3
    2e3a:	4610      	mov	r0, r2
    2e3c:	4619      	mov	r1, r3
    2e3e:	f000 fd7f 	bl	3940 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    2e42:	68fb      	ldr	r3, [r7, #12]
    2e44:	68ba      	ldr	r2, [r7, #8]
    2e46:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    2e48:	68fb      	ldr	r3, [r7, #12]
    2e4a:	681b      	ldr	r3, [r3, #0]
    2e4c:	f103 0308 	add.w	r3, r3, #8
    2e50:	4618      	mov	r0, r3
    2e52:	f000 fd77 	bl	3944 <HW_get_8bit_reg>
    2e56:	4603      	mov	r3, r0
    2e58:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    2e5a:	68fb      	ldr	r3, [r7, #12]
    2e5c:	681b      	ldr	r3, [r3, #0]
    2e5e:	f103 030c 	add.w	r3, r3, #12
    2e62:	4618      	mov	r0, r3
    2e64:	f000 fd6e 	bl	3944 <HW_get_8bit_reg>
    2e68:	4603      	mov	r3, r0
    2e6a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    2e6e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2e72:	f023 0307 	bic.w	r3, r3, #7
    2e76:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    2e7a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    2e7e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2e82:	b29a      	uxth	r2, r3
    2e84:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    2e86:	ea42 0303 	orr.w	r3, r2, r3
    2e8a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    2e8c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2e90:	f003 0307 	and.w	r3, r3, #7
    2e94:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    2e98:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    2e9a:	88fb      	ldrh	r3, [r7, #6]
    2e9c:	429a      	cmp	r2, r3
    2e9e:	d023      	beq.n	2ee8 <UART_init+0x1f0>
    2ea0:	f245 635c 	movw	r3, #22108	; 0x565c
    2ea4:	f2c0 0300 	movt	r3, #0
    2ea8:	f107 0c14 	add.w	ip, r7, #20
    2eac:	469e      	mov	lr, r3
    2eae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2eb2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2eb6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2eba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2ebe:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2ec2:	f8cc 0000 	str.w	r0, [ip]
    2ec6:	f10c 0c04 	add.w	ip, ip, #4
    2eca:	f8ac 1000 	strh.w	r1, [ip]
    2ece:	f10c 0c02 	add.w	ip, ip, #2
    2ed2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2ed6:	f88c 3000 	strb.w	r3, [ip]
    2eda:	f107 0314 	add.w	r3, r7, #20
    2ede:	4618      	mov	r0, r3
    2ee0:	f04f 0154 	mov.w	r1, #84	; 0x54
    2ee4:	f000 fce8 	bl	38b8 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    2ee8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    2eec:	797b      	ldrb	r3, [r7, #5]
    2eee:	429a      	cmp	r2, r3
    2ef0:	d023      	beq.n	2f3a <UART_init+0x242>
    2ef2:	f245 635c 	movw	r3, #22108	; 0x565c
    2ef6:	f2c0 0300 	movt	r3, #0
    2efa:	f107 0c14 	add.w	ip, r7, #20
    2efe:	469e      	mov	lr, r3
    2f00:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f04:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f08:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2f0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2f10:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2f14:	f8cc 0000 	str.w	r0, [ip]
    2f18:	f10c 0c04 	add.w	ip, ip, #4
    2f1c:	f8ac 1000 	strh.w	r1, [ip]
    2f20:	f10c 0c02 	add.w	ip, ip, #2
    2f24:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2f28:	f88c 3000 	strb.w	r3, [ip]
    2f2c:	f107 0314 	add.w	r3, r7, #20
    2f30:	4618      	mov	r0, r3
    2f32:	f04f 0155 	mov.w	r1, #85	; 0x55
    2f36:	f000 fcbf 	bl	38b8 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2f3a:	68fb      	ldr	r3, [r7, #12]
    2f3c:	681b      	ldr	r3, [r3, #0]
    2f3e:	f103 0310 	add.w	r3, r3, #16
    2f42:	4618      	mov	r0, r3
    2f44:	f000 fcfe 	bl	3944 <HW_get_8bit_reg>
    2f48:	4603      	mov	r3, r0
    2f4a:	f003 0302 	and.w	r3, r3, #2
    2f4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2f52:	e012      	b.n	2f7a <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    2f54:	68fb      	ldr	r3, [r7, #12]
    2f56:	681b      	ldr	r3, [r3, #0]
    2f58:	f103 0304 	add.w	r3, r3, #4
    2f5c:	4618      	mov	r0, r3
    2f5e:	f000 fcf1 	bl	3944 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2f62:	68fb      	ldr	r3, [r7, #12]
    2f64:	681b      	ldr	r3, [r3, #0]
    2f66:	f103 0310 	add.w	r3, r3, #16
    2f6a:	4618      	mov	r0, r3
    2f6c:	f000 fcea 	bl	3944 <HW_get_8bit_reg>
    2f70:	4603      	mov	r3, r0
    2f72:	f003 0302 	and.w	r3, r3, #2
    2f76:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2f7a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    2f7e:	2b00      	cmp	r3, #0
    2f80:	d1e8      	bne.n	2f54 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2f82:	68fb      	ldr	r3, [r7, #12]
    2f84:	f04f 0200 	mov.w	r2, #0
    2f88:	711a      	strb	r2, [r3, #4]
    }
}
    2f8a:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2f8e:	46bd      	mov	sp, r7
    2f90:	bd80      	pop	{r7, pc}
    2f92:	bf00      	nop

00002f94 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2f94:	b580      	push	{r7, lr}
    2f96:	b090      	sub	sp, #64	; 0x40
    2f98:	af00      	add	r7, sp, #0
    2f9a:	60f8      	str	r0, [r7, #12]
    2f9c:	60b9      	str	r1, [r7, #8]
    2f9e:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    2fa0:	68fb      	ldr	r3, [r7, #12]
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d123      	bne.n	2fee <UART_send+0x5a>
    2fa6:	f245 635c 	movw	r3, #22108	; 0x565c
    2faa:	f2c0 0300 	movt	r3, #0
    2fae:	f107 0c10 	add.w	ip, r7, #16
    2fb2:	469e      	mov	lr, r3
    2fb4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2fb8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2fbc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2fc0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2fc4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2fc8:	f8cc 0000 	str.w	r0, [ip]
    2fcc:	f10c 0c04 	add.w	ip, ip, #4
    2fd0:	f8ac 1000 	strh.w	r1, [ip]
    2fd4:	f10c 0c02 	add.w	ip, ip, #2
    2fd8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2fdc:	f88c 3000 	strb.w	r3, [ip]
    2fe0:	f107 0310 	add.w	r3, r7, #16
    2fe4:	4618      	mov	r0, r3
    2fe6:	f04f 017c 	mov.w	r1, #124	; 0x7c
    2fea:	f000 fc65 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
    2fee:	68bb      	ldr	r3, [r7, #8]
    2ff0:	2b00      	cmp	r3, #0
    2ff2:	d123      	bne.n	303c <UART_send+0xa8>
    2ff4:	f245 635c 	movw	r3, #22108	; 0x565c
    2ff8:	f2c0 0300 	movt	r3, #0
    2ffc:	f107 0c10 	add.w	ip, r7, #16
    3000:	469e      	mov	lr, r3
    3002:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3006:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    300a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    300e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3012:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3016:	f8cc 0000 	str.w	r0, [ip]
    301a:	f10c 0c04 	add.w	ip, ip, #4
    301e:	f8ac 1000 	strh.w	r1, [ip]
    3022:	f10c 0c02 	add.w	ip, ip, #2
    3026:	ea4f 4311 	mov.w	r3, r1, lsr #16
    302a:	f88c 3000 	strb.w	r3, [ip]
    302e:	f107 0310 	add.w	r3, r7, #16
    3032:	4618      	mov	r0, r3
    3034:	f04f 017d 	mov.w	r1, #125	; 0x7d
    3038:	f000 fc3e 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
    303c:	687b      	ldr	r3, [r7, #4]
    303e:	2b00      	cmp	r3, #0
    3040:	d123      	bne.n	308a <UART_send+0xf6>
    3042:	f245 635c 	movw	r3, #22108	; 0x565c
    3046:	f2c0 0300 	movt	r3, #0
    304a:	f107 0c10 	add.w	ip, r7, #16
    304e:	469e      	mov	lr, r3
    3050:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3054:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3058:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    305c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3060:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3064:	f8cc 0000 	str.w	r0, [ip]
    3068:	f10c 0c04 	add.w	ip, ip, #4
    306c:	f8ac 1000 	strh.w	r1, [ip]
    3070:	f10c 0c02 	add.w	ip, ip, #2
    3074:	ea4f 4311 	mov.w	r3, r1, lsr #16
    3078:	f88c 3000 	strb.w	r3, [ip]
    307c:	f107 0310 	add.w	r3, r7, #16
    3080:	4618      	mov	r0, r3
    3082:	f04f 017e 	mov.w	r1, #126	; 0x7e
    3086:	f000 fc17 	bl	38b8 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    308a:	68fb      	ldr	r3, [r7, #12]
    308c:	2b00      	cmp	r3, #0
    308e:	d02b      	beq.n	30e8 <UART_send+0x154>
    3090:	68bb      	ldr	r3, [r7, #8]
    3092:	2b00      	cmp	r3, #0
    3094:	d028      	beq.n	30e8 <UART_send+0x154>
    3096:	687b      	ldr	r3, [r7, #4]
    3098:	2b00      	cmp	r3, #0
    309a:	d025      	beq.n	30e8 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    309c:	f04f 0300 	mov.w	r3, #0
    30a0:	63bb      	str	r3, [r7, #56]	; 0x38
    30a2:	e01d      	b.n	30e0 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    30a4:	68fb      	ldr	r3, [r7, #12]
    30a6:	681b      	ldr	r3, [r3, #0]
    30a8:	f103 0310 	add.w	r3, r3, #16
    30ac:	4618      	mov	r0, r3
    30ae:	f000 fc49 	bl	3944 <HW_get_8bit_reg>
    30b2:	4603      	mov	r3, r0
    30b4:	f003 0301 	and.w	r3, r3, #1
    30b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    30bc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    30c0:	2b00      	cmp	r3, #0
    30c2:	d0ef      	beq.n	30a4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    30c4:	68fb      	ldr	r3, [r7, #12]
    30c6:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
    30c8:	68b9      	ldr	r1, [r7, #8]
    30ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    30cc:	440b      	add	r3, r1
    30ce:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    30d0:	4610      	mov	r0, r2
    30d2:	4619      	mov	r1, r3
    30d4:	f000 fc34 	bl	3940 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    30d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    30da:	f103 0301 	add.w	r3, r3, #1
    30de:	63bb      	str	r3, [r7, #56]	; 0x38
    30e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
    30e2:	687b      	ldr	r3, [r7, #4]
    30e4:	429a      	cmp	r2, r3
    30e6:	d3dd      	bcc.n	30a4 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    30e8:	f107 0740 	add.w	r7, r7, #64	; 0x40
    30ec:	46bd      	mov	sp, r7
    30ee:	bd80      	pop	{r7, pc}

000030f0 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
    30f0:	b580      	push	{r7, lr}
    30f2:	b0a4      	sub	sp, #144	; 0x90
    30f4:	af00      	add	r7, sp, #0
    30f6:	60f8      	str	r0, [r7, #12]
    30f8:	60b9      	str	r1, [r7, #8]
    30fa:	4613      	mov	r3, r2
    30fc:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    30fe:	68fb      	ldr	r3, [r7, #12]
    3100:	2b00      	cmp	r3, #0
    3102:	d117      	bne.n	3134 <SPI_init+0x44>
    3104:	f245 6384 	movw	r3, #22148	; 0x5684
    3108:	f2c0 0300 	movt	r3, #0
    310c:	f107 0c70 	add.w	ip, r7, #112	; 0x70
    3110:	469e      	mov	lr, r3
    3112:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3116:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    311a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    311e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3122:	f8ac 3000 	strh.w	r3, [ip]
    3126:	f107 0370 	add.w	r3, r7, #112	; 0x70
    312a:	4618      	mov	r0, r3
    312c:	f04f 0143 	mov.w	r1, #67	; 0x43
    3130:	f000 fbc2 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
    3134:	68bb      	ldr	r3, [r7, #8]
    3136:	2b00      	cmp	r3, #0
    3138:	d117      	bne.n	316a <SPI_init+0x7a>
    313a:	f245 6384 	movw	r3, #22148	; 0x5684
    313e:	f2c0 0300 	movt	r3, #0
    3142:	f107 0c50 	add.w	ip, r7, #80	; 0x50
    3146:	469e      	mov	lr, r3
    3148:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    314c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3150:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3154:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3158:	f8ac 3000 	strh.w	r3, [ip]
    315c:	f107 0350 	add.w	r3, r7, #80	; 0x50
    3160:	4618      	mov	r0, r3
    3162:	f04f 0144 	mov.w	r1, #68	; 0x44
    3166:	f000 fba7 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
    316a:	88fb      	ldrh	r3, [r7, #6]
    316c:	2b20      	cmp	r3, #32
    316e:	d917      	bls.n	31a0 <SPI_init+0xb0>
    3170:	f245 6384 	movw	r3, #22148	; 0x5684
    3174:	f2c0 0300 	movt	r3, #0
    3178:	f107 0c30 	add.w	ip, r7, #48	; 0x30
    317c:	469e      	mov	lr, r3
    317e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3182:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3186:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    318a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    318e:	f8ac 3000 	strh.w	r3, [ip]
    3192:	f107 0330 	add.w	r3, r7, #48	; 0x30
    3196:	4618      	mov	r0, r3
    3198:	f04f 0145 	mov.w	r1, #69	; 0x45
    319c:	f000 fb8c 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
    31a0:	88fb      	ldrh	r3, [r7, #6]
    31a2:	2b00      	cmp	r3, #0
    31a4:	d117      	bne.n	31d6 <SPI_init+0xe6>
    31a6:	f245 6384 	movw	r3, #22148	; 0x5684
    31aa:	f2c0 0300 	movt	r3, #0
    31ae:	f107 0c10 	add.w	ip, r7, #16
    31b2:	469e      	mov	lr, r3
    31b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    31b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    31bc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    31c0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    31c4:	f8ac 3000 	strh.w	r3, [ip]
    31c8:	f107 0310 	add.w	r3, r7, #16
    31cc:	4618      	mov	r0, r3
    31ce:	f04f 0146 	mov.w	r1, #70	; 0x46
    31d2:	f000 fb71 	bl	38b8 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	2b00      	cmp	r3, #0
    31da:	d052      	beq.n	3282 <SPI_init+0x192>
    31dc:	68bb      	ldr	r3, [r7, #8]
    31de:	2b00      	cmp	r3, #0
    31e0:	d04f      	beq.n	3282 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
    31e2:	68f8      	ldr	r0, [r7, #12]
    31e4:	f04f 0100 	mov.w	r1, #0
    31e8:	f04f 0248 	mov.w	r2, #72	; 0x48
    31ec:	f000 fbe8 	bl	39c0 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
    31f0:	68fb      	ldr	r3, [r7, #12]
    31f2:	68ba      	ldr	r2, [r7, #8]
    31f4:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    31f6:	88fb      	ldrh	r3, [r7, #6]
    31f8:	2b20      	cmp	r3, #32
    31fa:	d807      	bhi.n	320c <SPI_init+0x11c>
    31fc:	88fb      	ldrh	r3, [r7, #6]
    31fe:	2b00      	cmp	r3, #0
    3200:	d004      	beq.n	320c <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
    3202:	68fb      	ldr	r3, [r7, #12]
    3204:	88fa      	ldrh	r2, [r7, #6]
    3206:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
    320a:	e004      	b.n	3216 <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
    320c:	68fb      	ldr	r3, [r7, #12]
    320e:	f04f 0201 	mov.w	r2, #1
    3212:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    3216:	68fb      	ldr	r3, [r7, #12]
    3218:	681b      	ldr	r3, [r3, #0]
    321a:	4618      	mov	r0, r3
    321c:	f04f 0100 	mov.w	r1, #0
    3220:	f04f 0201 	mov.w	r2, #1
    3224:	f04f 0300 	mov.w	r3, #0
    3228:	f000 fb8e 	bl	3948 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
    322c:	68fb      	ldr	r3, [r7, #12]
    322e:	681b      	ldr	r3, [r3, #0]
    3230:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3234:	4618      	mov	r0, r3
    3236:	f04f 0100 	mov.w	r1, #0
    323a:	f000 fb81 	bl	3940 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    323e:	68fb      	ldr	r3, [r7, #12]
    3240:	681b      	ldr	r3, [r3, #0]
    3242:	f103 031c 	add.w	r3, r3, #28
    3246:	4618      	mov	r0, r3
    3248:	f04f 0103 	mov.w	r1, #3
    324c:	f000 fb78 	bl	3940 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3250:	68fb      	ldr	r3, [r7, #12]
    3252:	681b      	ldr	r3, [r3, #0]
    3254:	f103 0304 	add.w	r3, r3, #4
    3258:	4618      	mov	r0, r3
    325a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    325e:	f000 fb6f 	bl	3940 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3262:	68fb      	ldr	r3, [r7, #12]
    3264:	681b      	ldr	r3, [r3, #0]
    3266:	f103 0318 	add.w	r3, r3, #24
    326a:	4618      	mov	r0, r3
    326c:	f04f 0100 	mov.w	r1, #0
    3270:	f000 fb66 	bl	3940 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
    3274:	68fb      	ldr	r3, [r7, #12]
    3276:	681b      	ldr	r3, [r3, #0]
    3278:	4618      	mov	r0, r3
    327a:	f04f 0103 	mov.w	r1, #3
    327e:	f000 fb5f 	bl	3940 <HW_set_8bit_reg>
    }
}
    3282:	f107 0790 	add.w	r7, r7, #144	; 0x90
    3286:	46bd      	mov	sp, r7
    3288:	bd80      	pop	{r7, pc}
    328a:	bf00      	nop

0000328c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
    328c:	b580      	push	{r7, lr}
    328e:	b08a      	sub	sp, #40	; 0x28
    3290:	af00      	add	r7, sp, #0
    3292:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3294:	687b      	ldr	r3, [r7, #4]
    3296:	2b00      	cmp	r3, #0
    3298:	d117      	bne.n	32ca <SPI_configure_master_mode+0x3e>
    329a:	f245 6384 	movw	r3, #22148	; 0x5684
    329e:	f2c0 0300 	movt	r3, #0
    32a2:	f107 0c08 	add.w	ip, r7, #8
    32a6:	469e      	mov	lr, r3
    32a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    32ac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    32b0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    32b4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    32b8:	f8ac 3000 	strh.w	r3, [ip]
    32bc:	f107 0308 	add.w	r3, r7, #8
    32c0:	4618      	mov	r0, r3
    32c2:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    32c6:	f000 faf7 	bl	38b8 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
    32ca:	687b      	ldr	r3, [r7, #4]
    32cc:	2b00      	cmp	r3, #0
    32ce:	d031      	beq.n	3334 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
    32d0:	687b      	ldr	r3, [r7, #4]
    32d2:	681b      	ldr	r3, [r3, #0]
    32d4:	4618      	mov	r0, r3
    32d6:	f04f 0100 	mov.w	r1, #0
    32da:	f04f 0201 	mov.w	r2, #1
    32de:	f04f 0300 	mov.w	r3, #0
    32e2:	f000 fb31 	bl	3948 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
    32e6:	687b      	ldr	r3, [r7, #4]
    32e8:	f04f 0200 	mov.w	r2, #0
    32ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    32f0:	687b      	ldr	r3, [r7, #4]
    32f2:	681b      	ldr	r3, [r3, #0]
    32f4:	f103 031c 	add.w	r3, r3, #28
    32f8:	4618      	mov	r0, r3
    32fa:	f04f 0103 	mov.w	r1, #3
    32fe:	f000 fb1f 	bl	3940 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3302:	687b      	ldr	r3, [r7, #4]
    3304:	681b      	ldr	r3, [r3, #0]
    3306:	f103 0304 	add.w	r3, r3, #4
    330a:	4618      	mov	r0, r3
    330c:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3310:	f000 fb16 	bl	3940 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
    3314:	687b      	ldr	r3, [r7, #4]
    3316:	681b      	ldr	r3, [r3, #0]
    3318:	f103 0318 	add.w	r3, r3, #24
    331c:	4618      	mov	r0, r3
    331e:	f04f 0100 	mov.w	r1, #0
    3322:	f000 fb0d 	bl	3940 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
    3326:	687b      	ldr	r3, [r7, #4]
    3328:	681b      	ldr	r3, [r3, #0]
    332a:	4618      	mov	r0, r3
    332c:	f04f 0103 	mov.w	r1, #3
    3330:	f000 fb06 	bl	3940 <HW_set_8bit_reg>
    }
}
    3334:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3338:	46bd      	mov	sp, r7
    333a:	bd80      	pop	{r7, pc}

0000333c <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    333c:	b580      	push	{r7, lr}
    333e:	b092      	sub	sp, #72	; 0x48
    3340:	af00      	add	r7, sp, #0
    3342:	6078      	str	r0, [r7, #4]
    3344:	460b      	mov	r3, r1
    3346:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    3348:	f04f 0300 	mov.w	r3, #0
    334c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3350:	687b      	ldr	r3, [r7, #4]
    3352:	2b00      	cmp	r3, #0
    3354:	d117      	bne.n	3386 <SPI_set_slave_select+0x4a>
    3356:	f245 6384 	movw	r3, #22148	; 0x5684
    335a:	f2c0 0300 	movt	r3, #0
    335e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    3362:	469e      	mov	lr, r3
    3364:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3368:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    336c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3370:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3374:	f8ac 3000 	strh.w	r3, [ip]
    3378:	f107 0328 	add.w	r3, r7, #40	; 0x28
    337c:	4618      	mov	r0, r3
    337e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    3382:	f000 fa99 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    3386:	78fb      	ldrb	r3, [r7, #3]
    3388:	2b07      	cmp	r3, #7
    338a:	d917      	bls.n	33bc <SPI_set_slave_select+0x80>
    338c:	f245 6384 	movw	r3, #22148	; 0x5684
    3390:	f2c0 0300 	movt	r3, #0
    3394:	f107 0c08 	add.w	ip, r7, #8
    3398:	469e      	mov	lr, r3
    339a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    339e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    33a2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    33a6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    33aa:	f8ac 3000 	strh.w	r3, [ip]
    33ae:	f107 0308 	add.w	r3, r7, #8
    33b2:	4618      	mov	r0, r3
    33b4:	f04f 01c9 	mov.w	r1, #201	; 0xc9
    33b8:	f000 fa7e 	bl	38b8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    33bc:	687b      	ldr	r3, [r7, #4]
    33be:	2b00      	cmp	r3, #0
    33c0:	d03c      	beq.n	343c <SPI_set_slave_select+0x100>
    33c2:	78fb      	ldrb	r3, [r7, #3]
    33c4:	2b07      	cmp	r3, #7
    33c6:	d839      	bhi.n	343c <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    33c8:	687b      	ldr	r3, [r7, #4]
    33ca:	681b      	ldr	r3, [r3, #0]
    33cc:	4618      	mov	r0, r3
    33ce:	f04f 0101 	mov.w	r1, #1
    33d2:	f04f 0202 	mov.w	r2, #2
    33d6:	f000 fac5 	bl	3964 <HW_get_8bit_reg_field>
    33da:	4603      	mov	r3, r0
    33dc:	2b00      	cmp	r3, #0
    33de:	d02d      	beq.n	343c <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    33e0:	687b      	ldr	r3, [r7, #4]
    33e2:	681b      	ldr	r3, [r3, #0]
    33e4:	f103 0320 	add.w	r3, r3, #32
    33e8:	4618      	mov	r0, r3
    33ea:	f04f 0104 	mov.w	r1, #4
    33ee:	f04f 0210 	mov.w	r2, #16
    33f2:	f000 fab7 	bl	3964 <HW_get_8bit_reg_field>
    33f6:	4603      	mov	r3, r0
    33f8:	2b01      	cmp	r3, #1
    33fa:	d102      	bne.n	3402 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    33fc:	6878      	ldr	r0, [r7, #4]
    33fe:	f000 f909 	bl	3614 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    3402:	687b      	ldr	r3, [r7, #4]
    3404:	681b      	ldr	r3, [r3, #0]
    3406:	f103 0324 	add.w	r3, r3, #36	; 0x24
    340a:	4618      	mov	r0, r3
    340c:	f000 fa9a 	bl	3944 <HW_get_8bit_reg>
    3410:	4603      	mov	r3, r0
    3412:	461a      	mov	r2, r3
    3414:	78fb      	ldrb	r3, [r7, #3]
    3416:	f04f 0101 	mov.w	r1, #1
    341a:	fa01 f303 	lsl.w	r3, r1, r3
    341e:	b2db      	uxtb	r3, r3
    3420:	ea42 0303 	orr.w	r3, r2, r3
    3424:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    3428:	687b      	ldr	r3, [r7, #4]
    342a:	681b      	ldr	r3, [r3, #0]
    342c:	f103 0224 	add.w	r2, r3, #36	; 0x24
    3430:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3434:	4610      	mov	r0, r2
    3436:	4619      	mov	r1, r3
    3438:	f000 fa82 	bl	3940 <HW_set_8bit_reg>
        }
    }
}
    343c:	f107 0748 	add.w	r7, r7, #72	; 0x48
    3440:	46bd      	mov	sp, r7
    3442:	bd80      	pop	{r7, pc}

00003444 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    3444:	b580      	push	{r7, lr}
    3446:	b092      	sub	sp, #72	; 0x48
    3448:	af00      	add	r7, sp, #0
    344a:	6078      	str	r0, [r7, #4]
    344c:	460b      	mov	r3, r1
    344e:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    3450:	f04f 0300 	mov.w	r3, #0
    3454:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3458:	687b      	ldr	r3, [r7, #4]
    345a:	2b00      	cmp	r3, #0
    345c:	d117      	bne.n	348e <SPI_clear_slave_select+0x4a>
    345e:	f245 6384 	movw	r3, #22148	; 0x5684
    3462:	f2c0 0300 	movt	r3, #0
    3466:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    346a:	469e      	mov	lr, r3
    346c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3470:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3474:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3478:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    347c:	f8ac 3000 	strh.w	r3, [ip]
    3480:	f107 0328 	add.w	r3, r7, #40	; 0x28
    3484:	4618      	mov	r0, r3
    3486:	f04f 01e8 	mov.w	r1, #232	; 0xe8
    348a:	f000 fa15 	bl	38b8 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    348e:	78fb      	ldrb	r3, [r7, #3]
    3490:	2b07      	cmp	r3, #7
    3492:	d917      	bls.n	34c4 <SPI_clear_slave_select+0x80>
    3494:	f245 6384 	movw	r3, #22148	; 0x5684
    3498:	f2c0 0300 	movt	r3, #0
    349c:	f107 0c08 	add.w	ip, r7, #8
    34a0:	469e      	mov	lr, r3
    34a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    34a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    34aa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    34ae:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    34b2:	f8ac 3000 	strh.w	r3, [ip]
    34b6:	f107 0308 	add.w	r3, r7, #8
    34ba:	4618      	mov	r0, r3
    34bc:	f04f 01e9 	mov.w	r1, #233	; 0xe9
    34c0:	f000 f9fa 	bl	38b8 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    34c4:	687b      	ldr	r3, [r7, #4]
    34c6:	2b00      	cmp	r3, #0
    34c8:	d03f      	beq.n	354a <SPI_clear_slave_select+0x106>
    34ca:	78fb      	ldrb	r3, [r7, #3]
    34cc:	2b07      	cmp	r3, #7
    34ce:	d83c      	bhi.n	354a <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    34d0:	687b      	ldr	r3, [r7, #4]
    34d2:	681b      	ldr	r3, [r3, #0]
    34d4:	4618      	mov	r0, r3
    34d6:	f04f 0101 	mov.w	r1, #1
    34da:	f04f 0202 	mov.w	r2, #2
    34de:	f000 fa41 	bl	3964 <HW_get_8bit_reg_field>
    34e2:	4603      	mov	r3, r0
    34e4:	2b00      	cmp	r3, #0
    34e6:	d030      	beq.n	354a <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    34e8:	687b      	ldr	r3, [r7, #4]
    34ea:	681b      	ldr	r3, [r3, #0]
    34ec:	f103 0320 	add.w	r3, r3, #32
    34f0:	4618      	mov	r0, r3
    34f2:	f04f 0104 	mov.w	r1, #4
    34f6:	f04f 0210 	mov.w	r2, #16
    34fa:	f000 fa33 	bl	3964 <HW_get_8bit_reg_field>
    34fe:	4603      	mov	r3, r0
    3500:	2b01      	cmp	r3, #1
    3502:	d102      	bne.n	350a <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
    3504:	6878      	ldr	r0, [r7, #4]
    3506:	f000 f885 	bl	3614 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    350a:	687b      	ldr	r3, [r7, #4]
    350c:	681b      	ldr	r3, [r3, #0]
    350e:	f103 0324 	add.w	r3, r3, #36	; 0x24
    3512:	4618      	mov	r0, r3
    3514:	f000 fa16 	bl	3944 <HW_get_8bit_reg>
    3518:	4603      	mov	r3, r0
    351a:	461a      	mov	r2, r3
    351c:	78fb      	ldrb	r3, [r7, #3]
    351e:	f04f 0101 	mov.w	r1, #1
    3522:	fa01 f303 	lsl.w	r3, r1, r3
    3526:	b2db      	uxtb	r3, r3
    3528:	ea6f 0303 	mvn.w	r3, r3
    352c:	b2db      	uxtb	r3, r3
    352e:	ea02 0303 	and.w	r3, r2, r3
    3532:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    3536:	687b      	ldr	r3, [r7, #4]
    3538:	681b      	ldr	r3, [r3, #0]
    353a:	f103 0224 	add.w	r2, r3, #36	; 0x24
    353e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    3542:	4610      	mov	r0, r2
    3544:	4619      	mov	r1, r3
    3546:	f000 f9fb 	bl	3940 <HW_set_8bit_reg>
        }
    }
}
    354a:	f107 0748 	add.w	r7, r7, #72	; 0x48
    354e:	46bd      	mov	sp, r7
    3550:	bd80      	pop	{r7, pc}
    3552:	bf00      	nop

00003554 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    3554:	b580      	push	{r7, lr}
    3556:	b08c      	sub	sp, #48	; 0x30
    3558:	af00      	add	r7, sp, #0
    355a:	6078      	str	r0, [r7, #4]
    355c:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
    355e:	f04f 0300 	mov.w	r3, #0
    3562:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    3564:	687b      	ldr	r3, [r7, #4]
    3566:	2b00      	cmp	r3, #0
    3568:	d117      	bne.n	359a <SPI_transfer_frame+0x46>
    356a:	f245 6384 	movw	r3, #22148	; 0x5684
    356e:	f2c0 0300 	movt	r3, #0
    3572:	f107 0c0c 	add.w	ip, r7, #12
    3576:	469e      	mov	lr, r3
    3578:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    357c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    3580:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    3584:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    3588:	f8ac 3000 	strh.w	r3, [ip]
    358c:	f107 030c 	add.w	r3, r7, #12
    3590:	4618      	mov	r0, r3
    3592:	f44f 7184 	mov.w	r1, #264	; 0x108
    3596:	f000 f98f 	bl	38b8 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
    359a:	687b      	ldr	r3, [r7, #4]
    359c:	2b00      	cmp	r3, #0
    359e:	d033      	beq.n	3608 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    35a0:	687b      	ldr	r3, [r7, #4]
    35a2:	681b      	ldr	r3, [r3, #0]
    35a4:	4618      	mov	r0, r3
    35a6:	f04f 0101 	mov.w	r1, #1
    35aa:	f04f 0202 	mov.w	r2, #2
    35ae:	f000 f9d9 	bl	3964 <HW_get_8bit_reg_field>
    35b2:	4603      	mov	r3, r0
    35b4:	2b00      	cmp	r3, #0
    35b6:	d027      	beq.n	3608 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
    35b8:	687b      	ldr	r3, [r7, #4]
    35ba:	681b      	ldr	r3, [r3, #0]
    35bc:	f103 031c 	add.w	r3, r3, #28
    35c0:	4618      	mov	r0, r3
    35c2:	f04f 0103 	mov.w	r1, #3
    35c6:	f000 f9bb 	bl	3940 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
    35ca:	687b      	ldr	r3, [r7, #4]
    35cc:	681b      	ldr	r3, [r3, #0]
    35ce:	f103 0328 	add.w	r3, r3, #40	; 0x28
    35d2:	4618      	mov	r0, r3
    35d4:	6839      	ldr	r1, [r7, #0]
    35d6:	f000 f983 	bl	38e0 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
    35da:	687b      	ldr	r3, [r7, #4]
    35dc:	681b      	ldr	r3, [r3, #0]
    35de:	f103 0320 	add.w	r3, r3, #32
    35e2:	4618      	mov	r0, r3
    35e4:	f04f 0101 	mov.w	r1, #1
    35e8:	f04f 0202 	mov.w	r2, #2
    35ec:	f000 f9ba 	bl	3964 <HW_get_8bit_reg_field>
    35f0:	4603      	mov	r3, r0
    35f2:	2b01      	cmp	r3, #1
    35f4:	d1f1      	bne.n	35da <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    35f6:	687b      	ldr	r3, [r7, #4]
    35f8:	681b      	ldr	r3, [r3, #0]
    35fa:	f103 0308 	add.w	r3, r3, #8
    35fe:	4618      	mov	r0, r3
    3600:	f000 f970 	bl	38e4 <HW_get_32bit_reg>
    3604:	4603      	mov	r3, r0
    3606:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
    3608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
    360a:	4618      	mov	r0, r3
    360c:	f107 0730 	add.w	r7, r7, #48	; 0x30
    3610:	46bd      	mov	sp, r7
    3612:	bd80      	pop	{r7, pc}

00003614 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    3614:	b580      	push	{r7, lr}
    3616:	b082      	sub	sp, #8
    3618:	af00      	add	r7, sp, #0
    361a:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    361c:	687b      	ldr	r3, [r7, #4]
    361e:	681b      	ldr	r3, [r3, #0]
    3620:	4618      	mov	r0, r3
    3622:	f04f 0100 	mov.w	r1, #0
    3626:	f04f 0201 	mov.w	r2, #1
    362a:	f04f 0300 	mov.w	r3, #0
    362e:	f000 f98b 	bl	3948 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    3632:	687b      	ldr	r3, [r7, #4]
    3634:	681b      	ldr	r3, [r3, #0]
    3636:	f103 031c 	add.w	r3, r3, #28
    363a:	4618      	mov	r0, r3
    363c:	f04f 0103 	mov.w	r1, #3
    3640:	f000 f97e 	bl	3940 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    3644:	687b      	ldr	r3, [r7, #4]
    3646:	681b      	ldr	r3, [r3, #0]
    3648:	f103 0304 	add.w	r3, r3, #4
    364c:	4618      	mov	r0, r3
    364e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3652:	f000 f975 	bl	3940 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    3656:	687b      	ldr	r3, [r7, #4]
    3658:	681b      	ldr	r3, [r3, #0]
    365a:	4618      	mov	r0, r3
    365c:	f04f 0100 	mov.w	r1, #0
    3660:	f04f 0201 	mov.w	r2, #1
    3664:	f04f 0301 	mov.w	r3, #1
    3668:	f000 f96e 	bl	3948 <HW_set_8bit_reg_field>
}
    366c:	f107 0708 	add.w	r7, r7, #8
    3670:	46bd      	mov	sp, r7
    3672:	bd80      	pop	{r7, pc}

00003674 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3674:	b480      	push	{r7}
    3676:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3678:	46bd      	mov	sp, r7
    367a:	bc80      	pop	{r7}
    367c:	4770      	bx	lr
    367e:	bf00      	nop

00003680 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    3680:	b580      	push	{r7, lr}
    3682:	b08a      	sub	sp, #40	; 0x28
    3684:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3686:	f245 63a4 	movw	r3, #22180	; 0x56a4
    368a:	f2c0 0300 	movt	r3, #0
    368e:	46bc      	mov	ip, r7
    3690:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    3692:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3696:	f242 0300 	movw	r3, #8192	; 0x2000
    369a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    369e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    36a0:	ea4f 0393 	mov.w	r3, r3, lsr #2
    36a4:	f003 0303 	and.w	r3, r3, #3
    36a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
    36b0:	4413      	add	r3, r2
    36b2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    36b6:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    36b8:	f242 0300 	movw	r3, #8192	; 0x2000
    36bc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    36c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    36c2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    36c6:	f003 0303 	and.w	r3, r3, #3
    36ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
    36d2:	4413      	add	r3, r2
    36d4:	f853 3c28 	ldr.w	r3, [r3, #-40]
    36d8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    36da:	f242 0300 	movw	r3, #8192	; 0x2000
    36de:	f2ce 0304 	movt	r3, #57348	; 0xe004
    36e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    36e4:	ea4f 1393 	mov.w	r3, r3, lsr #6
    36e8:	f003 0303 	and.w	r3, r3, #3
    36ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    36f0:	f107 0228 	add.w	r2, r7, #40	; 0x28
    36f4:	4413      	add	r3, r2
    36f6:	f853 3c28 	ldr.w	r3, [r3, #-40]
    36fa:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    36fc:	f242 0300 	movw	r3, #8192	; 0x2000
    3700:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3706:	ea4f 2313 	mov.w	r3, r3, lsr #8
    370a:	f003 031f 	and.w	r3, r3, #31
    370e:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    3710:	f242 0300 	movw	r3, #8192	; 0x2000
    3714:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    371a:	ea4f 3353 	mov.w	r3, r3, lsr #13
    371e:	f003 0301 	and.w	r3, r3, #1
    3722:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    3724:	6a3b      	ldr	r3, [r7, #32]
    3726:	f103 0301 	add.w	r3, r3, #1
    372a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    372e:	2b00      	cmp	r3, #0
    3730:	d003      	beq.n	373a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    3732:	69fb      	ldr	r3, [r7, #28]
    3734:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3738:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    373a:	f000 f849 	bl	37d0 <GetSystemClock>
    373e:	4602      	mov	r2, r0
    3740:	f240 0310 	movw	r3, #16
    3744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3748:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    374a:	f240 0310 	movw	r3, #16
    374e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3752:	681a      	ldr	r2, [r3, #0]
    3754:	693b      	ldr	r3, [r7, #16]
    3756:	fbb2 f2f3 	udiv	r2, r2, r3
    375a:	f240 0314 	movw	r3, #20
    375e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3762:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3764:	f240 0310 	movw	r3, #16
    3768:	f2c2 0300 	movt	r3, #8192	; 0x2000
    376c:	681a      	ldr	r2, [r3, #0]
    376e:	697b      	ldr	r3, [r7, #20]
    3770:	fbb2 f2f3 	udiv	r2, r2, r3
    3774:	f240 0318 	movw	r3, #24
    3778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    377c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    377e:	f240 0310 	movw	r3, #16
    3782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3786:	681a      	ldr	r2, [r3, #0]
    3788:	69bb      	ldr	r3, [r7, #24]
    378a:	fbb2 f2f3 	udiv	r2, r2, r3
    378e:	f240 031c 	movw	r3, #28
    3792:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3796:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3798:	f240 0310 	movw	r3, #16
    379c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37a0:	681a      	ldr	r2, [r3, #0]
    37a2:	69fb      	ldr	r3, [r7, #28]
    37a4:	fbb2 f2f3 	udiv	r2, r2, r3
    37a8:	f240 0320 	movw	r3, #32
    37ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37b0:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    37b2:	f240 0310 	movw	r3, #16
    37b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37ba:	681a      	ldr	r2, [r3, #0]
    37bc:	f240 030c 	movw	r3, #12
    37c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37c4:	601a      	str	r2, [r3, #0]
}
    37c6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    37ca:	46bd      	mov	sp, r7
    37cc:	bd80      	pop	{r7, pc}
    37ce:	bf00      	nop

000037d0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    37d0:	b480      	push	{r7}
    37d2:	b08b      	sub	sp, #44	; 0x2c
    37d4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    37d6:	f04f 0300 	mov.w	r3, #0
    37da:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    37dc:	f640 031c 	movw	r3, #2076	; 0x81c
    37e0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    37e4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    37e6:	f240 2330 	movw	r3, #560	; 0x230
    37ea:	f2c6 0308 	movt	r3, #24584	; 0x6008
    37ee:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    37f0:	68fb      	ldr	r3, [r7, #12]
    37f2:	681b      	ldr	r3, [r3, #0]
    37f4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    37f8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    37fa:	693a      	ldr	r2, [r7, #16]
    37fc:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3800:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3804:	429a      	cmp	r2, r3
    3806:	d108      	bne.n	381a <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3808:	f64e 732c 	movw	r3, #61228	; 0xef2c
    380c:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3810:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    3812:	697b      	ldr	r3, [r7, #20]
    3814:	681b      	ldr	r3, [r3, #0]
    3816:	607b      	str	r3, [r7, #4]
    3818:	e03d      	b.n	3896 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    381a:	68bb      	ldr	r3, [r7, #8]
    381c:	681a      	ldr	r2, [r3, #0]
    381e:	f244 3341 	movw	r3, #17217	; 0x4341
    3822:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3826:	429a      	cmp	r2, r3
    3828:	d135      	bne.n	3896 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    382a:	f640 0340 	movw	r3, #2112	; 0x840
    382e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3832:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3834:	69bb      	ldr	r3, [r7, #24]
    3836:	681b      	ldr	r3, [r3, #0]
    3838:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    383a:	69fb      	ldr	r3, [r7, #28]
    383c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3840:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3842:	69fa      	ldr	r2, [r7, #28]
    3844:	f240 3300 	movw	r3, #768	; 0x300
    3848:	f2c0 0301 	movt	r3, #1
    384c:	429a      	cmp	r2, r3
    384e:	d922      	bls.n	3896 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3850:	69fa      	ldr	r2, [r7, #28]
    3852:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3856:	f2c0 0301 	movt	r3, #1
    385a:	429a      	cmp	r2, r3
    385c:	d808      	bhi.n	3870 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    385e:	f241 632c 	movw	r3, #5676	; 0x162c
    3862:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3866:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3868:	6a3b      	ldr	r3, [r7, #32]
    386a:	681b      	ldr	r3, [r3, #0]
    386c:	607b      	str	r3, [r7, #4]
    386e:	e012      	b.n	3896 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3870:	69fa      	ldr	r2, [r7, #28]
    3872:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3876:	f2c0 0302 	movt	r3, #2
    387a:	429a      	cmp	r2, r3
    387c:	d808      	bhi.n	3890 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    387e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    3882:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3886:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    388a:	681b      	ldr	r3, [r3, #0]
    388c:	607b      	str	r3, [r7, #4]
    388e:	e002      	b.n	3896 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    3890:	f04f 0300 	mov.w	r3, #0
    3894:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3896:	687b      	ldr	r3, [r7, #4]
    3898:	2b00      	cmp	r3, #0
    389a:	d105      	bne.n	38a8 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    389c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    389e:	f647 0340 	movw	r3, #30784	; 0x7840
    38a2:	f2c0 137d 	movt	r3, #381	; 0x17d
    38a6:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    38a8:	687b      	ldr	r3, [r7, #4]
}
    38aa:	4618      	mov	r0, r3
    38ac:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    38b0:	46bd      	mov	sp, r7
    38b2:	bc80      	pop	{r7}
    38b4:	4770      	bx	lr
    38b6:	bf00      	nop

000038b8 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    38b8:	b480      	push	{r7}
    38ba:	b087      	sub	sp, #28
    38bc:	af00      	add	r7, sp, #0
    38be:	6078      	str	r0, [r7, #4]
    38c0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    38c2:	687b      	ldr	r3, [r7, #4]
    38c4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    38c6:	683b      	ldr	r3, [r7, #0]
    38c8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    38ca:	697b      	ldr	r3, [r7, #20]
    38cc:	781b      	ldrb	r3, [r3, #0]
    38ce:	b2db      	uxtb	r3, r3
    38d0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    38d2:	693b      	ldr	r3, [r7, #16]
    38d4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    38d6:	68bb      	ldr	r3, [r7, #8]
    38d8:	f103 0301 	add.w	r3, r3, #1
    38dc:	60bb      	str	r3, [r7, #8]
    }
    38de:	e7f0      	b.n	38c2 <HAL_assert_fail+0xa>

000038e0 <HW_set_32bit_reg>:
    38e0:	6001      	str	r1, [r0, #0]
    38e2:	4770      	bx	lr

000038e4 <HW_get_32bit_reg>:
    38e4:	6800      	ldr	r0, [r0, #0]
    38e6:	4770      	bx	lr

000038e8 <HW_set_32bit_reg_field>:
    38e8:	b50e      	push	{r1, r2, r3, lr}
    38ea:	fa03 f301 	lsl.w	r3, r3, r1
    38ee:	ea03 0302 	and.w	r3, r3, r2
    38f2:	6801      	ldr	r1, [r0, #0]
    38f4:	ea6f 0202 	mvn.w	r2, r2
    38f8:	ea01 0102 	and.w	r1, r1, r2
    38fc:	ea41 0103 	orr.w	r1, r1, r3
    3900:	6001      	str	r1, [r0, #0]
    3902:	bd0e      	pop	{r1, r2, r3, pc}

00003904 <HW_get_32bit_reg_field>:
    3904:	6800      	ldr	r0, [r0, #0]
    3906:	ea00 0002 	and.w	r0, r0, r2
    390a:	fa20 f001 	lsr.w	r0, r0, r1
    390e:	4770      	bx	lr

00003910 <HW_set_16bit_reg>:
    3910:	8001      	strh	r1, [r0, #0]
    3912:	4770      	bx	lr

00003914 <HW_get_16bit_reg>:
    3914:	8800      	ldrh	r0, [r0, #0]
    3916:	4770      	bx	lr

00003918 <HW_set_16bit_reg_field>:
    3918:	b50e      	push	{r1, r2, r3, lr}
    391a:	fa03 f301 	lsl.w	r3, r3, r1
    391e:	ea03 0302 	and.w	r3, r3, r2
    3922:	8801      	ldrh	r1, [r0, #0]
    3924:	ea6f 0202 	mvn.w	r2, r2
    3928:	ea01 0102 	and.w	r1, r1, r2
    392c:	ea41 0103 	orr.w	r1, r1, r3
    3930:	8001      	strh	r1, [r0, #0]
    3932:	bd0e      	pop	{r1, r2, r3, pc}

00003934 <HW_get_16bit_reg_field>:
    3934:	8800      	ldrh	r0, [r0, #0]
    3936:	ea00 0002 	and.w	r0, r0, r2
    393a:	fa20 f001 	lsr.w	r0, r0, r1
    393e:	4770      	bx	lr

00003940 <HW_set_8bit_reg>:
    3940:	7001      	strb	r1, [r0, #0]
    3942:	4770      	bx	lr

00003944 <HW_get_8bit_reg>:
    3944:	7800      	ldrb	r0, [r0, #0]
    3946:	4770      	bx	lr

00003948 <HW_set_8bit_reg_field>:
    3948:	b50e      	push	{r1, r2, r3, lr}
    394a:	fa03 f301 	lsl.w	r3, r3, r1
    394e:	ea03 0302 	and.w	r3, r3, r2
    3952:	7801      	ldrb	r1, [r0, #0]
    3954:	ea6f 0202 	mvn.w	r2, r2
    3958:	ea01 0102 	and.w	r1, r1, r2
    395c:	ea41 0103 	orr.w	r1, r1, r3
    3960:	7001      	strb	r1, [r0, #0]
    3962:	bd0e      	pop	{r1, r2, r3, pc}

00003964 <HW_get_8bit_reg_field>:
    3964:	7800      	ldrb	r0, [r0, #0]
    3966:	ea00 0002 	and.w	r0, r0, r2
    396a:	fa20 f001 	lsr.w	r0, r0, r1
    396e:	4770      	bx	lr

00003970 <__libc_init_array>:
    3970:	b570      	push	{r4, r5, r6, lr}
    3972:	f245 7638 	movw	r6, #22328	; 0x5738
    3976:	f245 7538 	movw	r5, #22328	; 0x5738
    397a:	f2c0 0600 	movt	r6, #0
    397e:	f2c0 0500 	movt	r5, #0
    3982:	1b76      	subs	r6, r6, r5
    3984:	10b6      	asrs	r6, r6, #2
    3986:	d006      	beq.n	3996 <__libc_init_array+0x26>
    3988:	2400      	movs	r4, #0
    398a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    398e:	3401      	adds	r4, #1
    3990:	4798      	blx	r3
    3992:	42a6      	cmp	r6, r4
    3994:	d8f9      	bhi.n	398a <__libc_init_array+0x1a>
    3996:	f245 7538 	movw	r5, #22328	; 0x5738
    399a:	f245 763c 	movw	r6, #22332	; 0x573c
    399e:	f2c0 0500 	movt	r5, #0
    39a2:	f2c0 0600 	movt	r6, #0
    39a6:	1b76      	subs	r6, r6, r5
    39a8:	f001 feba 	bl	5720 <_init>
    39ac:	10b6      	asrs	r6, r6, #2
    39ae:	d006      	beq.n	39be <__libc_init_array+0x4e>
    39b0:	2400      	movs	r4, #0
    39b2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    39b6:	3401      	adds	r4, #1
    39b8:	4798      	blx	r3
    39ba:	42a6      	cmp	r6, r4
    39bc:	d8f9      	bhi.n	39b2 <__libc_init_array+0x42>
    39be:	bd70      	pop	{r4, r5, r6, pc}

000039c0 <memset>:
    39c0:	2a03      	cmp	r2, #3
    39c2:	b2c9      	uxtb	r1, r1
    39c4:	b430      	push	{r4, r5}
    39c6:	d807      	bhi.n	39d8 <memset+0x18>
    39c8:	b122      	cbz	r2, 39d4 <memset+0x14>
    39ca:	2300      	movs	r3, #0
    39cc:	54c1      	strb	r1, [r0, r3]
    39ce:	3301      	adds	r3, #1
    39d0:	4293      	cmp	r3, r2
    39d2:	d1fb      	bne.n	39cc <memset+0xc>
    39d4:	bc30      	pop	{r4, r5}
    39d6:	4770      	bx	lr
    39d8:	eb00 0c02 	add.w	ip, r0, r2
    39dc:	4603      	mov	r3, r0
    39de:	e001      	b.n	39e4 <memset+0x24>
    39e0:	f803 1c01 	strb.w	r1, [r3, #-1]
    39e4:	f003 0403 	and.w	r4, r3, #3
    39e8:	461a      	mov	r2, r3
    39ea:	3301      	adds	r3, #1
    39ec:	2c00      	cmp	r4, #0
    39ee:	d1f7      	bne.n	39e0 <memset+0x20>
    39f0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    39f4:	ebc2 040c 	rsb	r4, r2, ip
    39f8:	fb03 f301 	mul.w	r3, r3, r1
    39fc:	e01f      	b.n	3a3e <memset+0x7e>
    39fe:	f842 3c40 	str.w	r3, [r2, #-64]
    3a02:	f842 3c3c 	str.w	r3, [r2, #-60]
    3a06:	f842 3c38 	str.w	r3, [r2, #-56]
    3a0a:	f842 3c34 	str.w	r3, [r2, #-52]
    3a0e:	f842 3c30 	str.w	r3, [r2, #-48]
    3a12:	f842 3c2c 	str.w	r3, [r2, #-44]
    3a16:	f842 3c28 	str.w	r3, [r2, #-40]
    3a1a:	f842 3c24 	str.w	r3, [r2, #-36]
    3a1e:	f842 3c20 	str.w	r3, [r2, #-32]
    3a22:	f842 3c1c 	str.w	r3, [r2, #-28]
    3a26:	f842 3c18 	str.w	r3, [r2, #-24]
    3a2a:	f842 3c14 	str.w	r3, [r2, #-20]
    3a2e:	f842 3c10 	str.w	r3, [r2, #-16]
    3a32:	f842 3c0c 	str.w	r3, [r2, #-12]
    3a36:	f842 3c08 	str.w	r3, [r2, #-8]
    3a3a:	f842 3c04 	str.w	r3, [r2, #-4]
    3a3e:	4615      	mov	r5, r2
    3a40:	3240      	adds	r2, #64	; 0x40
    3a42:	2c3f      	cmp	r4, #63	; 0x3f
    3a44:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    3a48:	dcd9      	bgt.n	39fe <memset+0x3e>
    3a4a:	462a      	mov	r2, r5
    3a4c:	ebc5 040c 	rsb	r4, r5, ip
    3a50:	e007      	b.n	3a62 <memset+0xa2>
    3a52:	f842 3c10 	str.w	r3, [r2, #-16]
    3a56:	f842 3c0c 	str.w	r3, [r2, #-12]
    3a5a:	f842 3c08 	str.w	r3, [r2, #-8]
    3a5e:	f842 3c04 	str.w	r3, [r2, #-4]
    3a62:	4615      	mov	r5, r2
    3a64:	3210      	adds	r2, #16
    3a66:	2c0f      	cmp	r4, #15
    3a68:	f1a4 0410 	sub.w	r4, r4, #16
    3a6c:	dcf1      	bgt.n	3a52 <memset+0x92>
    3a6e:	462a      	mov	r2, r5
    3a70:	ebc5 050c 	rsb	r5, r5, ip
    3a74:	e001      	b.n	3a7a <memset+0xba>
    3a76:	f842 3c04 	str.w	r3, [r2, #-4]
    3a7a:	4614      	mov	r4, r2
    3a7c:	3204      	adds	r2, #4
    3a7e:	2d03      	cmp	r5, #3
    3a80:	f1a5 0504 	sub.w	r5, r5, #4
    3a84:	dcf7      	bgt.n	3a76 <memset+0xb6>
    3a86:	e001      	b.n	3a8c <memset+0xcc>
    3a88:	f804 1b01 	strb.w	r1, [r4], #1
    3a8c:	4564      	cmp	r4, ip
    3a8e:	d3fb      	bcc.n	3a88 <memset+0xc8>
    3a90:	e7a0      	b.n	39d4 <memset+0x14>
    3a92:	bf00      	nop

00003a94 <_puts_r>:
    3a94:	b530      	push	{r4, r5, lr}
    3a96:	4604      	mov	r4, r0
    3a98:	b089      	sub	sp, #36	; 0x24
    3a9a:	4608      	mov	r0, r1
    3a9c:	460d      	mov	r5, r1
    3a9e:	f000 f83d 	bl	3b1c <strlen>
    3aa2:	f245 63bc 	movw	r3, #22204	; 0x56bc
    3aa6:	9501      	str	r5, [sp, #4]
    3aa8:	f2c0 0300 	movt	r3, #0
    3aac:	9303      	str	r3, [sp, #12]
    3aae:	9002      	str	r0, [sp, #8]
    3ab0:	1c43      	adds	r3, r0, #1
    3ab2:	9307      	str	r3, [sp, #28]
    3ab4:	2301      	movs	r3, #1
    3ab6:	9304      	str	r3, [sp, #16]
    3ab8:	ab01      	add	r3, sp, #4
    3aba:	9305      	str	r3, [sp, #20]
    3abc:	2302      	movs	r3, #2
    3abe:	9306      	str	r3, [sp, #24]
    3ac0:	b10c      	cbz	r4, 3ac6 <_puts_r+0x32>
    3ac2:	69a3      	ldr	r3, [r4, #24]
    3ac4:	b1eb      	cbz	r3, 3b02 <_puts_r+0x6e>
    3ac6:	f240 0324 	movw	r3, #36	; 0x24
    3aca:	4620      	mov	r0, r4
    3acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ad0:	681b      	ldr	r3, [r3, #0]
    3ad2:	689b      	ldr	r3, [r3, #8]
    3ad4:	899a      	ldrh	r2, [r3, #12]
    3ad6:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    3ada:	bf01      	itttt	eq
    3adc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3ae0:	819a      	strheq	r2, [r3, #12]
    3ae2:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3ae4:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    3ae8:	68a1      	ldr	r1, [r4, #8]
    3aea:	bf08      	it	eq
    3aec:	665a      	streq	r2, [r3, #100]	; 0x64
    3aee:	aa05      	add	r2, sp, #20
    3af0:	f000 f928 	bl	3d44 <__sfvwrite_r>
    3af4:	2800      	cmp	r0, #0
    3af6:	bf14      	ite	ne
    3af8:	f04f 30ff 	movne.w	r0, #4294967295
    3afc:	200a      	moveq	r0, #10
    3afe:	b009      	add	sp, #36	; 0x24
    3b00:	bd30      	pop	{r4, r5, pc}
    3b02:	4620      	mov	r0, r4
    3b04:	f000 f8ee 	bl	3ce4 <__sinit>
    3b08:	e7dd      	b.n	3ac6 <_puts_r+0x32>
    3b0a:	bf00      	nop

00003b0c <puts>:
    3b0c:	f240 0324 	movw	r3, #36	; 0x24
    3b10:	4601      	mov	r1, r0
    3b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b16:	6818      	ldr	r0, [r3, #0]
    3b18:	e7bc      	b.n	3a94 <_puts_r>
    3b1a:	bf00      	nop

00003b1c <strlen>:
    3b1c:	f020 0103 	bic.w	r1, r0, #3
    3b20:	f010 0003 	ands.w	r0, r0, #3
    3b24:	f1c0 0000 	rsb	r0, r0, #0
    3b28:	f851 3b04 	ldr.w	r3, [r1], #4
    3b2c:	f100 0c04 	add.w	ip, r0, #4
    3b30:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    3b34:	f06f 0200 	mvn.w	r2, #0
    3b38:	bf1c      	itt	ne
    3b3a:	fa22 f20c 	lsrne.w	r2, r2, ip
    3b3e:	4313      	orrne	r3, r2
    3b40:	f04f 0c01 	mov.w	ip, #1
    3b44:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    3b48:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    3b4c:	eba3 020c 	sub.w	r2, r3, ip
    3b50:	ea22 0203 	bic.w	r2, r2, r3
    3b54:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    3b58:	bf04      	itt	eq
    3b5a:	f851 3b04 	ldreq.w	r3, [r1], #4
    3b5e:	3004      	addeq	r0, #4
    3b60:	d0f4      	beq.n	3b4c <strlen+0x30>
    3b62:	f013 0fff 	tst.w	r3, #255	; 0xff
    3b66:	bf1f      	itttt	ne
    3b68:	3001      	addne	r0, #1
    3b6a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    3b6e:	3001      	addne	r0, #1
    3b70:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    3b74:	bf18      	it	ne
    3b76:	3001      	addne	r0, #1
    3b78:	4770      	bx	lr
    3b7a:	bf00      	nop

00003b7c <__sfp_lock_acquire>:
    3b7c:	4770      	bx	lr
    3b7e:	bf00      	nop

00003b80 <__sfp_lock_release>:
    3b80:	4770      	bx	lr
    3b82:	bf00      	nop

00003b84 <__sinit_lock_acquire>:
    3b84:	4770      	bx	lr
    3b86:	bf00      	nop

00003b88 <__sinit_lock_release>:
    3b88:	4770      	bx	lr
    3b8a:	bf00      	nop

00003b8c <__fp_lock>:
    3b8c:	2000      	movs	r0, #0
    3b8e:	4770      	bx	lr

00003b90 <__fp_unlock>:
    3b90:	2000      	movs	r0, #0
    3b92:	4770      	bx	lr

00003b94 <__fp_unlock_all>:
    3b94:	f240 0324 	movw	r3, #36	; 0x24
    3b98:	f643 3191 	movw	r1, #15249	; 0x3b91
    3b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ba0:	f2c0 0100 	movt	r1, #0
    3ba4:	6818      	ldr	r0, [r3, #0]
    3ba6:	f000 ba91 	b.w	40cc <_fwalk>
    3baa:	bf00      	nop

00003bac <__fp_lock_all>:
    3bac:	f240 0324 	movw	r3, #36	; 0x24
    3bb0:	f643 318d 	movw	r1, #15245	; 0x3b8d
    3bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bb8:	f2c0 0100 	movt	r1, #0
    3bbc:	6818      	ldr	r0, [r3, #0]
    3bbe:	f000 ba85 	b.w	40cc <_fwalk>
    3bc2:	bf00      	nop

00003bc4 <_cleanup_r>:
    3bc4:	f644 71d5 	movw	r1, #20437	; 0x4fd5
    3bc8:	f2c0 0100 	movt	r1, #0
    3bcc:	f000 ba7e 	b.w	40cc <_fwalk>

00003bd0 <_cleanup>:
    3bd0:	f245 63b4 	movw	r3, #22196	; 0x56b4
    3bd4:	f2c0 0300 	movt	r3, #0
    3bd8:	6818      	ldr	r0, [r3, #0]
    3bda:	e7f3      	b.n	3bc4 <_cleanup_r>

00003bdc <std>:
    3bdc:	b510      	push	{r4, lr}
    3bde:	4604      	mov	r4, r0
    3be0:	2300      	movs	r3, #0
    3be2:	305c      	adds	r0, #92	; 0x5c
    3be4:	81a1      	strh	r1, [r4, #12]
    3be6:	4619      	mov	r1, r3
    3be8:	81e2      	strh	r2, [r4, #14]
    3bea:	2208      	movs	r2, #8
    3bec:	6023      	str	r3, [r4, #0]
    3bee:	6063      	str	r3, [r4, #4]
    3bf0:	60a3      	str	r3, [r4, #8]
    3bf2:	6663      	str	r3, [r4, #100]	; 0x64
    3bf4:	6123      	str	r3, [r4, #16]
    3bf6:	6163      	str	r3, [r4, #20]
    3bf8:	61a3      	str	r3, [r4, #24]
    3bfa:	f7ff fee1 	bl	39c0 <memset>
    3bfe:	f644 50c9 	movw	r0, #19913	; 0x4dc9
    3c02:	f644 518d 	movw	r1, #19853	; 0x4d8d
    3c06:	f644 5265 	movw	r2, #19813	; 0x4d65
    3c0a:	f644 535d 	movw	r3, #19805	; 0x4d5d
    3c0e:	f2c0 0000 	movt	r0, #0
    3c12:	f2c0 0100 	movt	r1, #0
    3c16:	f2c0 0200 	movt	r2, #0
    3c1a:	f2c0 0300 	movt	r3, #0
    3c1e:	6260      	str	r0, [r4, #36]	; 0x24
    3c20:	62a1      	str	r1, [r4, #40]	; 0x28
    3c22:	62e2      	str	r2, [r4, #44]	; 0x2c
    3c24:	6323      	str	r3, [r4, #48]	; 0x30
    3c26:	6224      	str	r4, [r4, #32]
    3c28:	bd10      	pop	{r4, pc}
    3c2a:	bf00      	nop

00003c2c <__sfmoreglue>:
    3c2c:	b570      	push	{r4, r5, r6, lr}
    3c2e:	2568      	movs	r5, #104	; 0x68
    3c30:	460e      	mov	r6, r1
    3c32:	fb05 f501 	mul.w	r5, r5, r1
    3c36:	f105 010c 	add.w	r1, r5, #12
    3c3a:	f000 fa6d 	bl	4118 <_malloc_r>
    3c3e:	4604      	mov	r4, r0
    3c40:	b148      	cbz	r0, 3c56 <__sfmoreglue+0x2a>
    3c42:	f100 030c 	add.w	r3, r0, #12
    3c46:	2100      	movs	r1, #0
    3c48:	6046      	str	r6, [r0, #4]
    3c4a:	462a      	mov	r2, r5
    3c4c:	4618      	mov	r0, r3
    3c4e:	6021      	str	r1, [r4, #0]
    3c50:	60a3      	str	r3, [r4, #8]
    3c52:	f7ff feb5 	bl	39c0 <memset>
    3c56:	4620      	mov	r0, r4
    3c58:	bd70      	pop	{r4, r5, r6, pc}
    3c5a:	bf00      	nop

00003c5c <__sfp>:
    3c5c:	f245 63b4 	movw	r3, #22196	; 0x56b4
    3c60:	f2c0 0300 	movt	r3, #0
    3c64:	b570      	push	{r4, r5, r6, lr}
    3c66:	681d      	ldr	r5, [r3, #0]
    3c68:	4606      	mov	r6, r0
    3c6a:	69ab      	ldr	r3, [r5, #24]
    3c6c:	2b00      	cmp	r3, #0
    3c6e:	d02a      	beq.n	3cc6 <__sfp+0x6a>
    3c70:	35d8      	adds	r5, #216	; 0xd8
    3c72:	686b      	ldr	r3, [r5, #4]
    3c74:	68ac      	ldr	r4, [r5, #8]
    3c76:	3b01      	subs	r3, #1
    3c78:	d503      	bpl.n	3c82 <__sfp+0x26>
    3c7a:	e020      	b.n	3cbe <__sfp+0x62>
    3c7c:	3468      	adds	r4, #104	; 0x68
    3c7e:	3b01      	subs	r3, #1
    3c80:	d41d      	bmi.n	3cbe <__sfp+0x62>
    3c82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    3c86:	2a00      	cmp	r2, #0
    3c88:	d1f8      	bne.n	3c7c <__sfp+0x20>
    3c8a:	2500      	movs	r5, #0
    3c8c:	f04f 33ff 	mov.w	r3, #4294967295
    3c90:	6665      	str	r5, [r4, #100]	; 0x64
    3c92:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    3c96:	81e3      	strh	r3, [r4, #14]
    3c98:	4629      	mov	r1, r5
    3c9a:	f04f 0301 	mov.w	r3, #1
    3c9e:	6025      	str	r5, [r4, #0]
    3ca0:	81a3      	strh	r3, [r4, #12]
    3ca2:	2208      	movs	r2, #8
    3ca4:	60a5      	str	r5, [r4, #8]
    3ca6:	6065      	str	r5, [r4, #4]
    3ca8:	6125      	str	r5, [r4, #16]
    3caa:	6165      	str	r5, [r4, #20]
    3cac:	61a5      	str	r5, [r4, #24]
    3cae:	f7ff fe87 	bl	39c0 <memset>
    3cb2:	64e5      	str	r5, [r4, #76]	; 0x4c
    3cb4:	6365      	str	r5, [r4, #52]	; 0x34
    3cb6:	63a5      	str	r5, [r4, #56]	; 0x38
    3cb8:	64a5      	str	r5, [r4, #72]	; 0x48
    3cba:	4620      	mov	r0, r4
    3cbc:	bd70      	pop	{r4, r5, r6, pc}
    3cbe:	6828      	ldr	r0, [r5, #0]
    3cc0:	b128      	cbz	r0, 3cce <__sfp+0x72>
    3cc2:	4605      	mov	r5, r0
    3cc4:	e7d5      	b.n	3c72 <__sfp+0x16>
    3cc6:	4628      	mov	r0, r5
    3cc8:	f000 f80c 	bl	3ce4 <__sinit>
    3ccc:	e7d0      	b.n	3c70 <__sfp+0x14>
    3cce:	4630      	mov	r0, r6
    3cd0:	2104      	movs	r1, #4
    3cd2:	f7ff ffab 	bl	3c2c <__sfmoreglue>
    3cd6:	6028      	str	r0, [r5, #0]
    3cd8:	2800      	cmp	r0, #0
    3cda:	d1f2      	bne.n	3cc2 <__sfp+0x66>
    3cdc:	230c      	movs	r3, #12
    3cde:	4604      	mov	r4, r0
    3ce0:	6033      	str	r3, [r6, #0]
    3ce2:	e7ea      	b.n	3cba <__sfp+0x5e>

00003ce4 <__sinit>:
    3ce4:	b570      	push	{r4, r5, r6, lr}
    3ce6:	6986      	ldr	r6, [r0, #24]
    3ce8:	4604      	mov	r4, r0
    3cea:	b106      	cbz	r6, 3cee <__sinit+0xa>
    3cec:	bd70      	pop	{r4, r5, r6, pc}
    3cee:	f643 33c5 	movw	r3, #15301	; 0x3bc5
    3cf2:	2501      	movs	r5, #1
    3cf4:	f2c0 0300 	movt	r3, #0
    3cf8:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    3cfc:	6283      	str	r3, [r0, #40]	; 0x28
    3cfe:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    3d02:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    3d06:	6185      	str	r5, [r0, #24]
    3d08:	f7ff ffa8 	bl	3c5c <__sfp>
    3d0c:	6060      	str	r0, [r4, #4]
    3d0e:	4620      	mov	r0, r4
    3d10:	f7ff ffa4 	bl	3c5c <__sfp>
    3d14:	60a0      	str	r0, [r4, #8]
    3d16:	4620      	mov	r0, r4
    3d18:	f7ff ffa0 	bl	3c5c <__sfp>
    3d1c:	4632      	mov	r2, r6
    3d1e:	2104      	movs	r1, #4
    3d20:	4623      	mov	r3, r4
    3d22:	60e0      	str	r0, [r4, #12]
    3d24:	6860      	ldr	r0, [r4, #4]
    3d26:	f7ff ff59 	bl	3bdc <std>
    3d2a:	462a      	mov	r2, r5
    3d2c:	68a0      	ldr	r0, [r4, #8]
    3d2e:	2109      	movs	r1, #9
    3d30:	4623      	mov	r3, r4
    3d32:	f7ff ff53 	bl	3bdc <std>
    3d36:	4623      	mov	r3, r4
    3d38:	68e0      	ldr	r0, [r4, #12]
    3d3a:	2112      	movs	r1, #18
    3d3c:	2202      	movs	r2, #2
    3d3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3d42:	e74b      	b.n	3bdc <std>

00003d44 <__sfvwrite_r>:
    3d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d48:	6893      	ldr	r3, [r2, #8]
    3d4a:	b085      	sub	sp, #20
    3d4c:	4690      	mov	r8, r2
    3d4e:	460c      	mov	r4, r1
    3d50:	9003      	str	r0, [sp, #12]
    3d52:	2b00      	cmp	r3, #0
    3d54:	d064      	beq.n	3e20 <__sfvwrite_r+0xdc>
    3d56:	8988      	ldrh	r0, [r1, #12]
    3d58:	fa1f fa80 	uxth.w	sl, r0
    3d5c:	f01a 0f08 	tst.w	sl, #8
    3d60:	f000 80a0 	beq.w	3ea4 <__sfvwrite_r+0x160>
    3d64:	690b      	ldr	r3, [r1, #16]
    3d66:	2b00      	cmp	r3, #0
    3d68:	f000 809c 	beq.w	3ea4 <__sfvwrite_r+0x160>
    3d6c:	f01a 0b02 	ands.w	fp, sl, #2
    3d70:	f8d8 5000 	ldr.w	r5, [r8]
    3d74:	bf1c      	itt	ne
    3d76:	f04f 0a00 	movne.w	sl, #0
    3d7a:	4657      	movne	r7, sl
    3d7c:	d136      	bne.n	3dec <__sfvwrite_r+0xa8>
    3d7e:	f01a 0a01 	ands.w	sl, sl, #1
    3d82:	bf1d      	ittte	ne
    3d84:	46dc      	movne	ip, fp
    3d86:	46d9      	movne	r9, fp
    3d88:	465f      	movne	r7, fp
    3d8a:	4656      	moveq	r6, sl
    3d8c:	d152      	bne.n	3e34 <__sfvwrite_r+0xf0>
    3d8e:	b326      	cbz	r6, 3dda <__sfvwrite_r+0x96>
    3d90:	b280      	uxth	r0, r0
    3d92:	68a7      	ldr	r7, [r4, #8]
    3d94:	f410 7f00 	tst.w	r0, #512	; 0x200
    3d98:	f000 808f 	beq.w	3eba <__sfvwrite_r+0x176>
    3d9c:	42be      	cmp	r6, r7
    3d9e:	46bb      	mov	fp, r7
    3da0:	f080 80a7 	bcs.w	3ef2 <__sfvwrite_r+0x1ae>
    3da4:	6820      	ldr	r0, [r4, #0]
    3da6:	4637      	mov	r7, r6
    3da8:	46b3      	mov	fp, r6
    3daa:	465a      	mov	r2, fp
    3dac:	4651      	mov	r1, sl
    3dae:	f000 fd87 	bl	48c0 <memmove>
    3db2:	68a2      	ldr	r2, [r4, #8]
    3db4:	6823      	ldr	r3, [r4, #0]
    3db6:	46b1      	mov	r9, r6
    3db8:	1bd7      	subs	r7, r2, r7
    3dba:	60a7      	str	r7, [r4, #8]
    3dbc:	4637      	mov	r7, r6
    3dbe:	445b      	add	r3, fp
    3dc0:	6023      	str	r3, [r4, #0]
    3dc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3dc6:	ebc9 0606 	rsb	r6, r9, r6
    3dca:	44ca      	add	sl, r9
    3dcc:	1bdf      	subs	r7, r3, r7
    3dce:	f8c8 7008 	str.w	r7, [r8, #8]
    3dd2:	b32f      	cbz	r7, 3e20 <__sfvwrite_r+0xdc>
    3dd4:	89a0      	ldrh	r0, [r4, #12]
    3dd6:	2e00      	cmp	r6, #0
    3dd8:	d1da      	bne.n	3d90 <__sfvwrite_r+0x4c>
    3dda:	f8d5 a000 	ldr.w	sl, [r5]
    3dde:	686e      	ldr	r6, [r5, #4]
    3de0:	3508      	adds	r5, #8
    3de2:	e7d4      	b.n	3d8e <__sfvwrite_r+0x4a>
    3de4:	f8d5 a000 	ldr.w	sl, [r5]
    3de8:	686f      	ldr	r7, [r5, #4]
    3dea:	3508      	adds	r5, #8
    3dec:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    3df0:	bf34      	ite	cc
    3df2:	463b      	movcc	r3, r7
    3df4:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    3df8:	4652      	mov	r2, sl
    3dfa:	9803      	ldr	r0, [sp, #12]
    3dfc:	2f00      	cmp	r7, #0
    3dfe:	d0f1      	beq.n	3de4 <__sfvwrite_r+0xa0>
    3e00:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3e02:	6a21      	ldr	r1, [r4, #32]
    3e04:	47b0      	blx	r6
    3e06:	2800      	cmp	r0, #0
    3e08:	4482      	add	sl, r0
    3e0a:	ebc0 0707 	rsb	r7, r0, r7
    3e0e:	f340 80ec 	ble.w	3fea <__sfvwrite_r+0x2a6>
    3e12:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3e16:	1a18      	subs	r0, r3, r0
    3e18:	f8c8 0008 	str.w	r0, [r8, #8]
    3e1c:	2800      	cmp	r0, #0
    3e1e:	d1e5      	bne.n	3dec <__sfvwrite_r+0xa8>
    3e20:	2000      	movs	r0, #0
    3e22:	b005      	add	sp, #20
    3e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3e28:	f8d5 9000 	ldr.w	r9, [r5]
    3e2c:	f04f 0c00 	mov.w	ip, #0
    3e30:	686f      	ldr	r7, [r5, #4]
    3e32:	3508      	adds	r5, #8
    3e34:	2f00      	cmp	r7, #0
    3e36:	d0f7      	beq.n	3e28 <__sfvwrite_r+0xe4>
    3e38:	f1bc 0f00 	cmp.w	ip, #0
    3e3c:	f000 80b5 	beq.w	3faa <__sfvwrite_r+0x266>
    3e40:	6963      	ldr	r3, [r4, #20]
    3e42:	45bb      	cmp	fp, r7
    3e44:	bf34      	ite	cc
    3e46:	46da      	movcc	sl, fp
    3e48:	46ba      	movcs	sl, r7
    3e4a:	68a6      	ldr	r6, [r4, #8]
    3e4c:	6820      	ldr	r0, [r4, #0]
    3e4e:	6922      	ldr	r2, [r4, #16]
    3e50:	199e      	adds	r6, r3, r6
    3e52:	4290      	cmp	r0, r2
    3e54:	bf94      	ite	ls
    3e56:	2200      	movls	r2, #0
    3e58:	2201      	movhi	r2, #1
    3e5a:	45b2      	cmp	sl, r6
    3e5c:	bfd4      	ite	le
    3e5e:	2200      	movle	r2, #0
    3e60:	f002 0201 	andgt.w	r2, r2, #1
    3e64:	2a00      	cmp	r2, #0
    3e66:	f040 80ae 	bne.w	3fc6 <__sfvwrite_r+0x282>
    3e6a:	459a      	cmp	sl, r3
    3e6c:	f2c0 8082 	blt.w	3f74 <__sfvwrite_r+0x230>
    3e70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3e72:	464a      	mov	r2, r9
    3e74:	f8cd c004 	str.w	ip, [sp, #4]
    3e78:	9803      	ldr	r0, [sp, #12]
    3e7a:	6a21      	ldr	r1, [r4, #32]
    3e7c:	47b0      	blx	r6
    3e7e:	f8dd c004 	ldr.w	ip, [sp, #4]
    3e82:	1e06      	subs	r6, r0, #0
    3e84:	f340 80b1 	ble.w	3fea <__sfvwrite_r+0x2a6>
    3e88:	ebbb 0b06 	subs.w	fp, fp, r6
    3e8c:	f000 8086 	beq.w	3f9c <__sfvwrite_r+0x258>
    3e90:	f8d8 3008 	ldr.w	r3, [r8, #8]
    3e94:	44b1      	add	r9, r6
    3e96:	1bbf      	subs	r7, r7, r6
    3e98:	1b9e      	subs	r6, r3, r6
    3e9a:	f8c8 6008 	str.w	r6, [r8, #8]
    3e9e:	2e00      	cmp	r6, #0
    3ea0:	d1c8      	bne.n	3e34 <__sfvwrite_r+0xf0>
    3ea2:	e7bd      	b.n	3e20 <__sfvwrite_r+0xdc>
    3ea4:	9803      	ldr	r0, [sp, #12]
    3ea6:	4621      	mov	r1, r4
    3ea8:	f000 ffa0 	bl	4dec <__swsetup_r>
    3eac:	2800      	cmp	r0, #0
    3eae:	f040 80d4 	bne.w	405a <__sfvwrite_r+0x316>
    3eb2:	89a0      	ldrh	r0, [r4, #12]
    3eb4:	fa1f fa80 	uxth.w	sl, r0
    3eb8:	e758      	b.n	3d6c <__sfvwrite_r+0x28>
    3eba:	6820      	ldr	r0, [r4, #0]
    3ebc:	46b9      	mov	r9, r7
    3ebe:	6923      	ldr	r3, [r4, #16]
    3ec0:	4298      	cmp	r0, r3
    3ec2:	bf94      	ite	ls
    3ec4:	2300      	movls	r3, #0
    3ec6:	2301      	movhi	r3, #1
    3ec8:	42b7      	cmp	r7, r6
    3eca:	bf2c      	ite	cs
    3ecc:	2300      	movcs	r3, #0
    3ece:	f003 0301 	andcc.w	r3, r3, #1
    3ed2:	2b00      	cmp	r3, #0
    3ed4:	f040 809d 	bne.w	4012 <__sfvwrite_r+0x2ce>
    3ed8:	6963      	ldr	r3, [r4, #20]
    3eda:	429e      	cmp	r6, r3
    3edc:	f0c0 808c 	bcc.w	3ff8 <__sfvwrite_r+0x2b4>
    3ee0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    3ee2:	4652      	mov	r2, sl
    3ee4:	9803      	ldr	r0, [sp, #12]
    3ee6:	6a21      	ldr	r1, [r4, #32]
    3ee8:	47b8      	blx	r7
    3eea:	1e07      	subs	r7, r0, #0
    3eec:	dd7d      	ble.n	3fea <__sfvwrite_r+0x2a6>
    3eee:	46b9      	mov	r9, r7
    3ef0:	e767      	b.n	3dc2 <__sfvwrite_r+0x7e>
    3ef2:	f410 6f90 	tst.w	r0, #1152	; 0x480
    3ef6:	bf08      	it	eq
    3ef8:	6820      	ldreq	r0, [r4, #0]
    3efa:	f43f af56 	beq.w	3daa <__sfvwrite_r+0x66>
    3efe:	6962      	ldr	r2, [r4, #20]
    3f00:	6921      	ldr	r1, [r4, #16]
    3f02:	6823      	ldr	r3, [r4, #0]
    3f04:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    3f08:	1a5b      	subs	r3, r3, r1
    3f0a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    3f0e:	f103 0c01 	add.w	ip, r3, #1
    3f12:	44b4      	add	ip, r6
    3f14:	ea4f 0969 	mov.w	r9, r9, asr #1
    3f18:	45e1      	cmp	r9, ip
    3f1a:	464a      	mov	r2, r9
    3f1c:	bf3c      	itt	cc
    3f1e:	46e1      	movcc	r9, ip
    3f20:	464a      	movcc	r2, r9
    3f22:	f410 6f80 	tst.w	r0, #1024	; 0x400
    3f26:	f000 8083 	beq.w	4030 <__sfvwrite_r+0x2ec>
    3f2a:	4611      	mov	r1, r2
    3f2c:	9803      	ldr	r0, [sp, #12]
    3f2e:	9302      	str	r3, [sp, #8]
    3f30:	f000 f8f2 	bl	4118 <_malloc_r>
    3f34:	9b02      	ldr	r3, [sp, #8]
    3f36:	2800      	cmp	r0, #0
    3f38:	f000 8099 	beq.w	406e <__sfvwrite_r+0x32a>
    3f3c:	461a      	mov	r2, r3
    3f3e:	6921      	ldr	r1, [r4, #16]
    3f40:	9302      	str	r3, [sp, #8]
    3f42:	9001      	str	r0, [sp, #4]
    3f44:	f000 fbf4 	bl	4730 <memcpy>
    3f48:	89a2      	ldrh	r2, [r4, #12]
    3f4a:	9b02      	ldr	r3, [sp, #8]
    3f4c:	f8dd c004 	ldr.w	ip, [sp, #4]
    3f50:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    3f54:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    3f58:	81a2      	strh	r2, [r4, #12]
    3f5a:	ebc3 0209 	rsb	r2, r3, r9
    3f5e:	eb0c 0003 	add.w	r0, ip, r3
    3f62:	4637      	mov	r7, r6
    3f64:	46b3      	mov	fp, r6
    3f66:	60a2      	str	r2, [r4, #8]
    3f68:	f8c4 c010 	str.w	ip, [r4, #16]
    3f6c:	6020      	str	r0, [r4, #0]
    3f6e:	f8c4 9014 	str.w	r9, [r4, #20]
    3f72:	e71a      	b.n	3daa <__sfvwrite_r+0x66>
    3f74:	4652      	mov	r2, sl
    3f76:	4649      	mov	r1, r9
    3f78:	4656      	mov	r6, sl
    3f7a:	f8cd c004 	str.w	ip, [sp, #4]
    3f7e:	f000 fc9f 	bl	48c0 <memmove>
    3f82:	68a2      	ldr	r2, [r4, #8]
    3f84:	6823      	ldr	r3, [r4, #0]
    3f86:	ebbb 0b06 	subs.w	fp, fp, r6
    3f8a:	ebca 0202 	rsb	r2, sl, r2
    3f8e:	f8dd c004 	ldr.w	ip, [sp, #4]
    3f92:	4453      	add	r3, sl
    3f94:	60a2      	str	r2, [r4, #8]
    3f96:	6023      	str	r3, [r4, #0]
    3f98:	f47f af7a 	bne.w	3e90 <__sfvwrite_r+0x14c>
    3f9c:	9803      	ldr	r0, [sp, #12]
    3f9e:	4621      	mov	r1, r4
    3fa0:	f001 f820 	bl	4fe4 <_fflush_r>
    3fa4:	bb08      	cbnz	r0, 3fea <__sfvwrite_r+0x2a6>
    3fa6:	46dc      	mov	ip, fp
    3fa8:	e772      	b.n	3e90 <__sfvwrite_r+0x14c>
    3faa:	4648      	mov	r0, r9
    3fac:	210a      	movs	r1, #10
    3fae:	463a      	mov	r2, r7
    3fb0:	f000 fb84 	bl	46bc <memchr>
    3fb4:	2800      	cmp	r0, #0
    3fb6:	d04b      	beq.n	4050 <__sfvwrite_r+0x30c>
    3fb8:	f100 0b01 	add.w	fp, r0, #1
    3fbc:	f04f 0c01 	mov.w	ip, #1
    3fc0:	ebc9 0b0b 	rsb	fp, r9, fp
    3fc4:	e73c      	b.n	3e40 <__sfvwrite_r+0xfc>
    3fc6:	4649      	mov	r1, r9
    3fc8:	4632      	mov	r2, r6
    3fca:	f8cd c004 	str.w	ip, [sp, #4]
    3fce:	f000 fc77 	bl	48c0 <memmove>
    3fd2:	6823      	ldr	r3, [r4, #0]
    3fd4:	4621      	mov	r1, r4
    3fd6:	9803      	ldr	r0, [sp, #12]
    3fd8:	199b      	adds	r3, r3, r6
    3fda:	6023      	str	r3, [r4, #0]
    3fdc:	f001 f802 	bl	4fe4 <_fflush_r>
    3fe0:	f8dd c004 	ldr.w	ip, [sp, #4]
    3fe4:	2800      	cmp	r0, #0
    3fe6:	f43f af4f 	beq.w	3e88 <__sfvwrite_r+0x144>
    3fea:	89a3      	ldrh	r3, [r4, #12]
    3fec:	f04f 30ff 	mov.w	r0, #4294967295
    3ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3ff4:	81a3      	strh	r3, [r4, #12]
    3ff6:	e714      	b.n	3e22 <__sfvwrite_r+0xde>
    3ff8:	4632      	mov	r2, r6
    3ffa:	4651      	mov	r1, sl
    3ffc:	f000 fc60 	bl	48c0 <memmove>
    4000:	68a2      	ldr	r2, [r4, #8]
    4002:	6823      	ldr	r3, [r4, #0]
    4004:	4637      	mov	r7, r6
    4006:	1b92      	subs	r2, r2, r6
    4008:	46b1      	mov	r9, r6
    400a:	199b      	adds	r3, r3, r6
    400c:	60a2      	str	r2, [r4, #8]
    400e:	6023      	str	r3, [r4, #0]
    4010:	e6d7      	b.n	3dc2 <__sfvwrite_r+0x7e>
    4012:	4651      	mov	r1, sl
    4014:	463a      	mov	r2, r7
    4016:	f000 fc53 	bl	48c0 <memmove>
    401a:	6823      	ldr	r3, [r4, #0]
    401c:	9803      	ldr	r0, [sp, #12]
    401e:	4621      	mov	r1, r4
    4020:	19db      	adds	r3, r3, r7
    4022:	6023      	str	r3, [r4, #0]
    4024:	f000 ffde 	bl	4fe4 <_fflush_r>
    4028:	2800      	cmp	r0, #0
    402a:	f43f aeca 	beq.w	3dc2 <__sfvwrite_r+0x7e>
    402e:	e7dc      	b.n	3fea <__sfvwrite_r+0x2a6>
    4030:	9803      	ldr	r0, [sp, #12]
    4032:	9302      	str	r3, [sp, #8]
    4034:	f000 fca4 	bl	4980 <_realloc_r>
    4038:	9b02      	ldr	r3, [sp, #8]
    403a:	4684      	mov	ip, r0
    403c:	2800      	cmp	r0, #0
    403e:	d18c      	bne.n	3f5a <__sfvwrite_r+0x216>
    4040:	6921      	ldr	r1, [r4, #16]
    4042:	9803      	ldr	r0, [sp, #12]
    4044:	f001 f8de 	bl	5204 <_free_r>
    4048:	9903      	ldr	r1, [sp, #12]
    404a:	230c      	movs	r3, #12
    404c:	600b      	str	r3, [r1, #0]
    404e:	e7cc      	b.n	3fea <__sfvwrite_r+0x2a6>
    4050:	f107 0b01 	add.w	fp, r7, #1
    4054:	f04f 0c01 	mov.w	ip, #1
    4058:	e6f2      	b.n	3e40 <__sfvwrite_r+0xfc>
    405a:	9903      	ldr	r1, [sp, #12]
    405c:	2209      	movs	r2, #9
    405e:	89a3      	ldrh	r3, [r4, #12]
    4060:	f04f 30ff 	mov.w	r0, #4294967295
    4064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4068:	600a      	str	r2, [r1, #0]
    406a:	81a3      	strh	r3, [r4, #12]
    406c:	e6d9      	b.n	3e22 <__sfvwrite_r+0xde>
    406e:	9a03      	ldr	r2, [sp, #12]
    4070:	230c      	movs	r3, #12
    4072:	6013      	str	r3, [r2, #0]
    4074:	e7b9      	b.n	3fea <__sfvwrite_r+0x2a6>
    4076:	bf00      	nop

00004078 <_fwalk_reent>:
    4078:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    407c:	4607      	mov	r7, r0
    407e:	468a      	mov	sl, r1
    4080:	f7ff fd7c 	bl	3b7c <__sfp_lock_acquire>
    4084:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    4088:	bf08      	it	eq
    408a:	46b0      	moveq	r8, r6
    408c:	d018      	beq.n	40c0 <_fwalk_reent+0x48>
    408e:	f04f 0800 	mov.w	r8, #0
    4092:	6875      	ldr	r5, [r6, #4]
    4094:	68b4      	ldr	r4, [r6, #8]
    4096:	3d01      	subs	r5, #1
    4098:	d40f      	bmi.n	40ba <_fwalk_reent+0x42>
    409a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    409e:	b14b      	cbz	r3, 40b4 <_fwalk_reent+0x3c>
    40a0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    40a4:	4621      	mov	r1, r4
    40a6:	4638      	mov	r0, r7
    40a8:	f1b3 3fff 	cmp.w	r3, #4294967295
    40ac:	d002      	beq.n	40b4 <_fwalk_reent+0x3c>
    40ae:	47d0      	blx	sl
    40b0:	ea48 0800 	orr.w	r8, r8, r0
    40b4:	3468      	adds	r4, #104	; 0x68
    40b6:	3d01      	subs	r5, #1
    40b8:	d5ef      	bpl.n	409a <_fwalk_reent+0x22>
    40ba:	6836      	ldr	r6, [r6, #0]
    40bc:	2e00      	cmp	r6, #0
    40be:	d1e8      	bne.n	4092 <_fwalk_reent+0x1a>
    40c0:	f7ff fd5e 	bl	3b80 <__sfp_lock_release>
    40c4:	4640      	mov	r0, r8
    40c6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    40ca:	bf00      	nop

000040cc <_fwalk>:
    40cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    40d0:	4606      	mov	r6, r0
    40d2:	4688      	mov	r8, r1
    40d4:	f7ff fd52 	bl	3b7c <__sfp_lock_acquire>
    40d8:	36d8      	adds	r6, #216	; 0xd8
    40da:	bf08      	it	eq
    40dc:	4637      	moveq	r7, r6
    40de:	d015      	beq.n	410c <_fwalk+0x40>
    40e0:	2700      	movs	r7, #0
    40e2:	6875      	ldr	r5, [r6, #4]
    40e4:	68b4      	ldr	r4, [r6, #8]
    40e6:	3d01      	subs	r5, #1
    40e8:	d40d      	bmi.n	4106 <_fwalk+0x3a>
    40ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    40ee:	b13b      	cbz	r3, 4100 <_fwalk+0x34>
    40f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    40f4:	4620      	mov	r0, r4
    40f6:	f1b3 3fff 	cmp.w	r3, #4294967295
    40fa:	d001      	beq.n	4100 <_fwalk+0x34>
    40fc:	47c0      	blx	r8
    40fe:	4307      	orrs	r7, r0
    4100:	3468      	adds	r4, #104	; 0x68
    4102:	3d01      	subs	r5, #1
    4104:	d5f1      	bpl.n	40ea <_fwalk+0x1e>
    4106:	6836      	ldr	r6, [r6, #0]
    4108:	2e00      	cmp	r6, #0
    410a:	d1ea      	bne.n	40e2 <_fwalk+0x16>
    410c:	f7ff fd38 	bl	3b80 <__sfp_lock_release>
    4110:	4638      	mov	r0, r7
    4112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4116:	bf00      	nop

00004118 <_malloc_r>:
    4118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    411c:	f101 040b 	add.w	r4, r1, #11
    4120:	2c16      	cmp	r4, #22
    4122:	b083      	sub	sp, #12
    4124:	4606      	mov	r6, r0
    4126:	d82f      	bhi.n	4188 <_malloc_r+0x70>
    4128:	2300      	movs	r3, #0
    412a:	2410      	movs	r4, #16
    412c:	428c      	cmp	r4, r1
    412e:	bf2c      	ite	cs
    4130:	4619      	movcs	r1, r3
    4132:	f043 0101 	orrcc.w	r1, r3, #1
    4136:	2900      	cmp	r1, #0
    4138:	d130      	bne.n	419c <_malloc_r+0x84>
    413a:	4630      	mov	r0, r6
    413c:	f000 fc1c 	bl	4978 <__malloc_lock>
    4140:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4144:	d22e      	bcs.n	41a4 <_malloc_r+0x8c>
    4146:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    414a:	f240 1518 	movw	r5, #280	; 0x118
    414e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4152:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    4156:	68d3      	ldr	r3, [r2, #12]
    4158:	4293      	cmp	r3, r2
    415a:	f000 8206 	beq.w	456a <_malloc_r+0x452>
    415e:	685a      	ldr	r2, [r3, #4]
    4160:	f103 0508 	add.w	r5, r3, #8
    4164:	68d9      	ldr	r1, [r3, #12]
    4166:	4630      	mov	r0, r6
    4168:	f022 0c03 	bic.w	ip, r2, #3
    416c:	689a      	ldr	r2, [r3, #8]
    416e:	4463      	add	r3, ip
    4170:	685c      	ldr	r4, [r3, #4]
    4172:	608a      	str	r2, [r1, #8]
    4174:	f044 0401 	orr.w	r4, r4, #1
    4178:	60d1      	str	r1, [r2, #12]
    417a:	605c      	str	r4, [r3, #4]
    417c:	f000 fbfe 	bl	497c <__malloc_unlock>
    4180:	4628      	mov	r0, r5
    4182:	b003      	add	sp, #12
    4184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4188:	f024 0407 	bic.w	r4, r4, #7
    418c:	0fe3      	lsrs	r3, r4, #31
    418e:	428c      	cmp	r4, r1
    4190:	bf2c      	ite	cs
    4192:	4619      	movcs	r1, r3
    4194:	f043 0101 	orrcc.w	r1, r3, #1
    4198:	2900      	cmp	r1, #0
    419a:	d0ce      	beq.n	413a <_malloc_r+0x22>
    419c:	230c      	movs	r3, #12
    419e:	2500      	movs	r5, #0
    41a0:	6033      	str	r3, [r6, #0]
    41a2:	e7ed      	b.n	4180 <_malloc_r+0x68>
    41a4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    41a8:	bf04      	itt	eq
    41aa:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    41ae:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    41b2:	f040 8090 	bne.w	42d6 <_malloc_r+0x1be>
    41b6:	f240 1518 	movw	r5, #280	; 0x118
    41ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
    41be:	1828      	adds	r0, r5, r0
    41c0:	68c3      	ldr	r3, [r0, #12]
    41c2:	4298      	cmp	r0, r3
    41c4:	d106      	bne.n	41d4 <_malloc_r+0xbc>
    41c6:	e00d      	b.n	41e4 <_malloc_r+0xcc>
    41c8:	2a00      	cmp	r2, #0
    41ca:	f280 816f 	bge.w	44ac <_malloc_r+0x394>
    41ce:	68db      	ldr	r3, [r3, #12]
    41d0:	4298      	cmp	r0, r3
    41d2:	d007      	beq.n	41e4 <_malloc_r+0xcc>
    41d4:	6859      	ldr	r1, [r3, #4]
    41d6:	f021 0103 	bic.w	r1, r1, #3
    41da:	1b0a      	subs	r2, r1, r4
    41dc:	2a0f      	cmp	r2, #15
    41de:	ddf3      	ble.n	41c8 <_malloc_r+0xb0>
    41e0:	f10e 3eff 	add.w	lr, lr, #4294967295
    41e4:	f10e 0e01 	add.w	lr, lr, #1
    41e8:	f240 1718 	movw	r7, #280	; 0x118
    41ec:	f2c2 0700 	movt	r7, #8192	; 0x2000
    41f0:	f107 0108 	add.w	r1, r7, #8
    41f4:	688b      	ldr	r3, [r1, #8]
    41f6:	4299      	cmp	r1, r3
    41f8:	bf08      	it	eq
    41fa:	687a      	ldreq	r2, [r7, #4]
    41fc:	d026      	beq.n	424c <_malloc_r+0x134>
    41fe:	685a      	ldr	r2, [r3, #4]
    4200:	f022 0c03 	bic.w	ip, r2, #3
    4204:	ebc4 020c 	rsb	r2, r4, ip
    4208:	2a0f      	cmp	r2, #15
    420a:	f300 8194 	bgt.w	4536 <_malloc_r+0x41e>
    420e:	2a00      	cmp	r2, #0
    4210:	60c9      	str	r1, [r1, #12]
    4212:	6089      	str	r1, [r1, #8]
    4214:	f280 8099 	bge.w	434a <_malloc_r+0x232>
    4218:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    421c:	f080 8165 	bcs.w	44ea <_malloc_r+0x3d2>
    4220:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    4224:	f04f 0a01 	mov.w	sl, #1
    4228:	687a      	ldr	r2, [r7, #4]
    422a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    422e:	ea4f 0cac 	mov.w	ip, ip, asr #2
    4232:	fa0a fc0c 	lsl.w	ip, sl, ip
    4236:	60d8      	str	r0, [r3, #12]
    4238:	f8d0 8008 	ldr.w	r8, [r0, #8]
    423c:	ea4c 0202 	orr.w	r2, ip, r2
    4240:	607a      	str	r2, [r7, #4]
    4242:	f8c3 8008 	str.w	r8, [r3, #8]
    4246:	f8c8 300c 	str.w	r3, [r8, #12]
    424a:	6083      	str	r3, [r0, #8]
    424c:	f04f 0c01 	mov.w	ip, #1
    4250:	ea4f 03ae 	mov.w	r3, lr, asr #2
    4254:	fa0c fc03 	lsl.w	ip, ip, r3
    4258:	4594      	cmp	ip, r2
    425a:	f200 8082 	bhi.w	4362 <_malloc_r+0x24a>
    425e:	ea12 0f0c 	tst.w	r2, ip
    4262:	d108      	bne.n	4276 <_malloc_r+0x15e>
    4264:	f02e 0e03 	bic.w	lr, lr, #3
    4268:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    426c:	f10e 0e04 	add.w	lr, lr, #4
    4270:	ea12 0f0c 	tst.w	r2, ip
    4274:	d0f8      	beq.n	4268 <_malloc_r+0x150>
    4276:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    427a:	46f2      	mov	sl, lr
    427c:	46c8      	mov	r8, r9
    427e:	f8d8 300c 	ldr.w	r3, [r8, #12]
    4282:	4598      	cmp	r8, r3
    4284:	d107      	bne.n	4296 <_malloc_r+0x17e>
    4286:	e168      	b.n	455a <_malloc_r+0x442>
    4288:	2a00      	cmp	r2, #0
    428a:	f280 8178 	bge.w	457e <_malloc_r+0x466>
    428e:	68db      	ldr	r3, [r3, #12]
    4290:	4598      	cmp	r8, r3
    4292:	f000 8162 	beq.w	455a <_malloc_r+0x442>
    4296:	6858      	ldr	r0, [r3, #4]
    4298:	f020 0003 	bic.w	r0, r0, #3
    429c:	1b02      	subs	r2, r0, r4
    429e:	2a0f      	cmp	r2, #15
    42a0:	ddf2      	ble.n	4288 <_malloc_r+0x170>
    42a2:	461d      	mov	r5, r3
    42a4:	191f      	adds	r7, r3, r4
    42a6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    42aa:	f044 0e01 	orr.w	lr, r4, #1
    42ae:	f855 4f08 	ldr.w	r4, [r5, #8]!
    42b2:	4630      	mov	r0, r6
    42b4:	50ba      	str	r2, [r7, r2]
    42b6:	f042 0201 	orr.w	r2, r2, #1
    42ba:	f8c3 e004 	str.w	lr, [r3, #4]
    42be:	f8cc 4008 	str.w	r4, [ip, #8]
    42c2:	f8c4 c00c 	str.w	ip, [r4, #12]
    42c6:	608f      	str	r7, [r1, #8]
    42c8:	60cf      	str	r7, [r1, #12]
    42ca:	607a      	str	r2, [r7, #4]
    42cc:	60b9      	str	r1, [r7, #8]
    42ce:	60f9      	str	r1, [r7, #12]
    42d0:	f000 fb54 	bl	497c <__malloc_unlock>
    42d4:	e754      	b.n	4180 <_malloc_r+0x68>
    42d6:	f1be 0f04 	cmp.w	lr, #4
    42da:	bf9e      	ittt	ls
    42dc:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    42e0:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    42e4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    42e8:	f67f af65 	bls.w	41b6 <_malloc_r+0x9e>
    42ec:	f1be 0f14 	cmp.w	lr, #20
    42f0:	bf9c      	itt	ls
    42f2:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    42f6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    42fa:	f67f af5c 	bls.w	41b6 <_malloc_r+0x9e>
    42fe:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    4302:	bf9e      	ittt	ls
    4304:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    4308:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    430c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4310:	f67f af51 	bls.w	41b6 <_malloc_r+0x9e>
    4314:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    4318:	bf9e      	ittt	ls
    431a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    431e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    4322:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4326:	f67f af46 	bls.w	41b6 <_malloc_r+0x9e>
    432a:	f240 5354 	movw	r3, #1364	; 0x554
    432e:	459e      	cmp	lr, r3
    4330:	bf95      	itete	ls
    4332:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    4336:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    433a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    433e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    4342:	bf98      	it	ls
    4344:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    4348:	e735      	b.n	41b6 <_malloc_r+0x9e>
    434a:	eb03 020c 	add.w	r2, r3, ip
    434e:	f103 0508 	add.w	r5, r3, #8
    4352:	4630      	mov	r0, r6
    4354:	6853      	ldr	r3, [r2, #4]
    4356:	f043 0301 	orr.w	r3, r3, #1
    435a:	6053      	str	r3, [r2, #4]
    435c:	f000 fb0e 	bl	497c <__malloc_unlock>
    4360:	e70e      	b.n	4180 <_malloc_r+0x68>
    4362:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4366:	f8d8 3004 	ldr.w	r3, [r8, #4]
    436a:	f023 0903 	bic.w	r9, r3, #3
    436e:	ebc4 0209 	rsb	r2, r4, r9
    4372:	454c      	cmp	r4, r9
    4374:	bf94      	ite	ls
    4376:	2300      	movls	r3, #0
    4378:	2301      	movhi	r3, #1
    437a:	2a0f      	cmp	r2, #15
    437c:	bfd8      	it	le
    437e:	f043 0301 	orrle.w	r3, r3, #1
    4382:	2b00      	cmp	r3, #0
    4384:	f000 80a1 	beq.w	44ca <_malloc_r+0x3b2>
    4388:	f240 5b34 	movw	fp, #1332	; 0x534
    438c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    4390:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    4394:	f8db 3000 	ldr.w	r3, [fp]
    4398:	3310      	adds	r3, #16
    439a:	191b      	adds	r3, r3, r4
    439c:	f1b2 3fff 	cmp.w	r2, #4294967295
    43a0:	d006      	beq.n	43b0 <_malloc_r+0x298>
    43a2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    43a6:	331f      	adds	r3, #31
    43a8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    43ac:	f023 031f 	bic.w	r3, r3, #31
    43b0:	4619      	mov	r1, r3
    43b2:	4630      	mov	r0, r6
    43b4:	9301      	str	r3, [sp, #4]
    43b6:	f000 fcbd 	bl	4d34 <_sbrk_r>
    43ba:	9b01      	ldr	r3, [sp, #4]
    43bc:	f1b0 3fff 	cmp.w	r0, #4294967295
    43c0:	4682      	mov	sl, r0
    43c2:	f000 80f4 	beq.w	45ae <_malloc_r+0x496>
    43c6:	eb08 0109 	add.w	r1, r8, r9
    43ca:	4281      	cmp	r1, r0
    43cc:	f200 80ec 	bhi.w	45a8 <_malloc_r+0x490>
    43d0:	f8db 2004 	ldr.w	r2, [fp, #4]
    43d4:	189a      	adds	r2, r3, r2
    43d6:	4551      	cmp	r1, sl
    43d8:	f8cb 2004 	str.w	r2, [fp, #4]
    43dc:	f000 8145 	beq.w	466a <_malloc_r+0x552>
    43e0:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    43e4:	f240 1018 	movw	r0, #280	; 0x118
    43e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    43ec:	f1b5 3fff 	cmp.w	r5, #4294967295
    43f0:	bf08      	it	eq
    43f2:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    43f6:	d003      	beq.n	4400 <_malloc_r+0x2e8>
    43f8:	4452      	add	r2, sl
    43fa:	1a51      	subs	r1, r2, r1
    43fc:	f8cb 1004 	str.w	r1, [fp, #4]
    4400:	f01a 0507 	ands.w	r5, sl, #7
    4404:	4630      	mov	r0, r6
    4406:	bf17      	itett	ne
    4408:	f1c5 0508 	rsbne	r5, r5, #8
    440c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    4410:	44aa      	addne	sl, r5
    4412:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    4416:	4453      	add	r3, sl
    4418:	051b      	lsls	r3, r3, #20
    441a:	0d1b      	lsrs	r3, r3, #20
    441c:	1aed      	subs	r5, r5, r3
    441e:	4629      	mov	r1, r5
    4420:	f000 fc88 	bl	4d34 <_sbrk_r>
    4424:	f1b0 3fff 	cmp.w	r0, #4294967295
    4428:	f000 812c 	beq.w	4684 <_malloc_r+0x56c>
    442c:	ebca 0100 	rsb	r1, sl, r0
    4430:	1949      	adds	r1, r1, r5
    4432:	f041 0101 	orr.w	r1, r1, #1
    4436:	f8db 2004 	ldr.w	r2, [fp, #4]
    443a:	f240 5334 	movw	r3, #1332	; 0x534
    443e:	f8c7 a008 	str.w	sl, [r7, #8]
    4442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4446:	18aa      	adds	r2, r5, r2
    4448:	45b8      	cmp	r8, r7
    444a:	f8cb 2004 	str.w	r2, [fp, #4]
    444e:	f8ca 1004 	str.w	r1, [sl, #4]
    4452:	d017      	beq.n	4484 <_malloc_r+0x36c>
    4454:	f1b9 0f0f 	cmp.w	r9, #15
    4458:	f240 80df 	bls.w	461a <_malloc_r+0x502>
    445c:	f1a9 010c 	sub.w	r1, r9, #12
    4460:	2505      	movs	r5, #5
    4462:	f021 0107 	bic.w	r1, r1, #7
    4466:	eb08 0001 	add.w	r0, r8, r1
    446a:	290f      	cmp	r1, #15
    446c:	6085      	str	r5, [r0, #8]
    446e:	6045      	str	r5, [r0, #4]
    4470:	f8d8 0004 	ldr.w	r0, [r8, #4]
    4474:	f000 0001 	and.w	r0, r0, #1
    4478:	ea41 0000 	orr.w	r0, r1, r0
    447c:	f8c8 0004 	str.w	r0, [r8, #4]
    4480:	f200 80ac 	bhi.w	45dc <_malloc_r+0x4c4>
    4484:	46d0      	mov	r8, sl
    4486:	f240 5334 	movw	r3, #1332	; 0x534
    448a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    448e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4492:	428a      	cmp	r2, r1
    4494:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    4498:	bf88      	it	hi
    449a:	62da      	strhi	r2, [r3, #44]	; 0x2c
    449c:	f240 5334 	movw	r3, #1332	; 0x534
    44a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44a4:	428a      	cmp	r2, r1
    44a6:	bf88      	it	hi
    44a8:	631a      	strhi	r2, [r3, #48]	; 0x30
    44aa:	e082      	b.n	45b2 <_malloc_r+0x49a>
    44ac:	185c      	adds	r4, r3, r1
    44ae:	689a      	ldr	r2, [r3, #8]
    44b0:	68d9      	ldr	r1, [r3, #12]
    44b2:	4630      	mov	r0, r6
    44b4:	6866      	ldr	r6, [r4, #4]
    44b6:	f103 0508 	add.w	r5, r3, #8
    44ba:	608a      	str	r2, [r1, #8]
    44bc:	f046 0301 	orr.w	r3, r6, #1
    44c0:	60d1      	str	r1, [r2, #12]
    44c2:	6063      	str	r3, [r4, #4]
    44c4:	f000 fa5a 	bl	497c <__malloc_unlock>
    44c8:	e65a      	b.n	4180 <_malloc_r+0x68>
    44ca:	eb08 0304 	add.w	r3, r8, r4
    44ce:	f042 0201 	orr.w	r2, r2, #1
    44d2:	f044 0401 	orr.w	r4, r4, #1
    44d6:	4630      	mov	r0, r6
    44d8:	f8c8 4004 	str.w	r4, [r8, #4]
    44dc:	f108 0508 	add.w	r5, r8, #8
    44e0:	605a      	str	r2, [r3, #4]
    44e2:	60bb      	str	r3, [r7, #8]
    44e4:	f000 fa4a 	bl	497c <__malloc_unlock>
    44e8:	e64a      	b.n	4180 <_malloc_r+0x68>
    44ea:	ea4f 225c 	mov.w	r2, ip, lsr #9
    44ee:	2a04      	cmp	r2, #4
    44f0:	d954      	bls.n	459c <_malloc_r+0x484>
    44f2:	2a14      	cmp	r2, #20
    44f4:	f200 8089 	bhi.w	460a <_malloc_r+0x4f2>
    44f8:	325b      	adds	r2, #91	; 0x5b
    44fa:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    44fe:	44a8      	add	r8, r5
    4500:	f240 1718 	movw	r7, #280	; 0x118
    4504:	f2c2 0700 	movt	r7, #8192	; 0x2000
    4508:	f8d8 0008 	ldr.w	r0, [r8, #8]
    450c:	4540      	cmp	r0, r8
    450e:	d103      	bne.n	4518 <_malloc_r+0x400>
    4510:	e06f      	b.n	45f2 <_malloc_r+0x4da>
    4512:	6880      	ldr	r0, [r0, #8]
    4514:	4580      	cmp	r8, r0
    4516:	d004      	beq.n	4522 <_malloc_r+0x40a>
    4518:	6842      	ldr	r2, [r0, #4]
    451a:	f022 0203 	bic.w	r2, r2, #3
    451e:	4594      	cmp	ip, r2
    4520:	d3f7      	bcc.n	4512 <_malloc_r+0x3fa>
    4522:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    4526:	f8c3 c00c 	str.w	ip, [r3, #12]
    452a:	6098      	str	r0, [r3, #8]
    452c:	687a      	ldr	r2, [r7, #4]
    452e:	60c3      	str	r3, [r0, #12]
    4530:	f8cc 3008 	str.w	r3, [ip, #8]
    4534:	e68a      	b.n	424c <_malloc_r+0x134>
    4536:	191f      	adds	r7, r3, r4
    4538:	4630      	mov	r0, r6
    453a:	f044 0401 	orr.w	r4, r4, #1
    453e:	60cf      	str	r7, [r1, #12]
    4540:	605c      	str	r4, [r3, #4]
    4542:	f103 0508 	add.w	r5, r3, #8
    4546:	50ba      	str	r2, [r7, r2]
    4548:	f042 0201 	orr.w	r2, r2, #1
    454c:	608f      	str	r7, [r1, #8]
    454e:	607a      	str	r2, [r7, #4]
    4550:	60b9      	str	r1, [r7, #8]
    4552:	60f9      	str	r1, [r7, #12]
    4554:	f000 fa12 	bl	497c <__malloc_unlock>
    4558:	e612      	b.n	4180 <_malloc_r+0x68>
    455a:	f10a 0a01 	add.w	sl, sl, #1
    455e:	f01a 0f03 	tst.w	sl, #3
    4562:	d05f      	beq.n	4624 <_malloc_r+0x50c>
    4564:	f103 0808 	add.w	r8, r3, #8
    4568:	e689      	b.n	427e <_malloc_r+0x166>
    456a:	f103 0208 	add.w	r2, r3, #8
    456e:	68d3      	ldr	r3, [r2, #12]
    4570:	429a      	cmp	r2, r3
    4572:	bf08      	it	eq
    4574:	f10e 0e02 	addeq.w	lr, lr, #2
    4578:	f43f ae36 	beq.w	41e8 <_malloc_r+0xd0>
    457c:	e5ef      	b.n	415e <_malloc_r+0x46>
    457e:	461d      	mov	r5, r3
    4580:	1819      	adds	r1, r3, r0
    4582:	68da      	ldr	r2, [r3, #12]
    4584:	4630      	mov	r0, r6
    4586:	f855 3f08 	ldr.w	r3, [r5, #8]!
    458a:	684c      	ldr	r4, [r1, #4]
    458c:	6093      	str	r3, [r2, #8]
    458e:	f044 0401 	orr.w	r4, r4, #1
    4592:	60da      	str	r2, [r3, #12]
    4594:	604c      	str	r4, [r1, #4]
    4596:	f000 f9f1 	bl	497c <__malloc_unlock>
    459a:	e5f1      	b.n	4180 <_malloc_r+0x68>
    459c:	ea4f 129c 	mov.w	r2, ip, lsr #6
    45a0:	3238      	adds	r2, #56	; 0x38
    45a2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    45a6:	e7aa      	b.n	44fe <_malloc_r+0x3e6>
    45a8:	45b8      	cmp	r8, r7
    45aa:	f43f af11 	beq.w	43d0 <_malloc_r+0x2b8>
    45ae:	f8d7 8008 	ldr.w	r8, [r7, #8]
    45b2:	f8d8 2004 	ldr.w	r2, [r8, #4]
    45b6:	f022 0203 	bic.w	r2, r2, #3
    45ba:	4294      	cmp	r4, r2
    45bc:	bf94      	ite	ls
    45be:	2300      	movls	r3, #0
    45c0:	2301      	movhi	r3, #1
    45c2:	1b12      	subs	r2, r2, r4
    45c4:	2a0f      	cmp	r2, #15
    45c6:	bfd8      	it	le
    45c8:	f043 0301 	orrle.w	r3, r3, #1
    45cc:	2b00      	cmp	r3, #0
    45ce:	f43f af7c 	beq.w	44ca <_malloc_r+0x3b2>
    45d2:	4630      	mov	r0, r6
    45d4:	2500      	movs	r5, #0
    45d6:	f000 f9d1 	bl	497c <__malloc_unlock>
    45da:	e5d1      	b.n	4180 <_malloc_r+0x68>
    45dc:	f108 0108 	add.w	r1, r8, #8
    45e0:	4630      	mov	r0, r6
    45e2:	9301      	str	r3, [sp, #4]
    45e4:	f000 fe0e 	bl	5204 <_free_r>
    45e8:	9b01      	ldr	r3, [sp, #4]
    45ea:	f8d7 8008 	ldr.w	r8, [r7, #8]
    45ee:	685a      	ldr	r2, [r3, #4]
    45f0:	e749      	b.n	4486 <_malloc_r+0x36e>
    45f2:	f04f 0a01 	mov.w	sl, #1
    45f6:	f8d7 8004 	ldr.w	r8, [r7, #4]
    45fa:	1092      	asrs	r2, r2, #2
    45fc:	4684      	mov	ip, r0
    45fe:	fa0a f202 	lsl.w	r2, sl, r2
    4602:	ea48 0202 	orr.w	r2, r8, r2
    4606:	607a      	str	r2, [r7, #4]
    4608:	e78d      	b.n	4526 <_malloc_r+0x40e>
    460a:	2a54      	cmp	r2, #84	; 0x54
    460c:	d824      	bhi.n	4658 <_malloc_r+0x540>
    460e:	ea4f 321c 	mov.w	r2, ip, lsr #12
    4612:	326e      	adds	r2, #110	; 0x6e
    4614:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4618:	e771      	b.n	44fe <_malloc_r+0x3e6>
    461a:	2301      	movs	r3, #1
    461c:	46d0      	mov	r8, sl
    461e:	f8ca 3004 	str.w	r3, [sl, #4]
    4622:	e7c6      	b.n	45b2 <_malloc_r+0x49a>
    4624:	464a      	mov	r2, r9
    4626:	f01e 0f03 	tst.w	lr, #3
    462a:	4613      	mov	r3, r2
    462c:	f10e 3eff 	add.w	lr, lr, #4294967295
    4630:	d033      	beq.n	469a <_malloc_r+0x582>
    4632:	f853 2908 	ldr.w	r2, [r3], #-8
    4636:	429a      	cmp	r2, r3
    4638:	d0f5      	beq.n	4626 <_malloc_r+0x50e>
    463a:	687b      	ldr	r3, [r7, #4]
    463c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4640:	459c      	cmp	ip, r3
    4642:	f63f ae8e 	bhi.w	4362 <_malloc_r+0x24a>
    4646:	f1bc 0f00 	cmp.w	ip, #0
    464a:	f43f ae8a 	beq.w	4362 <_malloc_r+0x24a>
    464e:	ea1c 0f03 	tst.w	ip, r3
    4652:	d027      	beq.n	46a4 <_malloc_r+0x58c>
    4654:	46d6      	mov	lr, sl
    4656:	e60e      	b.n	4276 <_malloc_r+0x15e>
    4658:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    465c:	d815      	bhi.n	468a <_malloc_r+0x572>
    465e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    4662:	3277      	adds	r2, #119	; 0x77
    4664:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    4668:	e749      	b.n	44fe <_malloc_r+0x3e6>
    466a:	0508      	lsls	r0, r1, #20
    466c:	0d00      	lsrs	r0, r0, #20
    466e:	2800      	cmp	r0, #0
    4670:	f47f aeb6 	bne.w	43e0 <_malloc_r+0x2c8>
    4674:	f8d7 8008 	ldr.w	r8, [r7, #8]
    4678:	444b      	add	r3, r9
    467a:	f043 0301 	orr.w	r3, r3, #1
    467e:	f8c8 3004 	str.w	r3, [r8, #4]
    4682:	e700      	b.n	4486 <_malloc_r+0x36e>
    4684:	2101      	movs	r1, #1
    4686:	2500      	movs	r5, #0
    4688:	e6d5      	b.n	4436 <_malloc_r+0x31e>
    468a:	f240 5054 	movw	r0, #1364	; 0x554
    468e:	4282      	cmp	r2, r0
    4690:	d90d      	bls.n	46ae <_malloc_r+0x596>
    4692:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    4696:	227e      	movs	r2, #126	; 0x7e
    4698:	e731      	b.n	44fe <_malloc_r+0x3e6>
    469a:	687b      	ldr	r3, [r7, #4]
    469c:	ea23 030c 	bic.w	r3, r3, ip
    46a0:	607b      	str	r3, [r7, #4]
    46a2:	e7cb      	b.n	463c <_malloc_r+0x524>
    46a4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    46a8:	f10a 0a04 	add.w	sl, sl, #4
    46ac:	e7cf      	b.n	464e <_malloc_r+0x536>
    46ae:	ea4f 429c 	mov.w	r2, ip, lsr #18
    46b2:	327c      	adds	r2, #124	; 0x7c
    46b4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    46b8:	e721      	b.n	44fe <_malloc_r+0x3e6>
    46ba:	bf00      	nop

000046bc <memchr>:
    46bc:	f010 0f03 	tst.w	r0, #3
    46c0:	b2c9      	uxtb	r1, r1
    46c2:	b410      	push	{r4}
    46c4:	d010      	beq.n	46e8 <memchr+0x2c>
    46c6:	2a00      	cmp	r2, #0
    46c8:	d02f      	beq.n	472a <memchr+0x6e>
    46ca:	7803      	ldrb	r3, [r0, #0]
    46cc:	428b      	cmp	r3, r1
    46ce:	d02a      	beq.n	4726 <memchr+0x6a>
    46d0:	3a01      	subs	r2, #1
    46d2:	e005      	b.n	46e0 <memchr+0x24>
    46d4:	2a00      	cmp	r2, #0
    46d6:	d028      	beq.n	472a <memchr+0x6e>
    46d8:	7803      	ldrb	r3, [r0, #0]
    46da:	3a01      	subs	r2, #1
    46dc:	428b      	cmp	r3, r1
    46de:	d022      	beq.n	4726 <memchr+0x6a>
    46e0:	3001      	adds	r0, #1
    46e2:	f010 0f03 	tst.w	r0, #3
    46e6:	d1f5      	bne.n	46d4 <memchr+0x18>
    46e8:	2a03      	cmp	r2, #3
    46ea:	d911      	bls.n	4710 <memchr+0x54>
    46ec:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    46f0:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    46f4:	6803      	ldr	r3, [r0, #0]
    46f6:	ea84 0303 	eor.w	r3, r4, r3
    46fa:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    46fe:	ea2c 0303 	bic.w	r3, ip, r3
    4702:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    4706:	d103      	bne.n	4710 <memchr+0x54>
    4708:	3a04      	subs	r2, #4
    470a:	3004      	adds	r0, #4
    470c:	2a03      	cmp	r2, #3
    470e:	d8f1      	bhi.n	46f4 <memchr+0x38>
    4710:	b15a      	cbz	r2, 472a <memchr+0x6e>
    4712:	7803      	ldrb	r3, [r0, #0]
    4714:	428b      	cmp	r3, r1
    4716:	d006      	beq.n	4726 <memchr+0x6a>
    4718:	3a01      	subs	r2, #1
    471a:	b132      	cbz	r2, 472a <memchr+0x6e>
    471c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    4720:	3a01      	subs	r2, #1
    4722:	428b      	cmp	r3, r1
    4724:	d1f9      	bne.n	471a <memchr+0x5e>
    4726:	bc10      	pop	{r4}
    4728:	4770      	bx	lr
    472a:	2000      	movs	r0, #0
    472c:	e7fb      	b.n	4726 <memchr+0x6a>
    472e:	bf00      	nop

00004730 <memcpy>:
    4730:	2a03      	cmp	r2, #3
    4732:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    4736:	d80b      	bhi.n	4750 <memcpy+0x20>
    4738:	b13a      	cbz	r2, 474a <memcpy+0x1a>
    473a:	2300      	movs	r3, #0
    473c:	f811 c003 	ldrb.w	ip, [r1, r3]
    4740:	f800 c003 	strb.w	ip, [r0, r3]
    4744:	3301      	adds	r3, #1
    4746:	4293      	cmp	r3, r2
    4748:	d1f8      	bne.n	473c <memcpy+0xc>
    474a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    474e:	4770      	bx	lr
    4750:	1882      	adds	r2, r0, r2
    4752:	460c      	mov	r4, r1
    4754:	4603      	mov	r3, r0
    4756:	e003      	b.n	4760 <memcpy+0x30>
    4758:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    475c:	f803 1c01 	strb.w	r1, [r3, #-1]
    4760:	f003 0603 	and.w	r6, r3, #3
    4764:	4619      	mov	r1, r3
    4766:	46a4      	mov	ip, r4
    4768:	3301      	adds	r3, #1
    476a:	3401      	adds	r4, #1
    476c:	2e00      	cmp	r6, #0
    476e:	d1f3      	bne.n	4758 <memcpy+0x28>
    4770:	f01c 0403 	ands.w	r4, ip, #3
    4774:	4663      	mov	r3, ip
    4776:	bf08      	it	eq
    4778:	ebc1 0c02 	rsbeq	ip, r1, r2
    477c:	d068      	beq.n	4850 <memcpy+0x120>
    477e:	4265      	negs	r5, r4
    4780:	f1c4 0a04 	rsb	sl, r4, #4
    4784:	eb0c 0705 	add.w	r7, ip, r5
    4788:	4633      	mov	r3, r6
    478a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    478e:	f85c 6005 	ldr.w	r6, [ip, r5]
    4792:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    4796:	1a55      	subs	r5, r2, r1
    4798:	e008      	b.n	47ac <memcpy+0x7c>
    479a:	f857 4f04 	ldr.w	r4, [r7, #4]!
    479e:	4626      	mov	r6, r4
    47a0:	fa04 f40a 	lsl.w	r4, r4, sl
    47a4:	ea49 0404 	orr.w	r4, r9, r4
    47a8:	50cc      	str	r4, [r1, r3]
    47aa:	3304      	adds	r3, #4
    47ac:	185c      	adds	r4, r3, r1
    47ae:	2d03      	cmp	r5, #3
    47b0:	fa26 f908 	lsr.w	r9, r6, r8
    47b4:	f1a5 0504 	sub.w	r5, r5, #4
    47b8:	eb0c 0603 	add.w	r6, ip, r3
    47bc:	dced      	bgt.n	479a <memcpy+0x6a>
    47be:	2300      	movs	r3, #0
    47c0:	e002      	b.n	47c8 <memcpy+0x98>
    47c2:	5cf1      	ldrb	r1, [r6, r3]
    47c4:	54e1      	strb	r1, [r4, r3]
    47c6:	3301      	adds	r3, #1
    47c8:	1919      	adds	r1, r3, r4
    47ca:	4291      	cmp	r1, r2
    47cc:	d3f9      	bcc.n	47c2 <memcpy+0x92>
    47ce:	e7bc      	b.n	474a <memcpy+0x1a>
    47d0:	f853 4c40 	ldr.w	r4, [r3, #-64]
    47d4:	f841 4c40 	str.w	r4, [r1, #-64]
    47d8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    47dc:	f841 4c3c 	str.w	r4, [r1, #-60]
    47e0:	f853 4c38 	ldr.w	r4, [r3, #-56]
    47e4:	f841 4c38 	str.w	r4, [r1, #-56]
    47e8:	f853 4c34 	ldr.w	r4, [r3, #-52]
    47ec:	f841 4c34 	str.w	r4, [r1, #-52]
    47f0:	f853 4c30 	ldr.w	r4, [r3, #-48]
    47f4:	f841 4c30 	str.w	r4, [r1, #-48]
    47f8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    47fc:	f841 4c2c 	str.w	r4, [r1, #-44]
    4800:	f853 4c28 	ldr.w	r4, [r3, #-40]
    4804:	f841 4c28 	str.w	r4, [r1, #-40]
    4808:	f853 4c24 	ldr.w	r4, [r3, #-36]
    480c:	f841 4c24 	str.w	r4, [r1, #-36]
    4810:	f853 4c20 	ldr.w	r4, [r3, #-32]
    4814:	f841 4c20 	str.w	r4, [r1, #-32]
    4818:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    481c:	f841 4c1c 	str.w	r4, [r1, #-28]
    4820:	f853 4c18 	ldr.w	r4, [r3, #-24]
    4824:	f841 4c18 	str.w	r4, [r1, #-24]
    4828:	f853 4c14 	ldr.w	r4, [r3, #-20]
    482c:	f841 4c14 	str.w	r4, [r1, #-20]
    4830:	f853 4c10 	ldr.w	r4, [r3, #-16]
    4834:	f841 4c10 	str.w	r4, [r1, #-16]
    4838:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    483c:	f841 4c0c 	str.w	r4, [r1, #-12]
    4840:	f853 4c08 	ldr.w	r4, [r3, #-8]
    4844:	f841 4c08 	str.w	r4, [r1, #-8]
    4848:	f853 4c04 	ldr.w	r4, [r3, #-4]
    484c:	f841 4c04 	str.w	r4, [r1, #-4]
    4850:	461c      	mov	r4, r3
    4852:	460d      	mov	r5, r1
    4854:	3340      	adds	r3, #64	; 0x40
    4856:	3140      	adds	r1, #64	; 0x40
    4858:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    485c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    4860:	dcb6      	bgt.n	47d0 <memcpy+0xa0>
    4862:	4621      	mov	r1, r4
    4864:	462b      	mov	r3, r5
    4866:	1b54      	subs	r4, r2, r5
    4868:	e00f      	b.n	488a <memcpy+0x15a>
    486a:	f851 5c10 	ldr.w	r5, [r1, #-16]
    486e:	f843 5c10 	str.w	r5, [r3, #-16]
    4872:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    4876:	f843 5c0c 	str.w	r5, [r3, #-12]
    487a:	f851 5c08 	ldr.w	r5, [r1, #-8]
    487e:	f843 5c08 	str.w	r5, [r3, #-8]
    4882:	f851 5c04 	ldr.w	r5, [r1, #-4]
    4886:	f843 5c04 	str.w	r5, [r3, #-4]
    488a:	2c0f      	cmp	r4, #15
    488c:	460d      	mov	r5, r1
    488e:	469c      	mov	ip, r3
    4890:	f101 0110 	add.w	r1, r1, #16
    4894:	f103 0310 	add.w	r3, r3, #16
    4898:	f1a4 0410 	sub.w	r4, r4, #16
    489c:	dce5      	bgt.n	486a <memcpy+0x13a>
    489e:	ebcc 0102 	rsb	r1, ip, r2
    48a2:	2300      	movs	r3, #0
    48a4:	e003      	b.n	48ae <memcpy+0x17e>
    48a6:	58ec      	ldr	r4, [r5, r3]
    48a8:	f84c 4003 	str.w	r4, [ip, r3]
    48ac:	3304      	adds	r3, #4
    48ae:	195e      	adds	r6, r3, r5
    48b0:	2903      	cmp	r1, #3
    48b2:	eb03 040c 	add.w	r4, r3, ip
    48b6:	f1a1 0104 	sub.w	r1, r1, #4
    48ba:	dcf4      	bgt.n	48a6 <memcpy+0x176>
    48bc:	e77f      	b.n	47be <memcpy+0x8e>
    48be:	bf00      	nop

000048c0 <memmove>:
    48c0:	4288      	cmp	r0, r1
    48c2:	468c      	mov	ip, r1
    48c4:	b470      	push	{r4, r5, r6}
    48c6:	4605      	mov	r5, r0
    48c8:	4614      	mov	r4, r2
    48ca:	d90e      	bls.n	48ea <memmove+0x2a>
    48cc:	188b      	adds	r3, r1, r2
    48ce:	4298      	cmp	r0, r3
    48d0:	d20b      	bcs.n	48ea <memmove+0x2a>
    48d2:	b142      	cbz	r2, 48e6 <memmove+0x26>
    48d4:	ebc2 0c03 	rsb	ip, r2, r3
    48d8:	4601      	mov	r1, r0
    48da:	1e53      	subs	r3, r2, #1
    48dc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    48e0:	54ca      	strb	r2, [r1, r3]
    48e2:	3b01      	subs	r3, #1
    48e4:	d2fa      	bcs.n	48dc <memmove+0x1c>
    48e6:	bc70      	pop	{r4, r5, r6}
    48e8:	4770      	bx	lr
    48ea:	2a0f      	cmp	r2, #15
    48ec:	d809      	bhi.n	4902 <memmove+0x42>
    48ee:	2c00      	cmp	r4, #0
    48f0:	d0f9      	beq.n	48e6 <memmove+0x26>
    48f2:	2300      	movs	r3, #0
    48f4:	f81c 2003 	ldrb.w	r2, [ip, r3]
    48f8:	54ea      	strb	r2, [r5, r3]
    48fa:	3301      	adds	r3, #1
    48fc:	42a3      	cmp	r3, r4
    48fe:	d1f9      	bne.n	48f4 <memmove+0x34>
    4900:	e7f1      	b.n	48e6 <memmove+0x26>
    4902:	ea41 0300 	orr.w	r3, r1, r0
    4906:	f013 0f03 	tst.w	r3, #3
    490a:	d1f0      	bne.n	48ee <memmove+0x2e>
    490c:	4694      	mov	ip, r2
    490e:	460c      	mov	r4, r1
    4910:	4603      	mov	r3, r0
    4912:	6825      	ldr	r5, [r4, #0]
    4914:	f1ac 0c10 	sub.w	ip, ip, #16
    4918:	601d      	str	r5, [r3, #0]
    491a:	6865      	ldr	r5, [r4, #4]
    491c:	605d      	str	r5, [r3, #4]
    491e:	68a5      	ldr	r5, [r4, #8]
    4920:	609d      	str	r5, [r3, #8]
    4922:	68e5      	ldr	r5, [r4, #12]
    4924:	3410      	adds	r4, #16
    4926:	60dd      	str	r5, [r3, #12]
    4928:	3310      	adds	r3, #16
    492a:	f1bc 0f0f 	cmp.w	ip, #15
    492e:	d8f0      	bhi.n	4912 <memmove+0x52>
    4930:	3a10      	subs	r2, #16
    4932:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    4936:	f10c 0501 	add.w	r5, ip, #1
    493a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    493e:	012d      	lsls	r5, r5, #4
    4940:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    4944:	eb01 0c05 	add.w	ip, r1, r5
    4948:	1945      	adds	r5, r0, r5
    494a:	2e03      	cmp	r6, #3
    494c:	4634      	mov	r4, r6
    494e:	d9ce      	bls.n	48ee <memmove+0x2e>
    4950:	2300      	movs	r3, #0
    4952:	f85c 2003 	ldr.w	r2, [ip, r3]
    4956:	50ea      	str	r2, [r5, r3]
    4958:	3304      	adds	r3, #4
    495a:	1af2      	subs	r2, r6, r3
    495c:	2a03      	cmp	r2, #3
    495e:	d8f8      	bhi.n	4952 <memmove+0x92>
    4960:	3e04      	subs	r6, #4
    4962:	08b3      	lsrs	r3, r6, #2
    4964:	1c5a      	adds	r2, r3, #1
    4966:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    496a:	0092      	lsls	r2, r2, #2
    496c:	4494      	add	ip, r2
    496e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    4972:	18ad      	adds	r5, r5, r2
    4974:	e7bb      	b.n	48ee <memmove+0x2e>
    4976:	bf00      	nop

00004978 <__malloc_lock>:
    4978:	4770      	bx	lr
    497a:	bf00      	nop

0000497c <__malloc_unlock>:
    497c:	4770      	bx	lr
    497e:	bf00      	nop

00004980 <_realloc_r>:
    4980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4984:	4691      	mov	r9, r2
    4986:	b083      	sub	sp, #12
    4988:	4607      	mov	r7, r0
    498a:	460e      	mov	r6, r1
    498c:	2900      	cmp	r1, #0
    498e:	f000 813a 	beq.w	4c06 <_realloc_r+0x286>
    4992:	f1a1 0808 	sub.w	r8, r1, #8
    4996:	f109 040b 	add.w	r4, r9, #11
    499a:	f7ff ffed 	bl	4978 <__malloc_lock>
    499e:	2c16      	cmp	r4, #22
    49a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    49a4:	460b      	mov	r3, r1
    49a6:	f200 80a0 	bhi.w	4aea <_realloc_r+0x16a>
    49aa:	2210      	movs	r2, #16
    49ac:	2500      	movs	r5, #0
    49ae:	4614      	mov	r4, r2
    49b0:	454c      	cmp	r4, r9
    49b2:	bf38      	it	cc
    49b4:	f045 0501 	orrcc.w	r5, r5, #1
    49b8:	2d00      	cmp	r5, #0
    49ba:	f040 812a 	bne.w	4c12 <_realloc_r+0x292>
    49be:	f021 0a03 	bic.w	sl, r1, #3
    49c2:	4592      	cmp	sl, r2
    49c4:	bfa2      	ittt	ge
    49c6:	4640      	movge	r0, r8
    49c8:	4655      	movge	r5, sl
    49ca:	f108 0808 	addge.w	r8, r8, #8
    49ce:	da75      	bge.n	4abc <_realloc_r+0x13c>
    49d0:	f240 1318 	movw	r3, #280	; 0x118
    49d4:	eb08 000a 	add.w	r0, r8, sl
    49d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    49dc:	f8d3 e008 	ldr.w	lr, [r3, #8]
    49e0:	4586      	cmp	lr, r0
    49e2:	f000 811a 	beq.w	4c1a <_realloc_r+0x29a>
    49e6:	f8d0 c004 	ldr.w	ip, [r0, #4]
    49ea:	f02c 0b01 	bic.w	fp, ip, #1
    49ee:	4483      	add	fp, r0
    49f0:	f8db b004 	ldr.w	fp, [fp, #4]
    49f4:	f01b 0f01 	tst.w	fp, #1
    49f8:	d07c      	beq.n	4af4 <_realloc_r+0x174>
    49fa:	46ac      	mov	ip, r5
    49fc:	4628      	mov	r0, r5
    49fe:	f011 0f01 	tst.w	r1, #1
    4a02:	f040 809b 	bne.w	4b3c <_realloc_r+0x1bc>
    4a06:	f856 1c08 	ldr.w	r1, [r6, #-8]
    4a0a:	ebc1 0b08 	rsb	fp, r1, r8
    4a0e:	f8db 5004 	ldr.w	r5, [fp, #4]
    4a12:	f025 0503 	bic.w	r5, r5, #3
    4a16:	2800      	cmp	r0, #0
    4a18:	f000 80dd 	beq.w	4bd6 <_realloc_r+0x256>
    4a1c:	4570      	cmp	r0, lr
    4a1e:	f000 811f 	beq.w	4c60 <_realloc_r+0x2e0>
    4a22:	eb05 030a 	add.w	r3, r5, sl
    4a26:	eb0c 0503 	add.w	r5, ip, r3
    4a2a:	4295      	cmp	r5, r2
    4a2c:	bfb8      	it	lt
    4a2e:	461d      	movlt	r5, r3
    4a30:	f2c0 80d2 	blt.w	4bd8 <_realloc_r+0x258>
    4a34:	6881      	ldr	r1, [r0, #8]
    4a36:	465b      	mov	r3, fp
    4a38:	68c0      	ldr	r0, [r0, #12]
    4a3a:	f1aa 0204 	sub.w	r2, sl, #4
    4a3e:	2a24      	cmp	r2, #36	; 0x24
    4a40:	6081      	str	r1, [r0, #8]
    4a42:	60c8      	str	r0, [r1, #12]
    4a44:	f853 1f08 	ldr.w	r1, [r3, #8]!
    4a48:	f8db 000c 	ldr.w	r0, [fp, #12]
    4a4c:	6081      	str	r1, [r0, #8]
    4a4e:	60c8      	str	r0, [r1, #12]
    4a50:	f200 80d0 	bhi.w	4bf4 <_realloc_r+0x274>
    4a54:	2a13      	cmp	r2, #19
    4a56:	469c      	mov	ip, r3
    4a58:	d921      	bls.n	4a9e <_realloc_r+0x11e>
    4a5a:	4631      	mov	r1, r6
    4a5c:	f10b 0c10 	add.w	ip, fp, #16
    4a60:	f851 0b04 	ldr.w	r0, [r1], #4
    4a64:	f8cb 0008 	str.w	r0, [fp, #8]
    4a68:	6870      	ldr	r0, [r6, #4]
    4a6a:	1d0e      	adds	r6, r1, #4
    4a6c:	2a1b      	cmp	r2, #27
    4a6e:	f8cb 000c 	str.w	r0, [fp, #12]
    4a72:	d914      	bls.n	4a9e <_realloc_r+0x11e>
    4a74:	6848      	ldr	r0, [r1, #4]
    4a76:	1d31      	adds	r1, r6, #4
    4a78:	f10b 0c18 	add.w	ip, fp, #24
    4a7c:	f8cb 0010 	str.w	r0, [fp, #16]
    4a80:	6870      	ldr	r0, [r6, #4]
    4a82:	1d0e      	adds	r6, r1, #4
    4a84:	2a24      	cmp	r2, #36	; 0x24
    4a86:	f8cb 0014 	str.w	r0, [fp, #20]
    4a8a:	d108      	bne.n	4a9e <_realloc_r+0x11e>
    4a8c:	684a      	ldr	r2, [r1, #4]
    4a8e:	f10b 0c20 	add.w	ip, fp, #32
    4a92:	f8cb 2018 	str.w	r2, [fp, #24]
    4a96:	6872      	ldr	r2, [r6, #4]
    4a98:	3608      	adds	r6, #8
    4a9a:	f8cb 201c 	str.w	r2, [fp, #28]
    4a9e:	4631      	mov	r1, r6
    4aa0:	4698      	mov	r8, r3
    4aa2:	4662      	mov	r2, ip
    4aa4:	4658      	mov	r0, fp
    4aa6:	f851 3b04 	ldr.w	r3, [r1], #4
    4aaa:	f842 3b04 	str.w	r3, [r2], #4
    4aae:	6873      	ldr	r3, [r6, #4]
    4ab0:	f8cc 3004 	str.w	r3, [ip, #4]
    4ab4:	684b      	ldr	r3, [r1, #4]
    4ab6:	6053      	str	r3, [r2, #4]
    4ab8:	f8db 3004 	ldr.w	r3, [fp, #4]
    4abc:	ebc4 0c05 	rsb	ip, r4, r5
    4ac0:	f1bc 0f0f 	cmp.w	ip, #15
    4ac4:	d826      	bhi.n	4b14 <_realloc_r+0x194>
    4ac6:	1942      	adds	r2, r0, r5
    4ac8:	f003 0301 	and.w	r3, r3, #1
    4acc:	ea43 0505 	orr.w	r5, r3, r5
    4ad0:	6045      	str	r5, [r0, #4]
    4ad2:	6853      	ldr	r3, [r2, #4]
    4ad4:	f043 0301 	orr.w	r3, r3, #1
    4ad8:	6053      	str	r3, [r2, #4]
    4ada:	4638      	mov	r0, r7
    4adc:	4645      	mov	r5, r8
    4ade:	f7ff ff4d 	bl	497c <__malloc_unlock>
    4ae2:	4628      	mov	r0, r5
    4ae4:	b003      	add	sp, #12
    4ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4aea:	f024 0407 	bic.w	r4, r4, #7
    4aee:	4622      	mov	r2, r4
    4af0:	0fe5      	lsrs	r5, r4, #31
    4af2:	e75d      	b.n	49b0 <_realloc_r+0x30>
    4af4:	f02c 0c03 	bic.w	ip, ip, #3
    4af8:	eb0c 050a 	add.w	r5, ip, sl
    4afc:	4295      	cmp	r5, r2
    4afe:	f6ff af7e 	blt.w	49fe <_realloc_r+0x7e>
    4b02:	6882      	ldr	r2, [r0, #8]
    4b04:	460b      	mov	r3, r1
    4b06:	68c1      	ldr	r1, [r0, #12]
    4b08:	4640      	mov	r0, r8
    4b0a:	f108 0808 	add.w	r8, r8, #8
    4b0e:	608a      	str	r2, [r1, #8]
    4b10:	60d1      	str	r1, [r2, #12]
    4b12:	e7d3      	b.n	4abc <_realloc_r+0x13c>
    4b14:	1901      	adds	r1, r0, r4
    4b16:	f003 0301 	and.w	r3, r3, #1
    4b1a:	eb01 020c 	add.w	r2, r1, ip
    4b1e:	ea43 0404 	orr.w	r4, r3, r4
    4b22:	f04c 0301 	orr.w	r3, ip, #1
    4b26:	6044      	str	r4, [r0, #4]
    4b28:	604b      	str	r3, [r1, #4]
    4b2a:	4638      	mov	r0, r7
    4b2c:	6853      	ldr	r3, [r2, #4]
    4b2e:	3108      	adds	r1, #8
    4b30:	f043 0301 	orr.w	r3, r3, #1
    4b34:	6053      	str	r3, [r2, #4]
    4b36:	f000 fb65 	bl	5204 <_free_r>
    4b3a:	e7ce      	b.n	4ada <_realloc_r+0x15a>
    4b3c:	4649      	mov	r1, r9
    4b3e:	4638      	mov	r0, r7
    4b40:	f7ff faea 	bl	4118 <_malloc_r>
    4b44:	4605      	mov	r5, r0
    4b46:	2800      	cmp	r0, #0
    4b48:	d041      	beq.n	4bce <_realloc_r+0x24e>
    4b4a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    4b4e:	f1a0 0208 	sub.w	r2, r0, #8
    4b52:	f023 0101 	bic.w	r1, r3, #1
    4b56:	4441      	add	r1, r8
    4b58:	428a      	cmp	r2, r1
    4b5a:	f000 80d7 	beq.w	4d0c <_realloc_r+0x38c>
    4b5e:	f1aa 0204 	sub.w	r2, sl, #4
    4b62:	4631      	mov	r1, r6
    4b64:	2a24      	cmp	r2, #36	; 0x24
    4b66:	d878      	bhi.n	4c5a <_realloc_r+0x2da>
    4b68:	2a13      	cmp	r2, #19
    4b6a:	4603      	mov	r3, r0
    4b6c:	d921      	bls.n	4bb2 <_realloc_r+0x232>
    4b6e:	4634      	mov	r4, r6
    4b70:	f854 3b04 	ldr.w	r3, [r4], #4
    4b74:	1d21      	adds	r1, r4, #4
    4b76:	f840 3b04 	str.w	r3, [r0], #4
    4b7a:	1d03      	adds	r3, r0, #4
    4b7c:	f8d6 c004 	ldr.w	ip, [r6, #4]
    4b80:	2a1b      	cmp	r2, #27
    4b82:	f8c5 c004 	str.w	ip, [r5, #4]
    4b86:	d914      	bls.n	4bb2 <_realloc_r+0x232>
    4b88:	f8d4 e004 	ldr.w	lr, [r4, #4]
    4b8c:	1d1c      	adds	r4, r3, #4
    4b8e:	f101 0c04 	add.w	ip, r1, #4
    4b92:	f8c0 e004 	str.w	lr, [r0, #4]
    4b96:	6848      	ldr	r0, [r1, #4]
    4b98:	f10c 0104 	add.w	r1, ip, #4
    4b9c:	6058      	str	r0, [r3, #4]
    4b9e:	1d23      	adds	r3, r4, #4
    4ba0:	2a24      	cmp	r2, #36	; 0x24
    4ba2:	d106      	bne.n	4bb2 <_realloc_r+0x232>
    4ba4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    4ba8:	6062      	str	r2, [r4, #4]
    4baa:	684a      	ldr	r2, [r1, #4]
    4bac:	3108      	adds	r1, #8
    4bae:	605a      	str	r2, [r3, #4]
    4bb0:	3308      	adds	r3, #8
    4bb2:	4608      	mov	r0, r1
    4bb4:	461a      	mov	r2, r3
    4bb6:	f850 4b04 	ldr.w	r4, [r0], #4
    4bba:	f842 4b04 	str.w	r4, [r2], #4
    4bbe:	6849      	ldr	r1, [r1, #4]
    4bc0:	6059      	str	r1, [r3, #4]
    4bc2:	6843      	ldr	r3, [r0, #4]
    4bc4:	6053      	str	r3, [r2, #4]
    4bc6:	4631      	mov	r1, r6
    4bc8:	4638      	mov	r0, r7
    4bca:	f000 fb1b 	bl	5204 <_free_r>
    4bce:	4638      	mov	r0, r7
    4bd0:	f7ff fed4 	bl	497c <__malloc_unlock>
    4bd4:	e785      	b.n	4ae2 <_realloc_r+0x162>
    4bd6:	4455      	add	r5, sl
    4bd8:	4295      	cmp	r5, r2
    4bda:	dbaf      	blt.n	4b3c <_realloc_r+0x1bc>
    4bdc:	465b      	mov	r3, fp
    4bde:	f8db 000c 	ldr.w	r0, [fp, #12]
    4be2:	f1aa 0204 	sub.w	r2, sl, #4
    4be6:	f853 1f08 	ldr.w	r1, [r3, #8]!
    4bea:	2a24      	cmp	r2, #36	; 0x24
    4bec:	6081      	str	r1, [r0, #8]
    4bee:	60c8      	str	r0, [r1, #12]
    4bf0:	f67f af30 	bls.w	4a54 <_realloc_r+0xd4>
    4bf4:	4618      	mov	r0, r3
    4bf6:	4631      	mov	r1, r6
    4bf8:	4698      	mov	r8, r3
    4bfa:	f7ff fe61 	bl	48c0 <memmove>
    4bfe:	4658      	mov	r0, fp
    4c00:	f8db 3004 	ldr.w	r3, [fp, #4]
    4c04:	e75a      	b.n	4abc <_realloc_r+0x13c>
    4c06:	4611      	mov	r1, r2
    4c08:	b003      	add	sp, #12
    4c0a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4c0e:	f7ff ba83 	b.w	4118 <_malloc_r>
    4c12:	230c      	movs	r3, #12
    4c14:	2500      	movs	r5, #0
    4c16:	603b      	str	r3, [r7, #0]
    4c18:	e763      	b.n	4ae2 <_realloc_r+0x162>
    4c1a:	f8de 5004 	ldr.w	r5, [lr, #4]
    4c1e:	f104 0b10 	add.w	fp, r4, #16
    4c22:	f025 0c03 	bic.w	ip, r5, #3
    4c26:	eb0c 000a 	add.w	r0, ip, sl
    4c2a:	4558      	cmp	r0, fp
    4c2c:	bfb8      	it	lt
    4c2e:	4670      	movlt	r0, lr
    4c30:	f6ff aee5 	blt.w	49fe <_realloc_r+0x7e>
    4c34:	eb08 0204 	add.w	r2, r8, r4
    4c38:	1b01      	subs	r1, r0, r4
    4c3a:	f041 0101 	orr.w	r1, r1, #1
    4c3e:	609a      	str	r2, [r3, #8]
    4c40:	6051      	str	r1, [r2, #4]
    4c42:	4638      	mov	r0, r7
    4c44:	f8d8 1004 	ldr.w	r1, [r8, #4]
    4c48:	4635      	mov	r5, r6
    4c4a:	f001 0301 	and.w	r3, r1, #1
    4c4e:	431c      	orrs	r4, r3
    4c50:	f8c8 4004 	str.w	r4, [r8, #4]
    4c54:	f7ff fe92 	bl	497c <__malloc_unlock>
    4c58:	e743      	b.n	4ae2 <_realloc_r+0x162>
    4c5a:	f7ff fe31 	bl	48c0 <memmove>
    4c5e:	e7b2      	b.n	4bc6 <_realloc_r+0x246>
    4c60:	4455      	add	r5, sl
    4c62:	f104 0110 	add.w	r1, r4, #16
    4c66:	44ac      	add	ip, r5
    4c68:	458c      	cmp	ip, r1
    4c6a:	dbb5      	blt.n	4bd8 <_realloc_r+0x258>
    4c6c:	465d      	mov	r5, fp
    4c6e:	f8db 000c 	ldr.w	r0, [fp, #12]
    4c72:	f1aa 0204 	sub.w	r2, sl, #4
    4c76:	f855 1f08 	ldr.w	r1, [r5, #8]!
    4c7a:	2a24      	cmp	r2, #36	; 0x24
    4c7c:	6081      	str	r1, [r0, #8]
    4c7e:	60c8      	str	r0, [r1, #12]
    4c80:	d84c      	bhi.n	4d1c <_realloc_r+0x39c>
    4c82:	2a13      	cmp	r2, #19
    4c84:	4628      	mov	r0, r5
    4c86:	d924      	bls.n	4cd2 <_realloc_r+0x352>
    4c88:	4631      	mov	r1, r6
    4c8a:	f10b 0010 	add.w	r0, fp, #16
    4c8e:	f851 eb04 	ldr.w	lr, [r1], #4
    4c92:	f8cb e008 	str.w	lr, [fp, #8]
    4c96:	f8d6 e004 	ldr.w	lr, [r6, #4]
    4c9a:	1d0e      	adds	r6, r1, #4
    4c9c:	2a1b      	cmp	r2, #27
    4c9e:	f8cb e00c 	str.w	lr, [fp, #12]
    4ca2:	d916      	bls.n	4cd2 <_realloc_r+0x352>
    4ca4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    4ca8:	1d31      	adds	r1, r6, #4
    4caa:	f10b 0018 	add.w	r0, fp, #24
    4cae:	f8cb e010 	str.w	lr, [fp, #16]
    4cb2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    4cb6:	1d0e      	adds	r6, r1, #4
    4cb8:	2a24      	cmp	r2, #36	; 0x24
    4cba:	f8cb e014 	str.w	lr, [fp, #20]
    4cbe:	d108      	bne.n	4cd2 <_realloc_r+0x352>
    4cc0:	684a      	ldr	r2, [r1, #4]
    4cc2:	f10b 0020 	add.w	r0, fp, #32
    4cc6:	f8cb 2018 	str.w	r2, [fp, #24]
    4cca:	6872      	ldr	r2, [r6, #4]
    4ccc:	3608      	adds	r6, #8
    4cce:	f8cb 201c 	str.w	r2, [fp, #28]
    4cd2:	4631      	mov	r1, r6
    4cd4:	4602      	mov	r2, r0
    4cd6:	f851 eb04 	ldr.w	lr, [r1], #4
    4cda:	f842 eb04 	str.w	lr, [r2], #4
    4cde:	6876      	ldr	r6, [r6, #4]
    4ce0:	6046      	str	r6, [r0, #4]
    4ce2:	6849      	ldr	r1, [r1, #4]
    4ce4:	6051      	str	r1, [r2, #4]
    4ce6:	eb0b 0204 	add.w	r2, fp, r4
    4cea:	ebc4 010c 	rsb	r1, r4, ip
    4cee:	f041 0101 	orr.w	r1, r1, #1
    4cf2:	609a      	str	r2, [r3, #8]
    4cf4:	6051      	str	r1, [r2, #4]
    4cf6:	4638      	mov	r0, r7
    4cf8:	f8db 1004 	ldr.w	r1, [fp, #4]
    4cfc:	f001 0301 	and.w	r3, r1, #1
    4d00:	431c      	orrs	r4, r3
    4d02:	f8cb 4004 	str.w	r4, [fp, #4]
    4d06:	f7ff fe39 	bl	497c <__malloc_unlock>
    4d0a:	e6ea      	b.n	4ae2 <_realloc_r+0x162>
    4d0c:	6855      	ldr	r5, [r2, #4]
    4d0e:	4640      	mov	r0, r8
    4d10:	f108 0808 	add.w	r8, r8, #8
    4d14:	f025 0503 	bic.w	r5, r5, #3
    4d18:	4455      	add	r5, sl
    4d1a:	e6cf      	b.n	4abc <_realloc_r+0x13c>
    4d1c:	4631      	mov	r1, r6
    4d1e:	4628      	mov	r0, r5
    4d20:	9300      	str	r3, [sp, #0]
    4d22:	f8cd c004 	str.w	ip, [sp, #4]
    4d26:	f7ff fdcb 	bl	48c0 <memmove>
    4d2a:	f8dd c004 	ldr.w	ip, [sp, #4]
    4d2e:	9b00      	ldr	r3, [sp, #0]
    4d30:	e7d9      	b.n	4ce6 <_realloc_r+0x366>
    4d32:	bf00      	nop

00004d34 <_sbrk_r>:
    4d34:	b538      	push	{r3, r4, r5, lr}
    4d36:	f240 7434 	movw	r4, #1844	; 0x734
    4d3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4d3e:	4605      	mov	r5, r0
    4d40:	4608      	mov	r0, r1
    4d42:	2300      	movs	r3, #0
    4d44:	6023      	str	r3, [r4, #0]
    4d46:	f7fc fcb1 	bl	16ac <_sbrk>
    4d4a:	f1b0 3fff 	cmp.w	r0, #4294967295
    4d4e:	d000      	beq.n	4d52 <_sbrk_r+0x1e>
    4d50:	bd38      	pop	{r3, r4, r5, pc}
    4d52:	6823      	ldr	r3, [r4, #0]
    4d54:	2b00      	cmp	r3, #0
    4d56:	d0fb      	beq.n	4d50 <_sbrk_r+0x1c>
    4d58:	602b      	str	r3, [r5, #0]
    4d5a:	bd38      	pop	{r3, r4, r5, pc}

00004d5c <__sclose>:
    4d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4d60:	f000 b8c6 	b.w	4ef0 <_close_r>

00004d64 <__sseek>:
    4d64:	b510      	push	{r4, lr}
    4d66:	460c      	mov	r4, r1
    4d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4d6c:	f000 fb2a 	bl	53c4 <_lseek_r>
    4d70:	89a3      	ldrh	r3, [r4, #12]
    4d72:	f1b0 3fff 	cmp.w	r0, #4294967295
    4d76:	bf15      	itete	ne
    4d78:	6560      	strne	r0, [r4, #84]	; 0x54
    4d7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    4d7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    4d82:	81a3      	strheq	r3, [r4, #12]
    4d84:	bf18      	it	ne
    4d86:	81a3      	strhne	r3, [r4, #12]
    4d88:	bd10      	pop	{r4, pc}
    4d8a:	bf00      	nop

00004d8c <__swrite>:
    4d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d90:	461d      	mov	r5, r3
    4d92:	898b      	ldrh	r3, [r1, #12]
    4d94:	460c      	mov	r4, r1
    4d96:	4616      	mov	r6, r2
    4d98:	4607      	mov	r7, r0
    4d9a:	f413 7f80 	tst.w	r3, #256	; 0x100
    4d9e:	d006      	beq.n	4dae <__swrite+0x22>
    4da0:	2302      	movs	r3, #2
    4da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4da6:	2200      	movs	r2, #0
    4da8:	f000 fb0c 	bl	53c4 <_lseek_r>
    4dac:	89a3      	ldrh	r3, [r4, #12]
    4dae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4db2:	4638      	mov	r0, r7
    4db4:	81a3      	strh	r3, [r4, #12]
    4db6:	4632      	mov	r2, r6
    4db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    4dbc:	462b      	mov	r3, r5
    4dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    4dc2:	f7fc bc63 	b.w	168c <_write_r>
    4dc6:	bf00      	nop

00004dc8 <__sread>:
    4dc8:	b510      	push	{r4, lr}
    4dca:	460c      	mov	r4, r1
    4dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    4dd0:	f000 fb7c 	bl	54cc <_read_r>
    4dd4:	2800      	cmp	r0, #0
    4dd6:	db03      	blt.n	4de0 <__sread+0x18>
    4dd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4dda:	181b      	adds	r3, r3, r0
    4ddc:	6563      	str	r3, [r4, #84]	; 0x54
    4dde:	bd10      	pop	{r4, pc}
    4de0:	89a3      	ldrh	r3, [r4, #12]
    4de2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4de6:	81a3      	strh	r3, [r4, #12]
    4de8:	bd10      	pop	{r4, pc}
    4dea:	bf00      	nop

00004dec <__swsetup_r>:
    4dec:	b570      	push	{r4, r5, r6, lr}
    4dee:	f240 0524 	movw	r5, #36	; 0x24
    4df2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4df6:	4606      	mov	r6, r0
    4df8:	460c      	mov	r4, r1
    4dfa:	6828      	ldr	r0, [r5, #0]
    4dfc:	b110      	cbz	r0, 4e04 <__swsetup_r+0x18>
    4dfe:	6983      	ldr	r3, [r0, #24]
    4e00:	2b00      	cmp	r3, #0
    4e02:	d036      	beq.n	4e72 <__swsetup_r+0x86>
    4e04:	f245 63c0 	movw	r3, #22208	; 0x56c0
    4e08:	f2c0 0300 	movt	r3, #0
    4e0c:	429c      	cmp	r4, r3
    4e0e:	d038      	beq.n	4e82 <__swsetup_r+0x96>
    4e10:	f245 63e0 	movw	r3, #22240	; 0x56e0
    4e14:	f2c0 0300 	movt	r3, #0
    4e18:	429c      	cmp	r4, r3
    4e1a:	d041      	beq.n	4ea0 <__swsetup_r+0xb4>
    4e1c:	f245 7300 	movw	r3, #22272	; 0x5700
    4e20:	f2c0 0300 	movt	r3, #0
    4e24:	429c      	cmp	r4, r3
    4e26:	bf04      	itt	eq
    4e28:	682b      	ldreq	r3, [r5, #0]
    4e2a:	68dc      	ldreq	r4, [r3, #12]
    4e2c:	89a2      	ldrh	r2, [r4, #12]
    4e2e:	4611      	mov	r1, r2
    4e30:	b293      	uxth	r3, r2
    4e32:	f013 0f08 	tst.w	r3, #8
    4e36:	4618      	mov	r0, r3
    4e38:	bf18      	it	ne
    4e3a:	6922      	ldrne	r2, [r4, #16]
    4e3c:	d033      	beq.n	4ea6 <__swsetup_r+0xba>
    4e3e:	b31a      	cbz	r2, 4e88 <__swsetup_r+0x9c>
    4e40:	f013 0101 	ands.w	r1, r3, #1
    4e44:	d007      	beq.n	4e56 <__swsetup_r+0x6a>
    4e46:	6963      	ldr	r3, [r4, #20]
    4e48:	2100      	movs	r1, #0
    4e4a:	60a1      	str	r1, [r4, #8]
    4e4c:	425b      	negs	r3, r3
    4e4e:	61a3      	str	r3, [r4, #24]
    4e50:	b142      	cbz	r2, 4e64 <__swsetup_r+0x78>
    4e52:	2000      	movs	r0, #0
    4e54:	bd70      	pop	{r4, r5, r6, pc}
    4e56:	f013 0f02 	tst.w	r3, #2
    4e5a:	bf08      	it	eq
    4e5c:	6961      	ldreq	r1, [r4, #20]
    4e5e:	60a1      	str	r1, [r4, #8]
    4e60:	2a00      	cmp	r2, #0
    4e62:	d1f6      	bne.n	4e52 <__swsetup_r+0x66>
    4e64:	89a3      	ldrh	r3, [r4, #12]
    4e66:	f013 0f80 	tst.w	r3, #128	; 0x80
    4e6a:	d0f2      	beq.n	4e52 <__swsetup_r+0x66>
    4e6c:	f04f 30ff 	mov.w	r0, #4294967295
    4e70:	bd70      	pop	{r4, r5, r6, pc}
    4e72:	f7fe ff37 	bl	3ce4 <__sinit>
    4e76:	f245 63c0 	movw	r3, #22208	; 0x56c0
    4e7a:	f2c0 0300 	movt	r3, #0
    4e7e:	429c      	cmp	r4, r3
    4e80:	d1c6      	bne.n	4e10 <__swsetup_r+0x24>
    4e82:	682b      	ldr	r3, [r5, #0]
    4e84:	685c      	ldr	r4, [r3, #4]
    4e86:	e7d1      	b.n	4e2c <__swsetup_r+0x40>
    4e88:	f403 7120 	and.w	r1, r3, #640	; 0x280
    4e8c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    4e90:	d0d6      	beq.n	4e40 <__swsetup_r+0x54>
    4e92:	4630      	mov	r0, r6
    4e94:	4621      	mov	r1, r4
    4e96:	f000 faab 	bl	53f0 <__smakebuf_r>
    4e9a:	89a3      	ldrh	r3, [r4, #12]
    4e9c:	6922      	ldr	r2, [r4, #16]
    4e9e:	e7cf      	b.n	4e40 <__swsetup_r+0x54>
    4ea0:	682b      	ldr	r3, [r5, #0]
    4ea2:	689c      	ldr	r4, [r3, #8]
    4ea4:	e7c2      	b.n	4e2c <__swsetup_r+0x40>
    4ea6:	f013 0f10 	tst.w	r3, #16
    4eaa:	d0df      	beq.n	4e6c <__swsetup_r+0x80>
    4eac:	f013 0f04 	tst.w	r3, #4
    4eb0:	bf08      	it	eq
    4eb2:	6922      	ldreq	r2, [r4, #16]
    4eb4:	d017      	beq.n	4ee6 <__swsetup_r+0xfa>
    4eb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4eb8:	b151      	cbz	r1, 4ed0 <__swsetup_r+0xe4>
    4eba:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4ebe:	4299      	cmp	r1, r3
    4ec0:	d003      	beq.n	4eca <__swsetup_r+0xde>
    4ec2:	4630      	mov	r0, r6
    4ec4:	f000 f99e 	bl	5204 <_free_r>
    4ec8:	89a2      	ldrh	r2, [r4, #12]
    4eca:	b290      	uxth	r0, r2
    4ecc:	2300      	movs	r3, #0
    4ece:	6363      	str	r3, [r4, #52]	; 0x34
    4ed0:	6922      	ldr	r2, [r4, #16]
    4ed2:	f64f 71db 	movw	r1, #65499	; 0xffdb
    4ed6:	f2c0 0100 	movt	r1, #0
    4eda:	2300      	movs	r3, #0
    4edc:	ea00 0101 	and.w	r1, r0, r1
    4ee0:	6063      	str	r3, [r4, #4]
    4ee2:	81a1      	strh	r1, [r4, #12]
    4ee4:	6022      	str	r2, [r4, #0]
    4ee6:	f041 0308 	orr.w	r3, r1, #8
    4eea:	81a3      	strh	r3, [r4, #12]
    4eec:	b29b      	uxth	r3, r3
    4eee:	e7a6      	b.n	4e3e <__swsetup_r+0x52>

00004ef0 <_close_r>:
    4ef0:	b538      	push	{r3, r4, r5, lr}
    4ef2:	f240 7434 	movw	r4, #1844	; 0x734
    4ef6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4efa:	4605      	mov	r5, r0
    4efc:	4608      	mov	r0, r1
    4efe:	2300      	movs	r3, #0
    4f00:	6023      	str	r3, [r4, #0]
    4f02:	f7fc fb77 	bl	15f4 <_close>
    4f06:	f1b0 3fff 	cmp.w	r0, #4294967295
    4f0a:	d000      	beq.n	4f0e <_close_r+0x1e>
    4f0c:	bd38      	pop	{r3, r4, r5, pc}
    4f0e:	6823      	ldr	r3, [r4, #0]
    4f10:	2b00      	cmp	r3, #0
    4f12:	d0fb      	beq.n	4f0c <_close_r+0x1c>
    4f14:	602b      	str	r3, [r5, #0]
    4f16:	bd38      	pop	{r3, r4, r5, pc}

00004f18 <_fclose_r>:
    4f18:	b570      	push	{r4, r5, r6, lr}
    4f1a:	4605      	mov	r5, r0
    4f1c:	460c      	mov	r4, r1
    4f1e:	2900      	cmp	r1, #0
    4f20:	d04b      	beq.n	4fba <_fclose_r+0xa2>
    4f22:	f7fe fe2b 	bl	3b7c <__sfp_lock_acquire>
    4f26:	b115      	cbz	r5, 4f2e <_fclose_r+0x16>
    4f28:	69ab      	ldr	r3, [r5, #24]
    4f2a:	2b00      	cmp	r3, #0
    4f2c:	d048      	beq.n	4fc0 <_fclose_r+0xa8>
    4f2e:	f245 63c0 	movw	r3, #22208	; 0x56c0
    4f32:	f2c0 0300 	movt	r3, #0
    4f36:	429c      	cmp	r4, r3
    4f38:	bf08      	it	eq
    4f3a:	686c      	ldreq	r4, [r5, #4]
    4f3c:	d00e      	beq.n	4f5c <_fclose_r+0x44>
    4f3e:	f245 63e0 	movw	r3, #22240	; 0x56e0
    4f42:	f2c0 0300 	movt	r3, #0
    4f46:	429c      	cmp	r4, r3
    4f48:	bf08      	it	eq
    4f4a:	68ac      	ldreq	r4, [r5, #8]
    4f4c:	d006      	beq.n	4f5c <_fclose_r+0x44>
    4f4e:	f245 7300 	movw	r3, #22272	; 0x5700
    4f52:	f2c0 0300 	movt	r3, #0
    4f56:	429c      	cmp	r4, r3
    4f58:	bf08      	it	eq
    4f5a:	68ec      	ldreq	r4, [r5, #12]
    4f5c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    4f60:	b33e      	cbz	r6, 4fb2 <_fclose_r+0x9a>
    4f62:	4628      	mov	r0, r5
    4f64:	4621      	mov	r1, r4
    4f66:	f000 f83d 	bl	4fe4 <_fflush_r>
    4f6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4f6c:	4606      	mov	r6, r0
    4f6e:	b13b      	cbz	r3, 4f80 <_fclose_r+0x68>
    4f70:	4628      	mov	r0, r5
    4f72:	6a21      	ldr	r1, [r4, #32]
    4f74:	4798      	blx	r3
    4f76:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    4f7a:	bf28      	it	cs
    4f7c:	f04f 36ff 	movcs.w	r6, #4294967295
    4f80:	89a3      	ldrh	r3, [r4, #12]
    4f82:	f013 0f80 	tst.w	r3, #128	; 0x80
    4f86:	d11f      	bne.n	4fc8 <_fclose_r+0xb0>
    4f88:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4f8a:	b141      	cbz	r1, 4f9e <_fclose_r+0x86>
    4f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4f90:	4299      	cmp	r1, r3
    4f92:	d002      	beq.n	4f9a <_fclose_r+0x82>
    4f94:	4628      	mov	r0, r5
    4f96:	f000 f935 	bl	5204 <_free_r>
    4f9a:	2300      	movs	r3, #0
    4f9c:	6363      	str	r3, [r4, #52]	; 0x34
    4f9e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    4fa0:	b121      	cbz	r1, 4fac <_fclose_r+0x94>
    4fa2:	4628      	mov	r0, r5
    4fa4:	f000 f92e 	bl	5204 <_free_r>
    4fa8:	2300      	movs	r3, #0
    4faa:	64a3      	str	r3, [r4, #72]	; 0x48
    4fac:	f04f 0300 	mov.w	r3, #0
    4fb0:	81a3      	strh	r3, [r4, #12]
    4fb2:	f7fe fde5 	bl	3b80 <__sfp_lock_release>
    4fb6:	4630      	mov	r0, r6
    4fb8:	bd70      	pop	{r4, r5, r6, pc}
    4fba:	460e      	mov	r6, r1
    4fbc:	4630      	mov	r0, r6
    4fbe:	bd70      	pop	{r4, r5, r6, pc}
    4fc0:	4628      	mov	r0, r5
    4fc2:	f7fe fe8f 	bl	3ce4 <__sinit>
    4fc6:	e7b2      	b.n	4f2e <_fclose_r+0x16>
    4fc8:	4628      	mov	r0, r5
    4fca:	6921      	ldr	r1, [r4, #16]
    4fcc:	f000 f91a 	bl	5204 <_free_r>
    4fd0:	e7da      	b.n	4f88 <_fclose_r+0x70>
    4fd2:	bf00      	nop

00004fd4 <fclose>:
    4fd4:	f240 0324 	movw	r3, #36	; 0x24
    4fd8:	4601      	mov	r1, r0
    4fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fde:	6818      	ldr	r0, [r3, #0]
    4fe0:	e79a      	b.n	4f18 <_fclose_r>
    4fe2:	bf00      	nop

00004fe4 <_fflush_r>:
    4fe4:	690b      	ldr	r3, [r1, #16]
    4fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4fea:	460c      	mov	r4, r1
    4fec:	4680      	mov	r8, r0
    4fee:	2b00      	cmp	r3, #0
    4ff0:	d071      	beq.n	50d6 <_fflush_r+0xf2>
    4ff2:	b110      	cbz	r0, 4ffa <_fflush_r+0x16>
    4ff4:	6983      	ldr	r3, [r0, #24]
    4ff6:	2b00      	cmp	r3, #0
    4ff8:	d078      	beq.n	50ec <_fflush_r+0x108>
    4ffa:	f245 63c0 	movw	r3, #22208	; 0x56c0
    4ffe:	f2c0 0300 	movt	r3, #0
    5002:	429c      	cmp	r4, r3
    5004:	bf08      	it	eq
    5006:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    500a:	d010      	beq.n	502e <_fflush_r+0x4a>
    500c:	f245 63e0 	movw	r3, #22240	; 0x56e0
    5010:	f2c0 0300 	movt	r3, #0
    5014:	429c      	cmp	r4, r3
    5016:	bf08      	it	eq
    5018:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    501c:	d007      	beq.n	502e <_fflush_r+0x4a>
    501e:	f245 7300 	movw	r3, #22272	; 0x5700
    5022:	f2c0 0300 	movt	r3, #0
    5026:	429c      	cmp	r4, r3
    5028:	bf08      	it	eq
    502a:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    502e:	89a3      	ldrh	r3, [r4, #12]
    5030:	b21a      	sxth	r2, r3
    5032:	f012 0f08 	tst.w	r2, #8
    5036:	d135      	bne.n	50a4 <_fflush_r+0xc0>
    5038:	6862      	ldr	r2, [r4, #4]
    503a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    503e:	81a3      	strh	r3, [r4, #12]
    5040:	2a00      	cmp	r2, #0
    5042:	dd5e      	ble.n	5102 <_fflush_r+0x11e>
    5044:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    5046:	2e00      	cmp	r6, #0
    5048:	d045      	beq.n	50d6 <_fflush_r+0xf2>
    504a:	b29b      	uxth	r3, r3
    504c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    5050:	bf18      	it	ne
    5052:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    5054:	d059      	beq.n	510a <_fflush_r+0x126>
    5056:	f013 0f04 	tst.w	r3, #4
    505a:	d14a      	bne.n	50f2 <_fflush_r+0x10e>
    505c:	2300      	movs	r3, #0
    505e:	4640      	mov	r0, r8
    5060:	6a21      	ldr	r1, [r4, #32]
    5062:	462a      	mov	r2, r5
    5064:	47b0      	blx	r6
    5066:	4285      	cmp	r5, r0
    5068:	d138      	bne.n	50dc <_fflush_r+0xf8>
    506a:	89a1      	ldrh	r1, [r4, #12]
    506c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    5070:	6922      	ldr	r2, [r4, #16]
    5072:	f2c0 0300 	movt	r3, #0
    5076:	ea01 0303 	and.w	r3, r1, r3
    507a:	2100      	movs	r1, #0
    507c:	6061      	str	r1, [r4, #4]
    507e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    5082:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5084:	81a3      	strh	r3, [r4, #12]
    5086:	6022      	str	r2, [r4, #0]
    5088:	bf18      	it	ne
    508a:	6565      	strne	r5, [r4, #84]	; 0x54
    508c:	b319      	cbz	r1, 50d6 <_fflush_r+0xf2>
    508e:	f104 0344 	add.w	r3, r4, #68	; 0x44
    5092:	4299      	cmp	r1, r3
    5094:	d002      	beq.n	509c <_fflush_r+0xb8>
    5096:	4640      	mov	r0, r8
    5098:	f000 f8b4 	bl	5204 <_free_r>
    509c:	2000      	movs	r0, #0
    509e:	6360      	str	r0, [r4, #52]	; 0x34
    50a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50a4:	6926      	ldr	r6, [r4, #16]
    50a6:	b1b6      	cbz	r6, 50d6 <_fflush_r+0xf2>
    50a8:	6825      	ldr	r5, [r4, #0]
    50aa:	6026      	str	r6, [r4, #0]
    50ac:	1bad      	subs	r5, r5, r6
    50ae:	f012 0f03 	tst.w	r2, #3
    50b2:	bf0c      	ite	eq
    50b4:	6963      	ldreq	r3, [r4, #20]
    50b6:	2300      	movne	r3, #0
    50b8:	60a3      	str	r3, [r4, #8]
    50ba:	e00a      	b.n	50d2 <_fflush_r+0xee>
    50bc:	4632      	mov	r2, r6
    50be:	462b      	mov	r3, r5
    50c0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    50c2:	4640      	mov	r0, r8
    50c4:	6a21      	ldr	r1, [r4, #32]
    50c6:	47b8      	blx	r7
    50c8:	2800      	cmp	r0, #0
    50ca:	ebc0 0505 	rsb	r5, r0, r5
    50ce:	4406      	add	r6, r0
    50d0:	dd04      	ble.n	50dc <_fflush_r+0xf8>
    50d2:	2d00      	cmp	r5, #0
    50d4:	dcf2      	bgt.n	50bc <_fflush_r+0xd8>
    50d6:	2000      	movs	r0, #0
    50d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50dc:	89a3      	ldrh	r3, [r4, #12]
    50de:	f04f 30ff 	mov.w	r0, #4294967295
    50e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    50e6:	81a3      	strh	r3, [r4, #12]
    50e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50ec:	f7fe fdfa 	bl	3ce4 <__sinit>
    50f0:	e783      	b.n	4ffa <_fflush_r+0x16>
    50f2:	6862      	ldr	r2, [r4, #4]
    50f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    50f6:	1aad      	subs	r5, r5, r2
    50f8:	2b00      	cmp	r3, #0
    50fa:	d0af      	beq.n	505c <_fflush_r+0x78>
    50fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
    50fe:	1aed      	subs	r5, r5, r3
    5100:	e7ac      	b.n	505c <_fflush_r+0x78>
    5102:	6c22      	ldr	r2, [r4, #64]	; 0x40
    5104:	2a00      	cmp	r2, #0
    5106:	dc9d      	bgt.n	5044 <_fflush_r+0x60>
    5108:	e7e5      	b.n	50d6 <_fflush_r+0xf2>
    510a:	2301      	movs	r3, #1
    510c:	4640      	mov	r0, r8
    510e:	6a21      	ldr	r1, [r4, #32]
    5110:	47b0      	blx	r6
    5112:	f1b0 3fff 	cmp.w	r0, #4294967295
    5116:	4605      	mov	r5, r0
    5118:	d002      	beq.n	5120 <_fflush_r+0x13c>
    511a:	89a3      	ldrh	r3, [r4, #12]
    511c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    511e:	e79a      	b.n	5056 <_fflush_r+0x72>
    5120:	f8d8 3000 	ldr.w	r3, [r8]
    5124:	2b1d      	cmp	r3, #29
    5126:	d0d6      	beq.n	50d6 <_fflush_r+0xf2>
    5128:	89a3      	ldrh	r3, [r4, #12]
    512a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    512e:	81a3      	strh	r3, [r4, #12]
    5130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005134 <fflush>:
    5134:	4601      	mov	r1, r0
    5136:	b128      	cbz	r0, 5144 <fflush+0x10>
    5138:	f240 0324 	movw	r3, #36	; 0x24
    513c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5140:	6818      	ldr	r0, [r3, #0]
    5142:	e74f      	b.n	4fe4 <_fflush_r>
    5144:	f245 63b4 	movw	r3, #22196	; 0x56b4
    5148:	f644 71e5 	movw	r1, #20453	; 0x4fe5
    514c:	f2c0 0300 	movt	r3, #0
    5150:	f2c0 0100 	movt	r1, #0
    5154:	6818      	ldr	r0, [r3, #0]
    5156:	f7fe bf8f 	b.w	4078 <_fwalk_reent>
    515a:	bf00      	nop

0000515c <_malloc_trim_r>:
    515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    515e:	f240 1418 	movw	r4, #280	; 0x118
    5162:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5166:	460f      	mov	r7, r1
    5168:	4605      	mov	r5, r0
    516a:	f7ff fc05 	bl	4978 <__malloc_lock>
    516e:	68a3      	ldr	r3, [r4, #8]
    5170:	685e      	ldr	r6, [r3, #4]
    5172:	f026 0603 	bic.w	r6, r6, #3
    5176:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    517a:	330f      	adds	r3, #15
    517c:	1bdf      	subs	r7, r3, r7
    517e:	0b3f      	lsrs	r7, r7, #12
    5180:	3f01      	subs	r7, #1
    5182:	033f      	lsls	r7, r7, #12
    5184:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    5188:	db07      	blt.n	519a <_malloc_trim_r+0x3e>
    518a:	2100      	movs	r1, #0
    518c:	4628      	mov	r0, r5
    518e:	f7ff fdd1 	bl	4d34 <_sbrk_r>
    5192:	68a3      	ldr	r3, [r4, #8]
    5194:	18f3      	adds	r3, r6, r3
    5196:	4283      	cmp	r3, r0
    5198:	d004      	beq.n	51a4 <_malloc_trim_r+0x48>
    519a:	4628      	mov	r0, r5
    519c:	f7ff fbee 	bl	497c <__malloc_unlock>
    51a0:	2000      	movs	r0, #0
    51a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51a4:	4279      	negs	r1, r7
    51a6:	4628      	mov	r0, r5
    51a8:	f7ff fdc4 	bl	4d34 <_sbrk_r>
    51ac:	f1b0 3fff 	cmp.w	r0, #4294967295
    51b0:	d010      	beq.n	51d4 <_malloc_trim_r+0x78>
    51b2:	68a2      	ldr	r2, [r4, #8]
    51b4:	f240 5338 	movw	r3, #1336	; 0x538
    51b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51bc:	1bf6      	subs	r6, r6, r7
    51be:	f046 0601 	orr.w	r6, r6, #1
    51c2:	4628      	mov	r0, r5
    51c4:	6056      	str	r6, [r2, #4]
    51c6:	681a      	ldr	r2, [r3, #0]
    51c8:	1bd7      	subs	r7, r2, r7
    51ca:	601f      	str	r7, [r3, #0]
    51cc:	f7ff fbd6 	bl	497c <__malloc_unlock>
    51d0:	2001      	movs	r0, #1
    51d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51d4:	2100      	movs	r1, #0
    51d6:	4628      	mov	r0, r5
    51d8:	f7ff fdac 	bl	4d34 <_sbrk_r>
    51dc:	68a3      	ldr	r3, [r4, #8]
    51de:	1ac2      	subs	r2, r0, r3
    51e0:	2a0f      	cmp	r2, #15
    51e2:	ddda      	ble.n	519a <_malloc_trim_r+0x3e>
    51e4:	f240 5420 	movw	r4, #1312	; 0x520
    51e8:	f240 5138 	movw	r1, #1336	; 0x538
    51ec:	f2c2 0400 	movt	r4, #8192	; 0x2000
    51f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    51f4:	f042 0201 	orr.w	r2, r2, #1
    51f8:	6824      	ldr	r4, [r4, #0]
    51fa:	1b00      	subs	r0, r0, r4
    51fc:	6008      	str	r0, [r1, #0]
    51fe:	605a      	str	r2, [r3, #4]
    5200:	e7cb      	b.n	519a <_malloc_trim_r+0x3e>
    5202:	bf00      	nop

00005204 <_free_r>:
    5204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5208:	4605      	mov	r5, r0
    520a:	460c      	mov	r4, r1
    520c:	2900      	cmp	r1, #0
    520e:	f000 8088 	beq.w	5322 <_free_r+0x11e>
    5212:	f7ff fbb1 	bl	4978 <__malloc_lock>
    5216:	f1a4 0208 	sub.w	r2, r4, #8
    521a:	f240 1018 	movw	r0, #280	; 0x118
    521e:	6856      	ldr	r6, [r2, #4]
    5220:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5224:	f026 0301 	bic.w	r3, r6, #1
    5228:	f8d0 c008 	ldr.w	ip, [r0, #8]
    522c:	18d1      	adds	r1, r2, r3
    522e:	458c      	cmp	ip, r1
    5230:	684f      	ldr	r7, [r1, #4]
    5232:	f027 0703 	bic.w	r7, r7, #3
    5236:	f000 8095 	beq.w	5364 <_free_r+0x160>
    523a:	f016 0601 	ands.w	r6, r6, #1
    523e:	604f      	str	r7, [r1, #4]
    5240:	d05f      	beq.n	5302 <_free_r+0xfe>
    5242:	2600      	movs	r6, #0
    5244:	19cc      	adds	r4, r1, r7
    5246:	6864      	ldr	r4, [r4, #4]
    5248:	f014 0f01 	tst.w	r4, #1
    524c:	d106      	bne.n	525c <_free_r+0x58>
    524e:	19db      	adds	r3, r3, r7
    5250:	2e00      	cmp	r6, #0
    5252:	d07a      	beq.n	534a <_free_r+0x146>
    5254:	688c      	ldr	r4, [r1, #8]
    5256:	68c9      	ldr	r1, [r1, #12]
    5258:	608c      	str	r4, [r1, #8]
    525a:	60e1      	str	r1, [r4, #12]
    525c:	f043 0101 	orr.w	r1, r3, #1
    5260:	50d3      	str	r3, [r2, r3]
    5262:	6051      	str	r1, [r2, #4]
    5264:	2e00      	cmp	r6, #0
    5266:	d147      	bne.n	52f8 <_free_r+0xf4>
    5268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    526c:	d35b      	bcc.n	5326 <_free_r+0x122>
    526e:	0a59      	lsrs	r1, r3, #9
    5270:	2904      	cmp	r1, #4
    5272:	bf9e      	ittt	ls
    5274:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    5278:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    527c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5280:	d928      	bls.n	52d4 <_free_r+0xd0>
    5282:	2914      	cmp	r1, #20
    5284:	bf9c      	itt	ls
    5286:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    528a:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    528e:	d921      	bls.n	52d4 <_free_r+0xd0>
    5290:	2954      	cmp	r1, #84	; 0x54
    5292:	bf9e      	ittt	ls
    5294:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    5298:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    529c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52a0:	d918      	bls.n	52d4 <_free_r+0xd0>
    52a2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    52a6:	bf9e      	ittt	ls
    52a8:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    52ac:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    52b0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52b4:	d90e      	bls.n	52d4 <_free_r+0xd0>
    52b6:	f240 5c54 	movw	ip, #1364	; 0x554
    52ba:	4561      	cmp	r1, ip
    52bc:	bf95      	itete	ls
    52be:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    52c2:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    52c6:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    52ca:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    52ce:	bf98      	it	ls
    52d0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    52d4:	1904      	adds	r4, r0, r4
    52d6:	68a1      	ldr	r1, [r4, #8]
    52d8:	42a1      	cmp	r1, r4
    52da:	d103      	bne.n	52e4 <_free_r+0xe0>
    52dc:	e064      	b.n	53a8 <_free_r+0x1a4>
    52de:	6889      	ldr	r1, [r1, #8]
    52e0:	428c      	cmp	r4, r1
    52e2:	d004      	beq.n	52ee <_free_r+0xea>
    52e4:	6848      	ldr	r0, [r1, #4]
    52e6:	f020 0003 	bic.w	r0, r0, #3
    52ea:	4283      	cmp	r3, r0
    52ec:	d3f7      	bcc.n	52de <_free_r+0xda>
    52ee:	68cb      	ldr	r3, [r1, #12]
    52f0:	60d3      	str	r3, [r2, #12]
    52f2:	6091      	str	r1, [r2, #8]
    52f4:	60ca      	str	r2, [r1, #12]
    52f6:	609a      	str	r2, [r3, #8]
    52f8:	4628      	mov	r0, r5
    52fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    52fe:	f7ff bb3d 	b.w	497c <__malloc_unlock>
    5302:	f854 4c08 	ldr.w	r4, [r4, #-8]
    5306:	f100 0c08 	add.w	ip, r0, #8
    530a:	1b12      	subs	r2, r2, r4
    530c:	191b      	adds	r3, r3, r4
    530e:	6894      	ldr	r4, [r2, #8]
    5310:	4564      	cmp	r4, ip
    5312:	d047      	beq.n	53a4 <_free_r+0x1a0>
    5314:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    5318:	f8cc 4008 	str.w	r4, [ip, #8]
    531c:	f8c4 c00c 	str.w	ip, [r4, #12]
    5320:	e790      	b.n	5244 <_free_r+0x40>
    5322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5326:	08db      	lsrs	r3, r3, #3
    5328:	f04f 0c01 	mov.w	ip, #1
    532c:	6846      	ldr	r6, [r0, #4]
    532e:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    5332:	109b      	asrs	r3, r3, #2
    5334:	fa0c f303 	lsl.w	r3, ip, r3
    5338:	60d1      	str	r1, [r2, #12]
    533a:	688c      	ldr	r4, [r1, #8]
    533c:	ea46 0303 	orr.w	r3, r6, r3
    5340:	6043      	str	r3, [r0, #4]
    5342:	6094      	str	r4, [r2, #8]
    5344:	60e2      	str	r2, [r4, #12]
    5346:	608a      	str	r2, [r1, #8]
    5348:	e7d6      	b.n	52f8 <_free_r+0xf4>
    534a:	688c      	ldr	r4, [r1, #8]
    534c:	4f1c      	ldr	r7, [pc, #112]	; (53c0 <_free_r+0x1bc>)
    534e:	42bc      	cmp	r4, r7
    5350:	d181      	bne.n	5256 <_free_r+0x52>
    5352:	50d3      	str	r3, [r2, r3]
    5354:	f043 0301 	orr.w	r3, r3, #1
    5358:	60e2      	str	r2, [r4, #12]
    535a:	60a2      	str	r2, [r4, #8]
    535c:	6053      	str	r3, [r2, #4]
    535e:	6094      	str	r4, [r2, #8]
    5360:	60d4      	str	r4, [r2, #12]
    5362:	e7c9      	b.n	52f8 <_free_r+0xf4>
    5364:	18fb      	adds	r3, r7, r3
    5366:	f016 0f01 	tst.w	r6, #1
    536a:	d107      	bne.n	537c <_free_r+0x178>
    536c:	f854 1c08 	ldr.w	r1, [r4, #-8]
    5370:	1a52      	subs	r2, r2, r1
    5372:	185b      	adds	r3, r3, r1
    5374:	68d4      	ldr	r4, [r2, #12]
    5376:	6891      	ldr	r1, [r2, #8]
    5378:	60a1      	str	r1, [r4, #8]
    537a:	60cc      	str	r4, [r1, #12]
    537c:	f240 5124 	movw	r1, #1316	; 0x524
    5380:	6082      	str	r2, [r0, #8]
    5382:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5386:	f043 0001 	orr.w	r0, r3, #1
    538a:	6050      	str	r0, [r2, #4]
    538c:	680a      	ldr	r2, [r1, #0]
    538e:	4293      	cmp	r3, r2
    5390:	d3b2      	bcc.n	52f8 <_free_r+0xf4>
    5392:	f240 5334 	movw	r3, #1332	; 0x534
    5396:	4628      	mov	r0, r5
    5398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    539c:	6819      	ldr	r1, [r3, #0]
    539e:	f7ff fedd 	bl	515c <_malloc_trim_r>
    53a2:	e7a9      	b.n	52f8 <_free_r+0xf4>
    53a4:	2601      	movs	r6, #1
    53a6:	e74d      	b.n	5244 <_free_r+0x40>
    53a8:	2601      	movs	r6, #1
    53aa:	6844      	ldr	r4, [r0, #4]
    53ac:	ea4f 0cac 	mov.w	ip, ip, asr #2
    53b0:	460b      	mov	r3, r1
    53b2:	fa06 fc0c 	lsl.w	ip, r6, ip
    53b6:	ea44 040c 	orr.w	r4, r4, ip
    53ba:	6044      	str	r4, [r0, #4]
    53bc:	e798      	b.n	52f0 <_free_r+0xec>
    53be:	bf00      	nop
    53c0:	20000120 	.word	0x20000120

000053c4 <_lseek_r>:
    53c4:	b538      	push	{r3, r4, r5, lr}
    53c6:	f240 7434 	movw	r4, #1844	; 0x734
    53ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
    53ce:	4605      	mov	r5, r0
    53d0:	4608      	mov	r0, r1
    53d2:	4611      	mov	r1, r2
    53d4:	461a      	mov	r2, r3
    53d6:	2300      	movs	r3, #0
    53d8:	6023      	str	r3, [r4, #0]
    53da:	f7fc f93b 	bl	1654 <_lseek>
    53de:	f1b0 3fff 	cmp.w	r0, #4294967295
    53e2:	d000      	beq.n	53e6 <_lseek_r+0x22>
    53e4:	bd38      	pop	{r3, r4, r5, pc}
    53e6:	6823      	ldr	r3, [r4, #0]
    53e8:	2b00      	cmp	r3, #0
    53ea:	d0fb      	beq.n	53e4 <_lseek_r+0x20>
    53ec:	602b      	str	r3, [r5, #0]
    53ee:	bd38      	pop	{r3, r4, r5, pc}

000053f0 <__smakebuf_r>:
    53f0:	898b      	ldrh	r3, [r1, #12]
    53f2:	b5f0      	push	{r4, r5, r6, r7, lr}
    53f4:	460c      	mov	r4, r1
    53f6:	b29a      	uxth	r2, r3
    53f8:	b091      	sub	sp, #68	; 0x44
    53fa:	f012 0f02 	tst.w	r2, #2
    53fe:	4605      	mov	r5, r0
    5400:	d141      	bne.n	5486 <__smakebuf_r+0x96>
    5402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    5406:	2900      	cmp	r1, #0
    5408:	db18      	blt.n	543c <__smakebuf_r+0x4c>
    540a:	aa01      	add	r2, sp, #4
    540c:	f000 f874 	bl	54f8 <_fstat_r>
    5410:	2800      	cmp	r0, #0
    5412:	db11      	blt.n	5438 <__smakebuf_r+0x48>
    5414:	9b02      	ldr	r3, [sp, #8]
    5416:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    541a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    541e:	bf14      	ite	ne
    5420:	2700      	movne	r7, #0
    5422:	2701      	moveq	r7, #1
    5424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    5428:	d040      	beq.n	54ac <__smakebuf_r+0xbc>
    542a:	89a3      	ldrh	r3, [r4, #12]
    542c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    5430:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5434:	81a3      	strh	r3, [r4, #12]
    5436:	e00b      	b.n	5450 <__smakebuf_r+0x60>
    5438:	89a3      	ldrh	r3, [r4, #12]
    543a:	b29a      	uxth	r2, r3
    543c:	f012 0f80 	tst.w	r2, #128	; 0x80
    5440:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5444:	bf0c      	ite	eq
    5446:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    544a:	2640      	movne	r6, #64	; 0x40
    544c:	2700      	movs	r7, #0
    544e:	81a3      	strh	r3, [r4, #12]
    5450:	4628      	mov	r0, r5
    5452:	4631      	mov	r1, r6
    5454:	f7fe fe60 	bl	4118 <_malloc_r>
    5458:	b170      	cbz	r0, 5478 <__smakebuf_r+0x88>
    545a:	89a1      	ldrh	r1, [r4, #12]
    545c:	f643 32c5 	movw	r2, #15301	; 0x3bc5
    5460:	f2c0 0200 	movt	r2, #0
    5464:	6120      	str	r0, [r4, #16]
    5466:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    546a:	6166      	str	r6, [r4, #20]
    546c:	62aa      	str	r2, [r5, #40]	; 0x28
    546e:	81a1      	strh	r1, [r4, #12]
    5470:	6020      	str	r0, [r4, #0]
    5472:	b97f      	cbnz	r7, 5494 <__smakebuf_r+0xa4>
    5474:	b011      	add	sp, #68	; 0x44
    5476:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5478:	89a3      	ldrh	r3, [r4, #12]
    547a:	f413 7f00 	tst.w	r3, #512	; 0x200
    547e:	d1f9      	bne.n	5474 <__smakebuf_r+0x84>
    5480:	f043 0302 	orr.w	r3, r3, #2
    5484:	81a3      	strh	r3, [r4, #12]
    5486:	f104 0347 	add.w	r3, r4, #71	; 0x47
    548a:	6123      	str	r3, [r4, #16]
    548c:	6023      	str	r3, [r4, #0]
    548e:	2301      	movs	r3, #1
    5490:	6163      	str	r3, [r4, #20]
    5492:	e7ef      	b.n	5474 <__smakebuf_r+0x84>
    5494:	4628      	mov	r0, r5
    5496:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    549a:	f000 f843 	bl	5524 <_isatty_r>
    549e:	2800      	cmp	r0, #0
    54a0:	d0e8      	beq.n	5474 <__smakebuf_r+0x84>
    54a2:	89a3      	ldrh	r3, [r4, #12]
    54a4:	f043 0301 	orr.w	r3, r3, #1
    54a8:	81a3      	strh	r3, [r4, #12]
    54aa:	e7e3      	b.n	5474 <__smakebuf_r+0x84>
    54ac:	f644 5365 	movw	r3, #19813	; 0x4d65
    54b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    54b2:	f2c0 0300 	movt	r3, #0
    54b6:	429a      	cmp	r2, r3
    54b8:	d1b7      	bne.n	542a <__smakebuf_r+0x3a>
    54ba:	89a2      	ldrh	r2, [r4, #12]
    54bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    54c0:	461e      	mov	r6, r3
    54c2:	6523      	str	r3, [r4, #80]	; 0x50
    54c4:	ea42 0303 	orr.w	r3, r2, r3
    54c8:	81a3      	strh	r3, [r4, #12]
    54ca:	e7c1      	b.n	5450 <__smakebuf_r+0x60>

000054cc <_read_r>:
    54cc:	b538      	push	{r3, r4, r5, lr}
    54ce:	f240 7434 	movw	r4, #1844	; 0x734
    54d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    54d6:	4605      	mov	r5, r0
    54d8:	4608      	mov	r0, r1
    54da:	4611      	mov	r1, r2
    54dc:	461a      	mov	r2, r3
    54de:	2300      	movs	r3, #0
    54e0:	6023      	str	r3, [r4, #0]
    54e2:	f7fc f8c5 	bl	1670 <_read>
    54e6:	f1b0 3fff 	cmp.w	r0, #4294967295
    54ea:	d000      	beq.n	54ee <_read_r+0x22>
    54ec:	bd38      	pop	{r3, r4, r5, pc}
    54ee:	6823      	ldr	r3, [r4, #0]
    54f0:	2b00      	cmp	r3, #0
    54f2:	d0fb      	beq.n	54ec <_read_r+0x20>
    54f4:	602b      	str	r3, [r5, #0]
    54f6:	bd38      	pop	{r3, r4, r5, pc}

000054f8 <_fstat_r>:
    54f8:	b538      	push	{r3, r4, r5, lr}
    54fa:	f240 7434 	movw	r4, #1844	; 0x734
    54fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5502:	4605      	mov	r5, r0
    5504:	4608      	mov	r0, r1
    5506:	4611      	mov	r1, r2
    5508:	2300      	movs	r3, #0
    550a:	6023      	str	r3, [r4, #0]
    550c:	f7fc f884 	bl	1618 <_fstat>
    5510:	f1b0 3fff 	cmp.w	r0, #4294967295
    5514:	d000      	beq.n	5518 <_fstat_r+0x20>
    5516:	bd38      	pop	{r3, r4, r5, pc}
    5518:	6823      	ldr	r3, [r4, #0]
    551a:	2b00      	cmp	r3, #0
    551c:	d0fb      	beq.n	5516 <_fstat_r+0x1e>
    551e:	602b      	str	r3, [r5, #0]
    5520:	bd38      	pop	{r3, r4, r5, pc}
    5522:	bf00      	nop

00005524 <_isatty_r>:
    5524:	b538      	push	{r3, r4, r5, lr}
    5526:	f240 7434 	movw	r4, #1844	; 0x734
    552a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    552e:	4605      	mov	r5, r0
    5530:	4608      	mov	r0, r1
    5532:	2300      	movs	r3, #0
    5534:	6023      	str	r3, [r4, #0]
    5536:	f7fc f881 	bl	163c <_isatty>
    553a:	f1b0 3fff 	cmp.w	r0, #4294967295
    553e:	d000      	beq.n	5542 <_isatty_r+0x1e>
    5540:	bd38      	pop	{r3, r4, r5, pc}
    5542:	6823      	ldr	r3, [r4, #0]
    5544:	2b00      	cmp	r3, #0
    5546:	d0fb      	beq.n	5540 <_isatty_r+0x1c>
    5548:	602b      	str	r3, [r5, #0]
    554a:	bd38      	pop	{r3, r4, r5, pc}

0000554c <DAMAGED_THRESH>:
    554c:	0003 0000 0071 0000 3123 000a 3023 000a     ....q...#1..#0..
    555c:	0d31 0000 0d32 0000 0d33 0000 6548 6c6c     1...2...3...Hell
    556c:	006f 0000 0000 0000 6573 646e 6e69 2067     o.......sending 
    557c:	000d 0000 6548 7061 6120 646e 7320 6174     ....Heap and sta
    558c:	6b63 6320 6c6f 696c 6973 6e6f 000a 0000     ck collision....

0000559c <g_config_reg_lut>:
    559c:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
    55ac:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
    55bc:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
    55cc:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
    55dc:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
    55ec:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
    55fc:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
    560c:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

0000561c <g_gpio_irqn_lut>:
    561c:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
    562c:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
    563c:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
    564c:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
    565c:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
    566c:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
    567c:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
    568c:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
    569c:	7073 2e69 0063 0000                         spi.c...

000056a4 <C.18.2576>:
    56a4:	0001 0000 0002 0000 0004 0000 0001 0000     ................

000056b4 <_global_impure_ptr>:
    56b4:	0028 2000 0043 0000 000a 0000               (.. C.......

000056c0 <__sf_fake_stdin>:
	...

000056e0 <__sf_fake_stdout>:
	...

00005700 <__sf_fake_stderr>:
	...

00005720 <_init>:
    5720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5722:	bf00      	nop
    5724:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5726:	bc08      	pop	{r3}
    5728:	469e      	mov	lr, r3
    572a:	4770      	bx	lr

0000572c <_fini>:
    572c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    572e:	bf00      	nop
    5730:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5732:	bc08      	pop	{r3}
    5734:	469e      	mov	lr, r3
    5736:	4770      	bx	lr

00005738 <__frame_dummy_init_array_entry>:
    5738:	0485 0000                                   ....

0000573c <__do_global_dtors_aux_fini_array_entry>:
    573c:	0471 0000                                   q...
