verilog xil_defaultlib  \
"../../../../pipeline_cpu.srcs/sources_1/ip/Instruction_Memory/sim/Instruction_Memory.v" \

verilog xil_defaultlib "glbl.v"

nosort
