#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Oct 25 16:12:48 2025
# Process ID: 168053
# Current directory: /home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1
# Command line: vivado -log base_render_24_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_render_24_0_0.tcl
# Log file: /home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/base_render_24_0_0.vds
# Journal file: /home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/vivado.jou
# Running On        :ubuntu
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.10
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700HX
# CPU Frequency     :2304.002 MHz
# CPU Physical cores:16
# CPU Logical cores :16
# Host memory       :11434 MB
# Swap memory       :30064 MB
# Total Virtual     :41499 MB
# Available Virtual :36682 MB
#-----------------------------------------------------------
source base_render_24_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wu/__PYNQ__/board_grey/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top base_render_24_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 168084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2442.195 ; gain = 156.777 ; free physical = 1460 ; free virtual = 33536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_render_24_0_0' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_render_24_0_0/synth/base_render_24_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'render_24' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:2]
	Parameter COORD_WIDTH bound to: 19 - type: integer 
	Parameter MATRIX_WIDTH bound to: 16 - type: integer 
	Parameter SCALE_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parameter_control' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/parameter_control.v:4]
INFO: [Synth 8-6157] synthesizing module 's00_axi' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/s00_axi.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 's00_axi' (0#1) [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/s00_axi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'parameter_control' (0#1) [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/parameter_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'main_process_0' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/.Xil/Vivado-168053-ubuntu/realtime/main_process_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'main_process_0' (0#1) [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/.Xil/Vivado-168053-ubuntu/realtime/main_process_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_done' of module 'main_process_0' is unconnected for instance 'main' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'main_process_0' is unconnected for instance 'main' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'main_process_0' is unconnected for instance 'main' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
WARNING: [Synth 8-7071] port 'output_stream_TKEEP' of module 'main_process_0' is unconnected for instance 'main' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
WARNING: [Synth 8-7071] port 'output_stream_TSTRB' of module 'main_process_0' is unconnected for instance 'main' [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
WARNING: [Synth 8-7023] instance 'main' of module 'main_process_0' has 32 connections declared, but only 27 given [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:99]
INFO: [Synth 8-6155] done synthesizing module 'render_24' (0#1) [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/render.v:2]
INFO: [Synth 8-6155] done synthesizing module 'base_render_24_0_0' (0#1) [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_render_24_0_0/synth/base_render_24_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/src_bkp/s00_axi.v:451]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module s00_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2538.164 ; gain = 252.746 ; free physical = 1358 ; free virtual = 33434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2553.008 ; gain = 267.590 ; free physical = 1356 ; free virtual = 33432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2553.008 ; gain = 267.590 ; free physical = 1356 ; free virtual = 33432
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.008 ; gain = 0.000 ; free physical = 1356 ; free virtual = 33432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/ip/main_process_0_4/main_process_0/main_process_0_in_context.xdc] for cell 'inst/main'
Finished Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/ip/main_process_0_4/main_process_0/main_process_0_in_context.xdc] for cell 'inst/main'
Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_render_24_0_0/base_render_24_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_render_24_0_0/base_render_24_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.758 ; gain = 0.000 ; free physical = 1335 ; free virtual = 33411
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.758 ; gain = 0.000 ; free physical = 1335 ; free virtual = 33411
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2708.758 ; gain = 423.340 ; free physical = 1335 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1335 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/main. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1335 ; free virtual = 33411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1335 ; free virtual = 33412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	  16 Input   32 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[4] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[3] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[0] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module s00_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module s00_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |main_process_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |main_process |     1|
|2     |LUT1         |     1|
|3     |LUT2         |     1|
|4     |LUT4         |    14|
|5     |LUT5         |     4|
|6     |LUT6         |    30|
|7     |FDRE         |   235|
|8     |FDSE         |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.762 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2716.762 ; gain = 275.594 ; free physical = 1320 ; free virtual = 33397
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2716.770 ; gain = 431.344 ; free physical = 1320 ; free virtual = 33397
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.770 ; gain = 0.000 ; free physical = 1614 ; free virtual = 33692
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.789 ; gain = 0.000 ; free physical = 1614 ; free virtual = 33692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c2898697
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2772.789 ; gain = 1098.777 ; free physical = 1614 ; free virtual = 33691
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2219.239; main = 1878.641; forked = 391.703
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3758.988; main = 2772.793; forked = 1042.223
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.801 ; gain = 0.000 ; free physical = 1614 ; free virtual = 33691
INFO: [Common 17-1381] The checkpoint '/home/wu/__PYNQ__/board_grey/Pynq-Z2/base/base/base.runs/base_render_24_0_0_synth_1/base_render_24_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_render_24_0_0_utilization_synth.rpt -pb base_render_24_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 25 16:13:12 2025...
