// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Nov 17 20:34:10 2021
// Host        : DESKTOP-99P6D1E running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/SHR77/ECE1195/Lab_4/Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_CPU_0_0/Lab_4_CPU_0_0_sim_netlist.v
// Design      : Lab_4_CPU_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "Lab_4_CPU_0_0,CPU,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "CPU,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module Lab_4_CPU_0_0
   (Reset,
    Clock,
    MemoryDataIn,
    MemoryAddress,
    MemoryDataOut,
    MemWrite);
  (* x_interface_info = "xilinx.com:signal:reset:1.0 Reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME Reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input Reset;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 Clock CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME Clock, ASSOCIATED_RESET Reset, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN Lab_4_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input Clock;
  input [31:0]MemoryDataIn;
  output [31:0]MemoryAddress;
  output [31:0]MemoryDataOut;
  output MemWrite;

  wire Clock;
  wire MemWrite;
  wire [31:0]MemoryAddress;
  wire [31:0]MemoryDataIn;
  wire [31:0]MemoryDataOut;
  wire Reset;

  Lab_4_CPU_0_0_CPU U0
       (.Clock(Clock),
        .MemWrite(MemWrite),
        .MemoryAddress(MemoryAddress),
        .MemoryDataIn(MemoryDataIn),
        .MemoryDataOut(MemoryDataOut),
        .Reset(Reset));
endmodule

(* ORIG_REF_NAME = "Adder" *) 
module Lab_4_CPU_0_0_Adder
   (O,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    sl_map,
    S,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28);
  output [3:0]O;
  output [3:0]q_reg;
  output [3:0]q_reg_0;
  output [3:0]q_reg_1;
  output [3:0]q_reg_2;
  output [3:0]q_reg_3;
  output [3:0]q_reg_4;
  output [3:0]q_reg_5;
  output [3:0]q_reg_6;
  output [3:0]q_reg_7;
  output [3:0]q_reg_8;
  output [3:0]q_reg_9;
  output [3:0]q_reg_10;
  output [3:0]q_reg_11;
  output [3:0]q_reg_12;
  output [3:0]q_reg_13;
  input [62:0]sl_map;
  input [3:0]S;
  input [3:0]q_reg_14;
  input [3:0]q_reg_15;
  input [3:0]q_reg_16;
  input [3:0]q_reg_17;
  input [3:0]q_reg_18;
  input [3:0]q_reg_19;
  input [3:0]q_reg_20;
  input [3:0]q_reg_21;
  input [3:0]q_reg_22;
  input [3:0]q_reg_23;
  input [3:0]q_reg_24;
  input [3:0]q_reg_25;
  input [3:0]q_reg_26;
  input [3:0]q_reg_27;
  input [3:0]q_reg_28;

  wire [3:0]O;
  wire [3:0]S;
  wire S_carry__0_n_0;
  wire S_carry__0_n_1;
  wire S_carry__0_n_2;
  wire S_carry__0_n_3;
  wire S_carry__10_n_0;
  wire S_carry__10_n_1;
  wire S_carry__10_n_2;
  wire S_carry__10_n_3;
  wire S_carry__11_n_0;
  wire S_carry__11_n_1;
  wire S_carry__11_n_2;
  wire S_carry__11_n_3;
  wire S_carry__12_n_0;
  wire S_carry__12_n_1;
  wire S_carry__12_n_2;
  wire S_carry__12_n_3;
  wire S_carry__13_n_0;
  wire S_carry__13_n_1;
  wire S_carry__13_n_2;
  wire S_carry__13_n_3;
  wire S_carry__14_n_1;
  wire S_carry__14_n_2;
  wire S_carry__14_n_3;
  wire S_carry__1_n_0;
  wire S_carry__1_n_1;
  wire S_carry__1_n_2;
  wire S_carry__1_n_3;
  wire S_carry__2_n_0;
  wire S_carry__2_n_1;
  wire S_carry__2_n_2;
  wire S_carry__2_n_3;
  wire S_carry__3_n_0;
  wire S_carry__3_n_1;
  wire S_carry__3_n_2;
  wire S_carry__3_n_3;
  wire S_carry__4_n_0;
  wire S_carry__4_n_1;
  wire S_carry__4_n_2;
  wire S_carry__4_n_3;
  wire S_carry__5_n_0;
  wire S_carry__5_n_1;
  wire S_carry__5_n_2;
  wire S_carry__5_n_3;
  wire S_carry__6_n_0;
  wire S_carry__6_n_1;
  wire S_carry__6_n_2;
  wire S_carry__6_n_3;
  wire S_carry__7_n_0;
  wire S_carry__7_n_1;
  wire S_carry__7_n_2;
  wire S_carry__7_n_3;
  wire S_carry__8_n_0;
  wire S_carry__8_n_1;
  wire S_carry__8_n_2;
  wire S_carry__8_n_3;
  wire S_carry__9_n_0;
  wire S_carry__9_n_1;
  wire S_carry__9_n_2;
  wire S_carry__9_n_3;
  wire S_carry_n_0;
  wire S_carry_n_1;
  wire S_carry_n_2;
  wire S_carry_n_3;
  wire [3:0]q_reg;
  wire [3:0]q_reg_0;
  wire [3:0]q_reg_1;
  wire [3:0]q_reg_10;
  wire [3:0]q_reg_11;
  wire [3:0]q_reg_12;
  wire [3:0]q_reg_13;
  wire [3:0]q_reg_14;
  wire [3:0]q_reg_15;
  wire [3:0]q_reg_16;
  wire [3:0]q_reg_17;
  wire [3:0]q_reg_18;
  wire [3:0]q_reg_19;
  wire [3:0]q_reg_2;
  wire [3:0]q_reg_20;
  wire [3:0]q_reg_21;
  wire [3:0]q_reg_22;
  wire [3:0]q_reg_23;
  wire [3:0]q_reg_24;
  wire [3:0]q_reg_25;
  wire [3:0]q_reg_26;
  wire [3:0]q_reg_27;
  wire [3:0]q_reg_28;
  wire [3:0]q_reg_3;
  wire [3:0]q_reg_4;
  wire [3:0]q_reg_5;
  wire [3:0]q_reg_6;
  wire [3:0]q_reg_7;
  wire [3:0]q_reg_8;
  wire [3:0]q_reg_9;
  wire [62:0]sl_map;
  wire [3:3]NLW_S_carry__14_CO_UNCONNECTED;

  CARRY4 S_carry
       (.CI(1'b0),
        .CO({S_carry_n_0,S_carry_n_1,S_carry_n_2,S_carry_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[3:0]),
        .O(O),
        .S(S));
  CARRY4 S_carry__0
       (.CI(S_carry_n_0),
        .CO({S_carry__0_n_0,S_carry__0_n_1,S_carry__0_n_2,S_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[7:4]),
        .O(q_reg),
        .S(q_reg_14));
  CARRY4 S_carry__1
       (.CI(S_carry__0_n_0),
        .CO({S_carry__1_n_0,S_carry__1_n_1,S_carry__1_n_2,S_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[11:8]),
        .O(q_reg_0),
        .S(q_reg_15));
  CARRY4 S_carry__10
       (.CI(S_carry__9_n_0),
        .CO({S_carry__10_n_0,S_carry__10_n_1,S_carry__10_n_2,S_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[47:44]),
        .O(q_reg_9),
        .S(q_reg_24));
  CARRY4 S_carry__11
       (.CI(S_carry__10_n_0),
        .CO({S_carry__11_n_0,S_carry__11_n_1,S_carry__11_n_2,S_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[51:48]),
        .O(q_reg_10),
        .S(q_reg_25));
  CARRY4 S_carry__12
       (.CI(S_carry__11_n_0),
        .CO({S_carry__12_n_0,S_carry__12_n_1,S_carry__12_n_2,S_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[55:52]),
        .O(q_reg_11),
        .S(q_reg_26));
  CARRY4 S_carry__13
       (.CI(S_carry__12_n_0),
        .CO({S_carry__13_n_0,S_carry__13_n_1,S_carry__13_n_2,S_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[59:56]),
        .O(q_reg_12),
        .S(q_reg_27));
  CARRY4 S_carry__14
       (.CI(S_carry__13_n_0),
        .CO({NLW_S_carry__14_CO_UNCONNECTED[3],S_carry__14_n_1,S_carry__14_n_2,S_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sl_map[62:60]}),
        .O(q_reg_13),
        .S(q_reg_28));
  CARRY4 S_carry__2
       (.CI(S_carry__1_n_0),
        .CO({S_carry__2_n_0,S_carry__2_n_1,S_carry__2_n_2,S_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[15:12]),
        .O(q_reg_1),
        .S(q_reg_16));
  CARRY4 S_carry__3
       (.CI(S_carry__2_n_0),
        .CO({S_carry__3_n_0,S_carry__3_n_1,S_carry__3_n_2,S_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[19:16]),
        .O(q_reg_2),
        .S(q_reg_17));
  CARRY4 S_carry__4
       (.CI(S_carry__3_n_0),
        .CO({S_carry__4_n_0,S_carry__4_n_1,S_carry__4_n_2,S_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[23:20]),
        .O(q_reg_3),
        .S(q_reg_18));
  CARRY4 S_carry__5
       (.CI(S_carry__4_n_0),
        .CO({S_carry__5_n_0,S_carry__5_n_1,S_carry__5_n_2,S_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[27:24]),
        .O(q_reg_4),
        .S(q_reg_19));
  CARRY4 S_carry__6
       (.CI(S_carry__5_n_0),
        .CO({S_carry__6_n_0,S_carry__6_n_1,S_carry__6_n_2,S_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[31:28]),
        .O(q_reg_5),
        .S(q_reg_20));
  CARRY4 S_carry__7
       (.CI(S_carry__6_n_0),
        .CO({S_carry__7_n_0,S_carry__7_n_1,S_carry__7_n_2,S_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[35:32]),
        .O(q_reg_6),
        .S(q_reg_21));
  CARRY4 S_carry__8
       (.CI(S_carry__7_n_0),
        .CO({S_carry__8_n_0,S_carry__8_n_1,S_carry__8_n_2,S_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[39:36]),
        .O(q_reg_7),
        .S(q_reg_22));
  CARRY4 S_carry__9
       (.CI(S_carry__8_n_0),
        .CO({S_carry__9_n_0,S_carry__9_n_1,S_carry__9_n_2,S_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(sl_map[43:40]),
        .O(q_reg_8),
        .S(q_reg_23));
endmodule

(* ORIG_REF_NAME = "CPU" *) 
module Lab_4_CPU_0_0_CPU
   (MemWrite,
    MemoryDataOut,
    MemoryAddress,
    Clock,
    Reset,
    MemoryDataIn);
  output MemWrite;
  output [31:0]MemoryDataOut;
  output [31:0]MemoryAddress;
  input Clock;
  input Reset;
  input [31:0]MemoryDataIn;

  wire [4:0]A;
  wire [31:0]\ALUComponent/ArithR ;
  wire [4:2]\ALUComponent/L_0 ;
  wire [12:2]\ALUComponent/L_1 ;
  wire [28:8]\ALUComponent/L_2 ;
  wire [28:8]\ALUComponent/L_3 ;
  wire [19:16]\ALUComponent/L_4 ;
  wire [30:28]\ALUComponent/R_0 ;
  wire [31:22]\ALUComponent/R_1 ;
  wire [30:5]\ALUComponent/R_2 ;
  wire [31:12]\ALUComponent/R_3 ;
  wire [30:5]\ALUComponent/R_4 ;
  wire [28:12]\ALUComponent/ShiftR ;
  wire [3:0]ALUOp;
  wire [1:0]ALUOut;
  wire ALUOutReg_n_64;
  wire ALURegWrite;
  wire [31:0]ALUResult;
  wire ALUSrcA;
  wire [5:0]CLOResult;
  wire Clock;
  wire [31:0]DataIn;
  wire [31:0]HighRegOut;
  wire IRWrite;
  wire InstructionRegister_n_0;
  wire InstructionRegister_n_1;
  wire InstructionRegister_n_11;
  wire InstructionRegister_n_12;
  wire InstructionRegister_n_13;
  wire InstructionRegister_n_14;
  wire InstructionRegister_n_15;
  wire InstructionRegister_n_2;
  wire InstructionRegister_n_26;
  wire InstructionRegister_n_27;
  wire InstructionRegister_n_28;
  wire InstructionRegister_n_29;
  wire InstructionRegister_n_3;
  wire InstructionRegister_n_30;
  wire InstructionRegister_n_31;
  wire InstructionRegister_n_32;
  wire InstructionRegister_n_33;
  wire InstructionRegister_n_34;
  wire InstructionRegister_n_35;
  wire InstructionRegister_n_36;
  wire InstructionRegister_n_37;
  wire InstructionRegister_n_38;
  wire InstructionRegister_n_39;
  wire InstructionRegister_n_4;
  wire InstructionRegister_n_40;
  wire InstructionRegister_n_41;
  wire InstructionRegister_n_42;
  wire InstructionRegister_n_43;
  wire InstructionRegister_n_44;
  wire InstructionRegister_n_45;
  wire InstructionRegister_n_46;
  wire InstructionRegister_n_47;
  wire InstructionRegister_n_48;
  wire InstructionRegister_n_49;
  wire InstructionRegister_n_5;
  wire InstructionRegister_n_50;
  wire InstructionRegister_n_51;
  wire InstructionRegister_n_52;
  wire InstructionRegister_n_53;
  wire InstructionRegister_n_54;
  wire InstructionRegister_n_55;
  wire InstructionRegister_n_56;
  wire InstructionRegister_n_57;
  wire InstructionRegister_n_58;
  wire InstructionRegister_n_59;
  wire InstructionRegister_n_60;
  wire InstructionRegister_n_61;
  wire InstructionRegister_n_62;
  wire InstructionRegister_n_63;
  wire InstructionRegister_n_64;
  wire InstructionRegister_n_65;
  wire InstructionRegister_n_66;
  wire InstructionRegister_n_67;
  wire InstructionRegister_n_68;
  wire InstructionRegister_n_69;
  wire InstructionRegister_n_70;
  wire InstructionRegister_n_71;
  wire InstructionRegister_n_72;
  wire InstructionRegister_n_73;
  wire InstructionRegister_n_74;
  wire InstructionRegister_n_75;
  wire InstructionRegister_n_76;
  wire InstructionRegister_n_77;
  wire InstructionRegister_n_78;
  wire InstructionRegister_n_79;
  wire InstructionRegister_n_80;
  wire InstructionRegister_n_81;
  wire InstructionRegister_n_82;
  wire InstructionRegister_n_83;
  wire InstructionRegister_n_84;
  wire InstructionRegister_n_85;
  wire InstructionRegister_n_86;
  wire InstructionRegister_n_87;
  wire InstructionRegister_n_88;
  wire InstructionRegister_n_89;
  wire InstructionRegister_n_90;
  wire InstructionRegister_n_91;
  wire InstructionRegister_n_92;
  wire InstructionRegister_n_93;
  wire InstructionRegister_n_94;
  wire InstructionRegister_n_95;
  wire InstructionRegister_n_96;
  wire InstructionRegister_n_97;
  wire IorD;
  wire LOWReg_n_0;
  wire LOWReg_n_1;
  wire LOWReg_n_10;
  wire LOWReg_n_11;
  wire LOWReg_n_12;
  wire LOWReg_n_13;
  wire LOWReg_n_14;
  wire LOWReg_n_15;
  wire LOWReg_n_16;
  wire LOWReg_n_17;
  wire LOWReg_n_18;
  wire LOWReg_n_19;
  wire LOWReg_n_2;
  wire LOWReg_n_20;
  wire LOWReg_n_21;
  wire LOWReg_n_22;
  wire LOWReg_n_23;
  wire LOWReg_n_24;
  wire LOWReg_n_25;
  wire LOWReg_n_26;
  wire LOWReg_n_27;
  wire LOWReg_n_28;
  wire LOWReg_n_29;
  wire LOWReg_n_3;
  wire LOWReg_n_30;
  wire LOWReg_n_31;
  wire LOWReg_n_4;
  wire LOWReg_n_5;
  wire LOWReg_n_6;
  wire LOWReg_n_7;
  wire LOWReg_n_8;
  wire LOWReg_n_9;
  wire MemRegWrite;
  wire MemWrite;
  wire [31:0]MemoryAddress;
  wire [31:0]MemoryDataIn;
  wire [31:0]MemoryDataOut;
  wire [2:1]MemtoReg;
  wire MultDone;
  wire [63:0]MultOut;
  wire MultReset;
  wire Mult_n_66;
  wire PCEn_n_0;
  wire [31:0]PCIn;
  wire [31:0]PCOut;
  wire PCReg_n_32;
  wire PCReg_n_33;
  wire PCReg_n_34;
  wire PCReg_n_35;
  wire PCReg_n_36;
  wire PCReg_n_37;
  wire PCReg_n_38;
  wire PCReg_n_39;
  wire [1:1]PCSource;
  wire PCWrite;
  wire PCWriteCond;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire [4:0]SHAMT;
  wire SHAMTSel;
  wire WrCLO;
  wire WrLOW;
  wire Wr_B;
  wire cloreg_n_1;
  wire cloreg_n_2;
  wire cloreg_n_3;
  wire cloreg_n_4;
  wire cloreg_n_5;
  wire controller_n_10;
  wire controller_n_102;
  wire controller_n_11;
  wire controller_n_129;
  wire controller_n_130;
  wire controller_n_131;
  wire controller_n_132;
  wire controller_n_133;
  wire controller_n_134;
  wire controller_n_135;
  wire controller_n_136;
  wire controller_n_137;
  wire controller_n_138;
  wire controller_n_139;
  wire controller_n_140;
  wire controller_n_141;
  wire controller_n_142;
  wire controller_n_143;
  wire controller_n_144;
  wire controller_n_145;
  wire controller_n_146;
  wire controller_n_147;
  wire controller_n_148;
  wire controller_n_149;
  wire controller_n_150;
  wire controller_n_151;
  wire controller_n_152;
  wire controller_n_153;
  wire controller_n_154;
  wire controller_n_155;
  wire controller_n_156;
  wire controller_n_168;
  wire controller_n_170;
  wire controller_n_171;
  wire controller_n_172;
  wire controller_n_173;
  wire controller_n_174;
  wire controller_n_175;
  wire controller_n_176;
  wire controller_n_177;
  wire controller_n_178;
  wire controller_n_179;
  wire controller_n_180;
  wire controller_n_181;
  wire controller_n_182;
  wire controller_n_183;
  wire controller_n_184;
  wire controller_n_185;
  wire controller_n_186;
  wire controller_n_187;
  wire controller_n_188;
  wire controller_n_189;
  wire controller_n_190;
  wire controller_n_191;
  wire controller_n_192;
  wire controller_n_193;
  wire controller_n_194;
  wire controller_n_195;
  wire controller_n_196;
  wire controller_n_197;
  wire controller_n_198;
  wire controller_n_199;
  wire controller_n_200;
  wire controller_n_201;
  wire controller_n_202;
  wire controller_n_204;
  wire controller_n_205;
  wire controller_n_206;
  wire controller_n_207;
  wire controller_n_208;
  wire controller_n_209;
  wire controller_n_210;
  wire controller_n_211;
  wire controller_n_212;
  wire controller_n_213;
  wire controller_n_214;
  wire controller_n_215;
  wire controller_n_216;
  wire controller_n_217;
  wire controller_n_218;
  wire controller_n_219;
  wire controller_n_220;
  wire controller_n_221;
  wire controller_n_222;
  wire controller_n_223;
  wire controller_n_224;
  wire controller_n_225;
  wire controller_n_226;
  wire controller_n_227;
  wire controller_n_228;
  wire controller_n_229;
  wire controller_n_230;
  wire controller_n_231;
  wire controller_n_232;
  wire controller_n_233;
  wire controller_n_234;
  wire controller_n_235;
  wire controller_n_236;
  wire controller_n_27;
  wire controller_n_28;
  wire controller_n_29;
  wire controller_n_30;
  wire controller_n_33;
  wire controller_n_34;
  wire controller_n_6;
  wire [15:0]data0;
  wire [15:0]data1;
  wire en;
  wire ld;
  wire multiplicand_in1;
  wire [4:0]p_1_in;
  wire [31:2]p_1_in__0;
  wire [3:0]pr_state;
  wire q;
  wire [4:0]r1;
  wire [4:0]r2;
  wire [31:0]r2Out;
  wire regA_n_10;
  wire regA_n_100;
  wire regA_n_101;
  wire regA_n_102;
  wire regA_n_103;
  wire regA_n_104;
  wire regA_n_105;
  wire regA_n_106;
  wire regA_n_107;
  wire regA_n_108;
  wire regA_n_109;
  wire regA_n_11;
  wire regA_n_110;
  wire regA_n_111;
  wire regA_n_112;
  wire regA_n_113;
  wire regA_n_114;
  wire regA_n_115;
  wire regA_n_116;
  wire regA_n_117;
  wire regA_n_118;
  wire regA_n_119;
  wire regA_n_12;
  wire regA_n_120;
  wire regA_n_121;
  wire regA_n_122;
  wire regA_n_123;
  wire regA_n_124;
  wire regA_n_125;
  wire regA_n_126;
  wire regA_n_127;
  wire regA_n_128;
  wire regA_n_129;
  wire regA_n_13;
  wire regA_n_130;
  wire regA_n_131;
  wire regA_n_132;
  wire regA_n_14;
  wire regA_n_15;
  wire regA_n_16;
  wire regA_n_17;
  wire regA_n_18;
  wire regA_n_19;
  wire regA_n_20;
  wire regA_n_21;
  wire regA_n_22;
  wire regA_n_23;
  wire regA_n_24;
  wire regA_n_25;
  wire regA_n_26;
  wire regA_n_27;
  wire regA_n_28;
  wire regA_n_29;
  wire regA_n_30;
  wire regA_n_31;
  wire regA_n_32;
  wire regA_n_38;
  wire regA_n_39;
  wire regA_n_40;
  wire regA_n_41;
  wire regA_n_5;
  wire regA_n_58;
  wire regA_n_6;
  wire regA_n_62;
  wire regA_n_66;
  wire regA_n_67;
  wire regA_n_68;
  wire regA_n_69;
  wire regA_n_7;
  wire regA_n_70;
  wire regA_n_71;
  wire regA_n_72;
  wire regA_n_73;
  wire regA_n_74;
  wire regA_n_75;
  wire regA_n_76;
  wire regA_n_77;
  wire regA_n_78;
  wire regA_n_79;
  wire regA_n_8;
  wire regA_n_80;
  wire regA_n_81;
  wire regA_n_82;
  wire regA_n_83;
  wire regA_n_84;
  wire regA_n_85;
  wire regA_n_86;
  wire regA_n_87;
  wire regA_n_88;
  wire regA_n_89;
  wire regA_n_9;
  wire regA_n_90;
  wire regA_n_91;
  wire regA_n_92;
  wire regA_n_93;
  wire regA_n_94;
  wire regA_n_95;
  wire regA_n_96;
  wire regA_n_97;
  wire regA_n_98;
  wire regA_n_99;
  wire \writeRd[0].writeReg_reg ;
  wire \writeRd[10].writeReg_reg ;
  wire \writeRd[11].writeReg_reg ;
  wire \writeRd[12].writeReg_reg ;
  wire \writeRd[13].writeReg_reg ;
  wire \writeRd[14].writeReg_reg ;
  wire \writeRd[15].writeReg_reg ;
  wire \writeRd[16].writeReg_reg ;
  wire \writeRd[17].writeReg_reg ;
  wire \writeRd[18].writeReg_reg ;
  wire \writeRd[19].writeReg_reg ;
  wire \writeRd[20].writeReg_reg ;
  wire \writeRd[21].writeReg_reg ;
  wire \writeRd[22].writeReg_reg ;
  wire \writeRd[23].writeReg_reg ;
  wire \writeRd[24].writeReg_reg ;
  wire \writeRd[25].writeReg_reg ;
  wire \writeRd[26].writeReg_reg ;
  wire \writeRd[27].writeReg_reg ;
  wire \writeRd[28].writeReg_reg ;
  wire \writeRd[29].writeReg_reg ;
  wire \writeRd[2].writeReg_reg ;
  wire \writeRd[30].writeReg_reg ;
  wire \writeRd[31].writeReg_reg ;
  wire \writeRd[3].writeReg_reg ;
  wire \writeRd[4].writeReg_reg ;
  wire \writeRd[5].writeReg_reg ;
  wire \writeRd[6].writeReg_reg ;
  wire \writeRd[7].writeReg_reg ;
  wire \writeRd[8].writeReg_reg ;
  wire \writeRd[9].writeReg_reg ;

  Lab_4_CPU_0_0_Reg ALUOutReg
       (.ALUOut(ALUOut),
        .ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress),
        .MemtoReg(MemtoReg),
        .PCOut(PCOut),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0),
        .q_reg(ALUOutReg_n_64));
  Lab_4_CPU_0_0_Reg_0 HIGHReg
       (.Clock(Clock),
        .HighRegOut(HighRegOut),
        .R(MultOut[63:32]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_Reg_1 InstructionRegister
       (.\ALUOp_reg[1] (controller_n_10),
        .\ALUOp_reg[1]_0 (controller_n_33),
        .\ALUSrcB_reg[1] (controller_n_34),
        .\ALUSrcB_reg[2] (controller_n_11),
        .Clock(Clock),
        .D({InstructionRegister_n_32,InstructionRegister_n_33,InstructionRegister_n_34,InstructionRegister_n_35}),
        .E(InstructionRegister_n_49),
        .\FSM_sequential_pr_state_reg[0] (InstructionRegister_n_51),
        .\FSM_sequential_pr_state_reg[0]_0 (InstructionRegister_n_55),
        .\FSM_sequential_pr_state_reg[1] (InstructionRegister_n_57),
        .\FSM_sequential_pr_state_reg[3] (InstructionRegister_n_39),
        .\FSM_sequential_pr_state_reg[3]_0 (InstructionRegister_n_45),
        .\FSM_sequential_pr_state_reg[3]_1 (InstructionRegister_n_52),
        .\FSM_sequential_pr_state_reg[3]_2 ({InstructionRegister_n_64,InstructionRegister_n_65}),
        .\FSM_sequential_pr_state_reg[3]_3 (InstructionRegister_n_67),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn),
        .\PCIn_reg[2]_i_1 (PCSource),
        .\PCSource_reg[1] (controller_n_6),
        .Q(pr_state),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .p_1_in(p_1_in),
        .q_reg(InstructionRegister_n_0),
        .q_reg_0(InstructionRegister_n_1),
        .q_reg_1(InstructionRegister_n_2),
        .q_reg_10({InstructionRegister_n_36,InstructionRegister_n_37,InstructionRegister_n_38}),
        .q_reg_11(InstructionRegister_n_40),
        .q_reg_12(InstructionRegister_n_41),
        .q_reg_13(InstructionRegister_n_42),
        .q_reg_14(InstructionRegister_n_43),
        .q_reg_15(InstructionRegister_n_44),
        .q_reg_16({InstructionRegister_n_46,InstructionRegister_n_47}),
        .q_reg_17(InstructionRegister_n_48),
        .q_reg_18(InstructionRegister_n_50),
        .q_reg_19(InstructionRegister_n_53),
        .q_reg_2(InstructionRegister_n_3),
        .q_reg_20(InstructionRegister_n_54),
        .q_reg_21(InstructionRegister_n_56),
        .q_reg_22(InstructionRegister_n_58),
        .q_reg_23(InstructionRegister_n_59),
        .q_reg_24(InstructionRegister_n_60),
        .q_reg_25(InstructionRegister_n_61),
        .q_reg_26(InstructionRegister_n_62),
        .q_reg_27(InstructionRegister_n_63),
        .q_reg_28(InstructionRegister_n_66),
        .q_reg_29(InstructionRegister_n_68),
        .q_reg_3(InstructionRegister_n_4),
        .q_reg_30(InstructionRegister_n_69),
        .q_reg_31(InstructionRegister_n_70),
        .q_reg_32(InstructionRegister_n_71),
        .q_reg_33(InstructionRegister_n_72),
        .q_reg_34(InstructionRegister_n_73),
        .q_reg_35(InstructionRegister_n_74),
        .q_reg_36(InstructionRegister_n_75),
        .q_reg_37(InstructionRegister_n_76),
        .q_reg_38(InstructionRegister_n_77),
        .q_reg_39(InstructionRegister_n_78),
        .q_reg_4(InstructionRegister_n_5),
        .q_reg_40(InstructionRegister_n_79),
        .q_reg_41(InstructionRegister_n_80),
        .q_reg_42(InstructionRegister_n_81),
        .q_reg_43(InstructionRegister_n_82),
        .q_reg_44(InstructionRegister_n_83),
        .q_reg_45(InstructionRegister_n_84),
        .q_reg_46(InstructionRegister_n_85),
        .q_reg_47(InstructionRegister_n_86),
        .q_reg_48(InstructionRegister_n_87),
        .q_reg_49(InstructionRegister_n_88),
        .q_reg_5(InstructionRegister_n_11),
        .q_reg_50(InstructionRegister_n_89),
        .q_reg_51(InstructionRegister_n_90),
        .q_reg_52(InstructionRegister_n_91),
        .q_reg_53(InstructionRegister_n_92),
        .q_reg_54(InstructionRegister_n_93),
        .q_reg_55(InstructionRegister_n_94),
        .q_reg_56(InstructionRegister_n_95),
        .q_reg_57(InstructionRegister_n_96),
        .q_reg_58(InstructionRegister_n_97),
        .q_reg_6(InstructionRegister_n_12),
        .q_reg_7(InstructionRegister_n_13),
        .q_reg_8(InstructionRegister_n_14),
        .q_reg_9(InstructionRegister_n_15),
        .q_reg_rep(InstructionRegister_n_26),
        .q_reg_rep_0(InstructionRegister_n_28),
        .q_reg_rep_1(InstructionRegister_n_30),
        .q_reg_rep_2(InstructionRegister_n_31),
        .q_reg_rep__0(InstructionRegister_n_27),
        .q_reg_rep__0_0(InstructionRegister_n_29),
        .r1(r1),
        .r2(r2),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ),
        .\writeRd[1].writeReg_reg (en),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_2 LOWReg
       (.Clock(Clock),
        .R(MultOut[31:0]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg(LOWReg_n_0),
        .q_reg_0(LOWReg_n_1),
        .q_reg_1(LOWReg_n_2),
        .q_reg_10(LOWReg_n_11),
        .q_reg_11(LOWReg_n_12),
        .q_reg_12(LOWReg_n_13),
        .q_reg_13(LOWReg_n_14),
        .q_reg_14(LOWReg_n_15),
        .q_reg_15(LOWReg_n_16),
        .q_reg_16(LOWReg_n_17),
        .q_reg_17(LOWReg_n_18),
        .q_reg_18(LOWReg_n_19),
        .q_reg_19(LOWReg_n_20),
        .q_reg_2(LOWReg_n_3),
        .q_reg_20(LOWReg_n_21),
        .q_reg_21(LOWReg_n_22),
        .q_reg_22(LOWReg_n_23),
        .q_reg_23(LOWReg_n_24),
        .q_reg_24(LOWReg_n_25),
        .q_reg_25(LOWReg_n_26),
        .q_reg_26(LOWReg_n_27),
        .q_reg_27(LOWReg_n_28),
        .q_reg_28(LOWReg_n_29),
        .q_reg_29(LOWReg_n_30),
        .q_reg_3(LOWReg_n_4),
        .q_reg_30(LOWReg_n_31),
        .q_reg_4(LOWReg_n_5),
        .q_reg_5(LOWReg_n_6),
        .q_reg_6(LOWReg_n_7),
        .q_reg_7(LOWReg_n_8),
        .q_reg_8(LOWReg_n_9),
        .q_reg_9(LOWReg_n_10));
  Lab_4_CPU_0_0_Reg_3 MemDataReg
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn),
        .Reset(Reset),
        .data0(data0),
        .data1(data1));
  Lab_4_CPU_0_0_Multiplier Mult
       (.CO(multiplicand_in1),
        .Clock(Clock),
        .\FSM_sequential_pr_state_reg[2] (Mult_n_66),
        .MultDone(MultDone),
        .MultOut(MultOut),
        .MultReset(MultReset),
        .Q(pr_state[2]),
        .ld(ld),
        .q_reg(controller_n_170),
        .q_reg_0(controller_n_168),
        .q_reg_1(controller_n_27),
        .q_reg_10(regA_n_95),
        .q_reg_11(controller_n_134),
        .q_reg_12(regA_n_94),
        .q_reg_13(controller_n_135),
        .q_reg_14(regA_n_93),
        .q_reg_15(controller_n_136),
        .q_reg_16(regA_n_92),
        .q_reg_17(controller_n_137),
        .q_reg_18(regA_n_91),
        .q_reg_19(controller_n_138),
        .q_reg_2(regA_n_99),
        .q_reg_20(regA_n_90),
        .q_reg_21(controller_n_139),
        .q_reg_22(regA_n_89),
        .q_reg_23(controller_n_140),
        .q_reg_24(regA_n_88),
        .q_reg_25(controller_n_141),
        .q_reg_26(regA_n_87),
        .q_reg_27(controller_n_142),
        .q_reg_28(regA_n_86),
        .q_reg_29(controller_n_143),
        .q_reg_3(controller_n_30),
        .q_reg_30(regA_n_85),
        .q_reg_31(controller_n_144),
        .q_reg_32(regA_n_84),
        .q_reg_33(controller_n_145),
        .q_reg_34(regA_n_83),
        .q_reg_35(controller_n_146),
        .q_reg_36(regA_n_82),
        .q_reg_37(controller_n_147),
        .q_reg_38(regA_n_81),
        .q_reg_39(controller_n_148),
        .q_reg_4(regA_n_98),
        .q_reg_40(regA_n_80),
        .q_reg_41(controller_n_149),
        .q_reg_42(regA_n_79),
        .q_reg_43(controller_n_150),
        .q_reg_44(regA_n_78),
        .q_reg_45(controller_n_151),
        .q_reg_46(regA_n_77),
        .q_reg_47(controller_n_152),
        .q_reg_48(regA_n_76),
        .q_reg_49(controller_n_153),
        .q_reg_5(controller_n_29),
        .q_reg_50(regA_n_75),
        .q_reg_51(controller_n_154),
        .q_reg_52(regA_n_74),
        .q_reg_53(controller_n_155),
        .q_reg_54(regA_n_73),
        .q_reg_55(controller_n_156),
        .q_reg_56(regA_n_72),
        .q_reg_57(controller_n_131),
        .q_reg_58(regA_n_71),
        .q_reg_59(controller_n_130),
        .q_reg_6(regA_n_97),
        .q_reg_60(regA_n_70),
        .q_reg_61(controller_n_129),
        .q_reg_62(regA_n_69),
        .q_reg_63(controller_n_28),
        .q_reg_64(regA_n_100),
        .q_reg_7(controller_n_132),
        .q_reg_8(regA_n_96),
        .q_reg_9(controller_n_133));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    PCEn
       (.I0(PCReg_n_34),
        .I1(PCReg_n_35),
        .I2(PCReg_n_32),
        .I3(PCReg_n_33),
        .I4(PCWriteCond),
        .I5(PCWrite),
        .O(PCEn_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[0] 
       (.CLR(1'b0),
        .D(controller_n_202),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[10] 
       (.CLR(1'b0),
        .D(controller_n_192),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[11] 
       (.CLR(1'b0),
        .D(controller_n_191),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[12] 
       (.CLR(1'b0),
        .D(controller_n_190),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[13] 
       (.CLR(1'b0),
        .D(controller_n_189),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[14] 
       (.CLR(1'b0),
        .D(controller_n_188),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[15] 
       (.CLR(1'b0),
        .D(controller_n_187),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[16] 
       (.CLR(1'b0),
        .D(controller_n_186),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[17] 
       (.CLR(1'b0),
        .D(controller_n_185),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[18] 
       (.CLR(1'b0),
        .D(controller_n_184),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[19] 
       (.CLR(1'b0),
        .D(controller_n_183),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[1] 
       (.CLR(1'b0),
        .D(controller_n_201),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[20] 
       (.CLR(1'b0),
        .D(controller_n_182),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[21] 
       (.CLR(1'b0),
        .D(controller_n_181),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[22] 
       (.CLR(1'b0),
        .D(controller_n_180),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[23] 
       (.CLR(1'b0),
        .D(controller_n_179),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[24] 
       (.CLR(1'b0),
        .D(controller_n_178),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[25] 
       (.CLR(1'b0),
        .D(controller_n_177),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[26] 
       (.CLR(1'b0),
        .D(controller_n_176),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[27] 
       (.CLR(1'b0),
        .D(controller_n_175),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[28] 
       (.CLR(1'b0),
        .D(controller_n_174),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[29] 
       (.CLR(1'b0),
        .D(controller_n_173),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[2] 
       (.CLR(1'b0),
        .D(controller_n_200),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[30] 
       (.CLR(1'b0),
        .D(controller_n_172),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[31] 
       (.CLR(1'b0),
        .D(controller_n_171),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[31]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[3] 
       (.CLR(1'b0),
        .D(controller_n_199),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[4] 
       (.CLR(1'b0),
        .D(controller_n_198),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[5] 
       (.CLR(1'b0),
        .D(controller_n_197),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[6] 
       (.CLR(1'b0),
        .D(controller_n_196),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[7] 
       (.CLR(1'b0),
        .D(controller_n_195),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[8] 
       (.CLR(1'b0),
        .D(controller_n_194),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCIn_reg[9] 
       (.CLR(1'b0),
        .D(controller_n_193),
        .G(controller_n_204),
        .GE(1'b1),
        .Q(PCIn[9]));
  Lab_4_CPU_0_0_Reg_4 PCReg
       (.ArithR(\ALUComponent/ArithR ),
        .Clock(Clock),
        .PCEn_i_10(PCReg_n_35),
        .PCEn_i_13(PCReg_n_32),
        .PCEn_i_16(PCReg_n_33),
        .PCEn_i_7(PCReg_n_34),
        .\PCIn_reg[28]_i_1 (PCSource),
        .PCOut(PCOut),
        .Q(PCIn),
        .Reset(Reset),
        .q_reg(PCReg_n_36),
        .q_reg_0(PCReg_n_37),
        .q_reg_1(PCReg_n_38),
        .q_reg_2(PCReg_n_39),
        .q_reg_3(PCEn_n_0));
  Lab_4_CPU_0_0_Reg_5 cloreg
       (.CLOResult(CLOResult),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q(q),
        .q_reg(cloreg_n_1),
        .q_reg_0(cloreg_n_2),
        .q_reg_1(cloreg_n_3),
        .q_reg_2(cloreg_n_4),
        .q_reg_3(cloreg_n_5));
  Lab_4_CPU_0_0_ControlUnit controller
       (.A(A),
        .ALUOut(ALUOut),
        .ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult),
        .ALUSrcA(ALUSrcA),
        .ALUSrcA_reg_0(InstructionRegister_n_59),
        .ALUSrcA_reg_1(InstructionRegister_n_68),
        .ArithR(\ALUComponent/ArithR ),
        .CO(multiplicand_in1),
        .Clock(Clock),
        .D({controller_n_171,controller_n_172,controller_n_173,controller_n_174,controller_n_175,controller_n_176,controller_n_177,controller_n_178,controller_n_179,controller_n_180,controller_n_181,controller_n_182,controller_n_183,controller_n_184,controller_n_185,controller_n_186,controller_n_187,controller_n_188,controller_n_189,controller_n_190,controller_n_191,controller_n_192,controller_n_193,controller_n_194,controller_n_195,controller_n_196,controller_n_197,controller_n_198,controller_n_199,controller_n_200,controller_n_201,controller_n_202}),
        .DI({regA_n_101,regA_n_102,regA_n_103,regA_n_104}),
        .E(controller_n_204),
        .\FSM_sequential_pr_state_reg[0]_0 (controller_n_11),
        .\FSM_sequential_pr_state_reg[0]_1 (controller_n_33),
        .\FSM_sequential_pr_state_reg[0]_2 (controller_n_34),
        .\FSM_sequential_pr_state_reg[0]_3 (InstructionRegister_n_61),
        .\FSM_sequential_pr_state_reg[0]_4 (InstructionRegister_n_67),
        .\FSM_sequential_pr_state_reg[1]_0 (InstructionRegister_n_44),
        .\FSM_sequential_pr_state_reg[1]_1 (InstructionRegister_n_50),
        .\FSM_sequential_pr_state_reg[1]_2 (InstructionRegister_n_60),
        .\FSM_sequential_pr_state_reg[2]_0 (controller_n_6),
        .\FSM_sequential_pr_state_reg[2]_1 (InstructionRegister_n_39),
        .\FSM_sequential_pr_state_reg[2]_2 (InstructionRegister_n_52),
        .\FSM_sequential_pr_state_reg[3]_0 (controller_n_10),
        .\FSM_sequential_pr_state_reg[3]_1 (MemtoReg),
        .\FSM_sequential_pr_state_reg[3]_2 (InstructionRegister_n_57),
        .HighRegOut(HighRegOut),
        .IRWrite(IRWrite),
        .IorD(IorD),
        .IorD_reg_0(InstructionRegister_n_58),
        .MemRegWrite(MemRegWrite),
        .MemWrite(MemWrite),
        .MemoryDataOut({MemoryDataOut[30:16],MemoryDataOut[1:0]}),
        .\MemtoReg_reg[2]_0 (InstructionRegister_n_63),
        .\MemtoReg_reg[2]_1 (InstructionRegister_n_41),
        .\MemtoReg_reg[2]_2 (InstructionRegister_n_42),
        .MultDone(MultDone),
        .MultReset(MultReset),
        .\PCIn_reg[10]_i_1_0 (regA_n_90),
        .\PCIn_reg[12]_i_1_0 (regA_n_88),
        .\PCIn_reg[12]_i_9 (InstructionRegister_n_69),
        .\PCIn_reg[14]_i_1_0 (regA_n_86),
        .\PCIn_reg[16]_i_1_0 (regA_n_84),
        .\PCIn_reg[18]_i_1_0 (regA_n_82),
        .\PCIn_reg[19]_i_1_0 ({\ALUComponent/L_4 [19],\ALUComponent/L_4 [17:16]}),
        .\PCIn_reg[20]_i_1_0 (regA_n_80),
        .\PCIn_reg[22]_i_1_0 (regA_n_78),
        .\PCIn_reg[24]_i_1_0 (regA_n_76),
        .\PCIn_reg[26]_i_1_0 (regA_n_74),
        .\PCIn_reg[28]_i_1_0 (regA_n_72),
        .\PCIn_reg[2]_i_1_0 (regA_n_98),
        .\PCIn_reg[2]_i_5 ({InstructionRegister_n_46,InstructionRegister_n_47}),
        .\PCIn_reg[2]_i_5_0 (InstructionRegister_n_54),
        .\PCIn_reg[30]_i_1_0 ({\ALUComponent/R_4 [30:29],\ALUComponent/R_4 [27:26],\ALUComponent/R_4 [23:21],\ALUComponent/R_4 [15],\ALUComponent/R_4 [7:5]}),
        .\PCIn_reg[30]_i_1_1 (regA_n_70),
        .\PCIn_reg[4]_i_1_0 (regA_n_96),
        .\PCIn_reg[6]_i_1_0 (regA_n_94),
        .\PCIn_reg[8]_i_1_0 (regA_n_92),
        .PCOut(PCOut),
        .PCWrite(PCWrite),
        .PCWriteCond(PCWriteCond),
        .PCWrite_reg_0(InstructionRegister_n_70),
        .PCWrite_reg_1(InstructionRegister_n_71),
        .PCWrite_reg_2(InstructionRegister_n_62),
        .Q(pr_state),
        .RegDst(RegDst),
        .RegDst_reg_0(InstructionRegister_n_66),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .SHAMT(SHAMT),
        .SHAMTSel(SHAMTSel),
        .SHAMTSel_reg_0(InstructionRegister_n_56),
        .SHAMTSel_reg_1(InstructionRegister_n_48),
        .WrCLO(WrCLO),
        .WrLOW(WrLOW),
        .Wr_B(Wr_B),
        .datIn({controller_n_205,controller_n_206,controller_n_207,controller_n_208,controller_n_209,controller_n_210,controller_n_211,controller_n_212,controller_n_213,controller_n_214,controller_n_215,controller_n_216,controller_n_217,controller_n_218,controller_n_219,controller_n_220,controller_n_221,controller_n_222,controller_n_223,controller_n_224,controller_n_225,controller_n_226,controller_n_227,controller_n_228,controller_n_229,controller_n_230,controller_n_231,controller_n_232,controller_n_233,controller_n_234,controller_n_235,controller_n_236}),
        .data0(data0),
        .data1(data1),
        .ld(ld),
        .p_1_in(p_1_in),
        .p_1_in__0(p_1_in__0),
        .q(q),
        .q_i_2__7_0(\ALUComponent/R_2 [30:29]),
        .q_i_3__65_0(InstructionRegister_n_40),
        .q_i_3__65_1(InstructionRegister_n_53),
        .q_i_4__17_0({InstructionRegister_n_36,InstructionRegister_n_37,InstructionRegister_n_38}),
        .q_i_4__17_1(InstructionRegister_n_49),
        .q_reg({\ALUComponent/L_1 [12],\ALUComponent/L_1 [8],\ALUComponent/L_1 [4:2]}),
        .q_reg_0(controller_n_27),
        .q_reg_1(controller_n_28),
        .q_reg_10(\ALUComponent/R_1 ),
        .q_reg_100({regA_n_109,regA_n_110,regA_n_111,regA_n_112}),
        .q_reg_101({regA_n_113,regA_n_114,regA_n_115,regA_n_116}),
        .q_reg_102({regA_n_117,regA_n_118,regA_n_119,regA_n_120}),
        .q_reg_103({regA_n_121,regA_n_122,regA_n_123,regA_n_124}),
        .q_reg_104({regA_n_125,regA_n_126,regA_n_127,regA_n_128}),
        .q_reg_105({regA_n_129,regA_n_130,regA_n_131,regA_n_132}),
        .q_reg_106(InstructionRegister_n_81),
        .q_reg_107(InstructionRegister_n_97),
        .q_reg_108(InstructionRegister_n_73),
        .q_reg_109(InstructionRegister_n_89),
        .q_reg_11(\ALUComponent/R_0 ),
        .q_reg_110(InstructionRegister_n_77),
        .q_reg_111(InstructionRegister_n_93),
        .q_reg_112(PCReg_n_37),
        .q_reg_113(InstructionRegister_n_85),
        .q_reg_114(regA_n_58),
        .q_reg_115(InstructionRegister_n_79),
        .q_reg_116(InstructionRegister_n_95),
        .q_reg_117(regA_n_62),
        .q_reg_118(PCReg_n_39),
        .q_reg_119(regA_n_66),
        .q_reg_12(controller_n_129),
        .q_reg_120(InstructionRegister_n_87),
        .q_reg_121(regA_n_67),
        .q_reg_122(InstructionRegister_n_75),
        .q_reg_123(InstructionRegister_n_91),
        .q_reg_124(InstructionRegister_n_82),
        .q_reg_125(regA_n_68),
        .q_reg_126(InstructionRegister_n_74),
        .q_reg_127(InstructionRegister_n_90),
        .q_reg_128(InstructionRegister_n_78),
        .q_reg_129(InstructionRegister_n_94),
        .q_reg_13(controller_n_130),
        .q_reg_130(PCReg_n_38),
        .q_reg_131(InstructionRegister_n_86),
        .q_reg_132(InstructionRegister_n_80),
        .q_reg_133(InstructionRegister_n_96),
        .q_reg_134(InstructionRegister_n_72),
        .q_reg_135(InstructionRegister_n_88),
        .q_reg_136(InstructionRegister_n_76),
        .q_reg_137(InstructionRegister_n_92),
        .q_reg_138(PCReg_n_36),
        .q_reg_139(InstructionRegister_n_84),
        .q_reg_14(controller_n_131),
        .q_reg_140(InstructionRegister_n_83),
        .q_reg_141(InstructionRegister_n_15),
        .q_reg_142(InstructionRegister_n_13),
        .q_reg_143(InstructionRegister_n_3),
        .q_reg_144(InstructionRegister_n_1),
        .q_reg_145(InstructionRegister_n_4),
        .q_reg_146(InstructionRegister_n_2),
        .q_reg_147(InstructionRegister_n_5),
        .q_reg_148(InstructionRegister_n_11),
        .q_reg_149(InstructionRegister_n_12),
        .q_reg_15(controller_n_132),
        .q_reg_150(InstructionRegister_n_14),
        .q_reg_151(InstructionRegister_n_0),
        .q_reg_152(cloreg_n_1),
        .q_reg_153(cloreg_n_2),
        .q_reg_154(cloreg_n_3),
        .q_reg_155(cloreg_n_4),
        .q_reg_156(cloreg_n_5),
        .q_reg_157(LOWReg_n_8),
        .q_reg_158(LOWReg_n_9),
        .q_reg_159(LOWReg_n_10),
        .q_reg_16(controller_n_133),
        .q_reg_160(LOWReg_n_11),
        .q_reg_161(LOWReg_n_12),
        .q_reg_162(LOWReg_n_13),
        .q_reg_163(LOWReg_n_14),
        .q_reg_164(LOWReg_n_15),
        .q_reg_165(LOWReg_n_16),
        .q_reg_166(LOWReg_n_17),
        .q_reg_167(LOWReg_n_18),
        .q_reg_168(LOWReg_n_19),
        .q_reg_169(LOWReg_n_20),
        .q_reg_17(controller_n_134),
        .q_reg_170(LOWReg_n_21),
        .q_reg_171(LOWReg_n_22),
        .q_reg_172(LOWReg_n_23),
        .q_reg_173(LOWReg_n_24),
        .q_reg_174(LOWReg_n_25),
        .q_reg_175(LOWReg_n_26),
        .q_reg_176(LOWReg_n_27),
        .q_reg_177(LOWReg_n_28),
        .q_reg_178(LOWReg_n_29),
        .q_reg_179(LOWReg_n_30),
        .q_reg_18(controller_n_135),
        .q_reg_180(LOWReg_n_31),
        .q_reg_181(ALUOutReg_n_64),
        .q_reg_182(LOWReg_n_0),
        .q_reg_183(LOWReg_n_1),
        .q_reg_184(LOWReg_n_2),
        .q_reg_185(LOWReg_n_3),
        .q_reg_186(LOWReg_n_4),
        .q_reg_187(LOWReg_n_5),
        .q_reg_188(LOWReg_n_6),
        .q_reg_189(LOWReg_n_7),
        .q_reg_19(controller_n_136),
        .q_reg_190({InstructionRegister_n_64,InstructionRegister_n_65}),
        .q_reg_191({InstructionRegister_n_32,InstructionRegister_n_33,InstructionRegister_n_34,InstructionRegister_n_35}),
        .q_reg_192(InstructionRegister_n_51),
        .q_reg_2(controller_n_29),
        .q_reg_20(controller_n_137),
        .q_reg_21(controller_n_138),
        .q_reg_22(controller_n_139),
        .q_reg_23(controller_n_140),
        .q_reg_24(controller_n_141),
        .q_reg_25(controller_n_142),
        .q_reg_26(controller_n_143),
        .q_reg_27(controller_n_144),
        .q_reg_28(controller_n_145),
        .q_reg_29(controller_n_146),
        .q_reg_3(controller_n_30),
        .q_reg_30(controller_n_147),
        .q_reg_31(controller_n_148),
        .q_reg_32(controller_n_149),
        .q_reg_33(controller_n_150),
        .q_reg_34(controller_n_151),
        .q_reg_35(controller_n_152),
        .q_reg_36(controller_n_153),
        .q_reg_37(controller_n_154),
        .q_reg_38(controller_n_155),
        .q_reg_39(controller_n_156),
        .q_reg_4({\ALUComponent/L_0 [4],\ALUComponent/L_0 [2]}),
        .q_reg_40({\ALUComponent/L_2 [28],\ALUComponent/L_2 [25:24],\ALUComponent/L_2 [20:19],\ALUComponent/L_2 [17:16],\ALUComponent/L_2 [12:11],\ALUComponent/L_2 [9:8]}),
        .q_reg_41(controller_n_168),
        .q_reg_42(controller_n_170),
        .q_reg_43(PCSource),
        .q_reg_44(Mult_n_66),
        .q_reg_45(InstructionRegister_n_45),
        .q_reg_46(InstructionRegister_n_43),
        .q_reg_47(InstructionRegister_n_55),
        .q_reg_48({\ALUComponent/ShiftR [28],\ALUComponent/ShiftR [12]}),
        .q_reg_49({\ALUComponent/R_3 [31],\ALUComponent/R_3 [23:22]}),
        .q_reg_5({ALUOp[3],ALUOp[1:0]}),
        .q_reg_50(regA_n_40),
        .q_reg_51(\ALUComponent/L_3 [8]),
        .q_reg_52(regA_n_39),
        .q_reg_53(regA_n_32),
        .q_reg_54(regA_n_38),
        .q_reg_55(MemoryDataOut[31]),
        .q_reg_56(regA_n_41),
        .q_reg_57(regA_n_5),
        .q_reg_58(regA_n_6),
        .q_reg_59(regA_n_7),
        .q_reg_6(controller_n_102),
        .q_reg_60(regA_n_8),
        .q_reg_61(regA_n_9),
        .q_reg_62(regA_n_10),
        .q_reg_63(regA_n_11),
        .q_reg_64(regA_n_12),
        .q_reg_65(regA_n_13),
        .q_reg_66(regA_n_14),
        .q_reg_67(regA_n_15),
        .q_reg_68(regA_n_16),
        .q_reg_69(regA_n_17),
        .q_reg_7(\ALUComponent/R_3 [12]),
        .q_reg_70(regA_n_18),
        .q_reg_71(regA_n_19),
        .q_reg_72(regA_n_20),
        .q_reg_73(regA_n_21),
        .q_reg_74(regA_n_22),
        .q_reg_75(regA_n_23),
        .q_reg_76(regA_n_24),
        .q_reg_77(regA_n_25),
        .q_reg_78(regA_n_26),
        .q_reg_79(regA_n_27),
        .q_reg_8(\ALUComponent/L_3 [28]),
        .q_reg_80(regA_n_28),
        .q_reg_81(regA_n_29),
        .q_reg_82(regA_n_30),
        .q_reg_83(regA_n_69),
        .q_reg_84(regA_n_31),
        .q_reg_85(MemoryDataOut[2]),
        .q_reg_86(MemoryDataOut[3]),
        .q_reg_87(MemoryDataOut[4]),
        .q_reg_88(MemoryDataOut[5]),
        .q_reg_89(MemoryDataOut[6]),
        .q_reg_9({\ALUComponent/R_2 [23:20],\ALUComponent/R_2 [15:12],\ALUComponent/R_2 [7:5]}),
        .q_reg_90(MemoryDataOut[7]),
        .q_reg_91(MemoryDataOut[8]),
        .q_reg_92(MemoryDataOut[9]),
        .q_reg_93(MemoryDataOut[10]),
        .q_reg_94(MemoryDataOut[11]),
        .q_reg_95(MemoryDataOut[12]),
        .q_reg_96(MemoryDataOut[13]),
        .q_reg_97(MemoryDataOut[14]),
        .q_reg_98(MemoryDataOut[15]),
        .q_reg_99({regA_n_105,regA_n_106,regA_n_107,regA_n_108}),
        .q_reg_i_15_0(regA_n_91),
        .q_reg_i_15_1(regA_n_89),
        .q_reg_i_15_2(regA_n_87),
        .q_reg_i_15_3(regA_n_85),
        .q_reg_i_24_0(regA_n_99),
        .q_reg_i_24_1(regA_n_97),
        .q_reg_i_24_2(regA_n_95),
        .q_reg_i_24_3(regA_n_93),
        .q_reg_i_5__63_0(regA_n_75),
        .q_reg_i_5__63_1(regA_n_73),
        .q_reg_i_5__63_2(regA_n_71),
        .q_reg_i_6_0(regA_n_83),
        .q_reg_i_6_1(regA_n_81),
        .q_reg_i_6_2(regA_n_79),
        .q_reg_i_6_3(regA_n_77));
  Lab_4_CPU_0_0_Reg_6 regA
       (.A(A),
        .ALUSrcA(ALUSrcA),
        .ArithR({\ALUComponent/ArithR [28],\ALUComponent/ArithR [25:24],\ALUComponent/ArithR [20],\ALUComponent/ArithR [12]}),
        .Clock(Clock),
        .DI({regA_n_101,regA_n_102,regA_n_103,regA_n_104}),
        .DataIn(DataIn),
        .PCEn_i_5(regA_n_58),
        .PCEn_i_6(regA_n_67),
        .PCEn_i_6_0(regA_n_68),
        .PCEn_i_8(regA_n_62),
        .\PCIn_reg[12]_i_1 ({ALUOp[3],ALUOp[1:0]}),
        .\PCIn_reg[17]_i_7 (controller_n_27),
        .\PCIn_reg[20]_i_7 (controller_n_28),
        .\PCIn_reg[20]_i_7_0 ({\ALUComponent/L_0 [4],\ALUComponent/L_0 [2]}),
        .\PCIn_reg[27]_i_3 (\ALUComponent/R_1 ),
        .\PCIn_reg[28]_i_3 ({\ALUComponent/L_2 [28],\ALUComponent/L_2 [25:24],\ALUComponent/L_2 [20:19],\ALUComponent/L_2 [17:16],\ALUComponent/L_2 [12:11],\ALUComponent/L_2 [9:8]}),
        .\PCIn_reg[7]_i_3 ({\ALUComponent/R_2 [23:20],\ALUComponent/R_2 [15:12],\ALUComponent/R_2 [7:5]}),
        .PCOut(PCOut),
        .Reset(Reset),
        .SHAMT(SHAMT),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in),
        .q_i_2__12({\ALUComponent/L_1 [12],\ALUComponent/L_1 [8],\ALUComponent/L_1 [4:2]}),
        .q_i_2__12_0(controller_n_102),
        .q_i_2__12_1(\ALUComponent/R_0 ),
        .q_i_4__5(controller_n_129),
        .q_i_4__5_0(controller_n_130),
        .q_reg(regA_n_5),
        .q_reg_0(regA_n_6),
        .q_reg_1(regA_n_7),
        .q_reg_10(regA_n_16),
        .q_reg_11(regA_n_17),
        .q_reg_12(regA_n_18),
        .q_reg_13(regA_n_19),
        .q_reg_14(regA_n_20),
        .q_reg_15(regA_n_21),
        .q_reg_16(regA_n_22),
        .q_reg_17(regA_n_23),
        .q_reg_18(regA_n_24),
        .q_reg_19(regA_n_25),
        .q_reg_2(regA_n_8),
        .q_reg_20(regA_n_26),
        .q_reg_21(regA_n_27),
        .q_reg_22(regA_n_28),
        .q_reg_23(regA_n_29),
        .q_reg_24(regA_n_30),
        .q_reg_25(regA_n_31),
        .q_reg_26(regA_n_32),
        .q_reg_27(regA_n_38),
        .q_reg_28(regA_n_39),
        .q_reg_29(regA_n_40),
        .q_reg_3(regA_n_9),
        .q_reg_30(regA_n_41),
        .q_reg_31({\ALUComponent/R_4 [30:29],\ALUComponent/R_4 [27:26],\ALUComponent/R_4 [23:21],\ALUComponent/R_4 [15],\ALUComponent/R_4 [7:5]}),
        .q_reg_32(\ALUComponent/R_2 [30:29]),
        .q_reg_33({\ALUComponent/R_3 [31],\ALUComponent/R_3 [23:22]}),
        .q_reg_34({\ALUComponent/L_4 [19],\ALUComponent/L_4 [17:16]}),
        .q_reg_35({\ALUComponent/ShiftR [28],\ALUComponent/ShiftR [12]}),
        .q_reg_36(\ALUComponent/L_3 [8]),
        .q_reg_37(regA_n_66),
        .q_reg_38(regA_n_69),
        .q_reg_39(regA_n_70),
        .q_reg_4(regA_n_10),
        .q_reg_40(regA_n_71),
        .q_reg_41(regA_n_72),
        .q_reg_42(regA_n_73),
        .q_reg_43(regA_n_74),
        .q_reg_44(regA_n_75),
        .q_reg_45(regA_n_76),
        .q_reg_46(regA_n_77),
        .q_reg_47(regA_n_78),
        .q_reg_48(regA_n_79),
        .q_reg_49(regA_n_80),
        .q_reg_5(regA_n_11),
        .q_reg_50(regA_n_81),
        .q_reg_51(regA_n_82),
        .q_reg_52(regA_n_83),
        .q_reg_53(regA_n_84),
        .q_reg_54(regA_n_85),
        .q_reg_55(regA_n_86),
        .q_reg_56(regA_n_87),
        .q_reg_57(regA_n_88),
        .q_reg_58(regA_n_89),
        .q_reg_59(regA_n_90),
        .q_reg_6(regA_n_12),
        .q_reg_60(regA_n_91),
        .q_reg_61(regA_n_92),
        .q_reg_62(regA_n_93),
        .q_reg_63(regA_n_94),
        .q_reg_64(regA_n_95),
        .q_reg_65(regA_n_96),
        .q_reg_66(regA_n_97),
        .q_reg_67(regA_n_98),
        .q_reg_68(regA_n_99),
        .q_reg_69(regA_n_100),
        .q_reg_7(regA_n_13),
        .q_reg_70({regA_n_105,regA_n_106,regA_n_107,regA_n_108}),
        .q_reg_71({regA_n_109,regA_n_110,regA_n_111,regA_n_112}),
        .q_reg_72({regA_n_113,regA_n_114,regA_n_115,regA_n_116}),
        .q_reg_73({regA_n_117,regA_n_118,regA_n_119,regA_n_120}),
        .q_reg_74({regA_n_121,regA_n_122,regA_n_123,regA_n_124}),
        .q_reg_75({regA_n_125,regA_n_126,regA_n_127,regA_n_128}),
        .q_reg_76({regA_n_129,regA_n_130,regA_n_131,regA_n_132}),
        .q_reg_77(\ALUComponent/L_3 [28]),
        .q_reg_78(\ALUComponent/R_3 [12]),
        .q_reg_8(regA_n_14),
        .q_reg_9(regA_n_15));
  Lab_4_CPU_0_0_Reg_7 regB
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out));
  Lab_4_CPU_0_0_RegisterFile regFile
       (.CLOResult(CLOResult),
        .Clock(Clock),
        .DataIn(DataIn),
        .Reset(Reset),
        .datIn({controller_n_205,controller_n_206,controller_n_207,controller_n_208,controller_n_209,controller_n_210,controller_n_211,controller_n_212,controller_n_213,controller_n_214,controller_n_215,controller_n_216,controller_n_217,controller_n_218,controller_n_219,controller_n_220,controller_n_221,controller_n_222,controller_n_223,controller_n_224,controller_n_225,controller_n_226,controller_n_227,controller_n_228,controller_n_229,controller_n_230,controller_n_231,controller_n_232,controller_n_233,controller_n_234,controller_n_235,controller_n_236}),
        .q_reg_i_4__15(InstructionRegister_n_31),
        .q_reg_i_4__15_0(InstructionRegister_n_30),
        .q_reg_i_4__31(InstructionRegister_n_29),
        .q_reg_i_4__31_0(InstructionRegister_n_27),
        .q_reg_i_4__41(InstructionRegister_n_26),
        .q_reg_i_4__42(InstructionRegister_n_28),
        .r1(r1),
        .r2(r2),
        .r2Out(r2Out),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ),
        .\writeRd[1].writeReg_reg (en),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "ControlUnit" *) 
module Lab_4_CPU_0_0_ControlUnit
   (RegWrite,
    WrCLO,
    WrLOW,
    MultReset,
    MemRegWrite,
    IRWrite,
    \FSM_sequential_pr_state_reg[2]_0 ,
    RegDst,
    Wr_B,
    PCWriteCond,
    \FSM_sequential_pr_state_reg[3]_0 ,
    \FSM_sequential_pr_state_reg[0]_0 ,
    PCWrite,
    MemWrite,
    IorD,
    ALUSrcA,
    ALURegWrite,
    SHAMTSel,
    Q,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    \FSM_sequential_pr_state_reg[0]_1 ,
    \FSM_sequential_pr_state_reg[0]_2 ,
    ALUResult,
    ArithR,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    CO,
    q_reg_42,
    D,
    q_reg_43,
    E,
    datIn,
    \FSM_sequential_pr_state_reg[3]_1 ,
    q_reg_44,
    q_i_3__65_0,
    q_i_3__65_1,
    q_reg_45,
    \PCIn_reg[12]_i_9 ,
    RegDst_reg_0,
    q_reg_46,
    \MemtoReg_reg[2]_0 ,
    \MemtoReg_reg[2]_1 ,
    \MemtoReg_reg[2]_2 ,
    PCWrite_reg_0,
    \FSM_sequential_pr_state_reg[1]_0 ,
    PCWrite_reg_1,
    MultDone,
    p_1_in,
    A,
    SHAMT,
    ALUSrcA_reg_0,
    q_reg_47,
    ALUSrcA_reg_1,
    PCWrite_reg_2,
    \FSM_sequential_pr_state_reg[2]_1 ,
    \FSM_sequential_pr_state_reg[2]_2 ,
    IorD_reg_0,
    \FSM_sequential_pr_state_reg[0]_3 ,
    \FSM_sequential_pr_state_reg[1]_1 ,
    \FSM_sequential_pr_state_reg[1]_2 ,
    SHAMTSel_reg_0,
    SHAMTSel_reg_1,
    \FSM_sequential_pr_state_reg[3]_2 ,
    \FSM_sequential_pr_state_reg[0]_4 ,
    q_reg_48,
    \PCIn_reg[30]_i_1_0 ,
    \PCIn_reg[19]_i_1_0 ,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_i_2__7_0,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    PCOut,
    q_reg_i_24_0,
    \PCIn_reg[2]_i_1_0 ,
    q_reg_i_24_1,
    \PCIn_reg[4]_i_1_0 ,
    q_reg_i_24_2,
    q_reg_57,
    \PCIn_reg[6]_i_1_0 ,
    q_reg_58,
    q_reg_i_24_3,
    q_reg_59,
    \PCIn_reg[8]_i_1_0 ,
    q_reg_60,
    q_reg_i_15_0,
    q_reg_61,
    \PCIn_reg[10]_i_1_0 ,
    q_reg_62,
    q_reg_i_15_1,
    q_reg_63,
    \PCIn_reg[12]_i_1_0 ,
    q_reg_64,
    q_reg_i_15_2,
    q_reg_65,
    \PCIn_reg[14]_i_1_0 ,
    q_reg_66,
    q_reg_i_15_3,
    q_reg_67,
    \PCIn_reg[16]_i_1_0 ,
    q_reg_68,
    q_reg_i_6_0,
    q_reg_69,
    \PCIn_reg[18]_i_1_0 ,
    q_reg_70,
    q_reg_i_6_1,
    q_reg_71,
    \PCIn_reg[20]_i_1_0 ,
    q_reg_72,
    q_reg_i_6_2,
    q_reg_73,
    \PCIn_reg[22]_i_1_0 ,
    q_reg_74,
    q_reg_i_6_3,
    q_reg_75,
    \PCIn_reg[24]_i_1_0 ,
    q_reg_76,
    q_reg_i_5__63_0,
    q_reg_77,
    \PCIn_reg[26]_i_1_0 ,
    q_reg_78,
    q_reg_i_5__63_1,
    q_reg_79,
    \PCIn_reg[28]_i_1_0 ,
    q_reg_80,
    q_reg_i_5__63_2,
    q_reg_81,
    \PCIn_reg[30]_i_1_1 ,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    q_reg_95,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    DI,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_105,
    ld,
    q_reg_106,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    ALUOut,
    q_reg_125,
    q_reg_126,
    q_reg_127,
    q_reg_128,
    q_reg_129,
    q_reg_130,
    q_reg_131,
    q_reg_132,
    q_reg_133,
    q_reg_134,
    q_reg_135,
    q_reg_136,
    q_reg_137,
    q_reg_138,
    q_reg_139,
    q_reg_140,
    q_reg_141,
    q_reg_142,
    q_reg_143,
    q_reg_144,
    q_reg_145,
    q_reg_146,
    q_reg_147,
    q_reg_148,
    q_reg_149,
    q_reg_150,
    MemoryDataOut,
    q_reg_151,
    p_1_in__0,
    q,
    data0,
    q_reg_152,
    data1,
    HighRegOut,
    q_reg_153,
    q_reg_154,
    q_reg_155,
    q_reg_156,
    q_reg_157,
    q_reg_158,
    q_reg_159,
    q_reg_160,
    q_reg_161,
    q_reg_162,
    q_reg_163,
    q_reg_164,
    q_reg_165,
    q_reg_166,
    q_reg_167,
    q_reg_168,
    q_reg_169,
    q_reg_170,
    q_reg_171,
    q_reg_172,
    q_reg_173,
    q_reg_174,
    q_reg_175,
    q_reg_176,
    q_reg_177,
    q_reg_178,
    q_reg_179,
    q_reg_180,
    q_reg_181,
    q_reg_182,
    q_reg_183,
    q_reg_184,
    q_reg_185,
    q_reg_186,
    q_reg_187,
    q_reg_188,
    q_reg_189,
    Clock,
    Reset,
    q_reg_190,
    \PCIn_reg[2]_i_5 ,
    \PCIn_reg[2]_i_5_0 ,
    q_i_4__17_0,
    q_i_4__17_1,
    q_reg_191,
    q_reg_192);
  output RegWrite;
  output WrCLO;
  output WrLOW;
  output MultReset;
  output MemRegWrite;
  output IRWrite;
  output \FSM_sequential_pr_state_reg[2]_0 ;
  output RegDst;
  output Wr_B;
  output PCWriteCond;
  output \FSM_sequential_pr_state_reg[3]_0 ;
  output \FSM_sequential_pr_state_reg[0]_0 ;
  output PCWrite;
  output MemWrite;
  output IorD;
  output ALUSrcA;
  output ALURegWrite;
  output SHAMTSel;
  output [3:0]Q;
  output [4:0]q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output [1:0]q_reg_4;
  output \FSM_sequential_pr_state_reg[0]_1 ;
  output \FSM_sequential_pr_state_reg[0]_2 ;
  output [31:0]ALUResult;
  output [31:0]ArithR;
  output [2:0]q_reg_5;
  output q_reg_6;
  output [0:0]q_reg_7;
  output [0:0]q_reg_8;
  output [10:0]q_reg_9;
  output [9:0]q_reg_10;
  output [2:0]q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output [10:0]q_reg_40;
  output q_reg_41;
  output [0:0]CO;
  output q_reg_42;
  output [31:0]D;
  output [0:0]q_reg_43;
  output [0:0]E;
  output [31:0]datIn;
  output [1:0]\FSM_sequential_pr_state_reg[3]_1 ;
  input q_reg_44;
  input q_i_3__65_0;
  input q_i_3__65_1;
  input q_reg_45;
  input \PCIn_reg[12]_i_9 ;
  input RegDst_reg_0;
  input q_reg_46;
  input \MemtoReg_reg[2]_0 ;
  input \MemtoReg_reg[2]_1 ;
  input \MemtoReg_reg[2]_2 ;
  input PCWrite_reg_0;
  input \FSM_sequential_pr_state_reg[1]_0 ;
  input PCWrite_reg_1;
  input MultDone;
  input [4:0]p_1_in;
  input [4:0]A;
  input [4:0]SHAMT;
  input ALUSrcA_reg_0;
  input q_reg_47;
  input ALUSrcA_reg_1;
  input PCWrite_reg_2;
  input \FSM_sequential_pr_state_reg[2]_1 ;
  input \FSM_sequential_pr_state_reg[2]_2 ;
  input IorD_reg_0;
  input \FSM_sequential_pr_state_reg[0]_3 ;
  input \FSM_sequential_pr_state_reg[1]_1 ;
  input \FSM_sequential_pr_state_reg[1]_2 ;
  input SHAMTSel_reg_0;
  input SHAMTSel_reg_1;
  input \FSM_sequential_pr_state_reg[3]_2 ;
  input \FSM_sequential_pr_state_reg[0]_4 ;
  input [1:0]q_reg_48;
  input [10:0]\PCIn_reg[30]_i_1_0 ;
  input [2:0]\PCIn_reg[19]_i_1_0 ;
  input [2:0]q_reg_49;
  input q_reg_50;
  input [0:0]q_reg_51;
  input [1:0]q_i_2__7_0;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input [31:0]PCOut;
  input q_reg_i_24_0;
  input \PCIn_reg[2]_i_1_0 ;
  input q_reg_i_24_1;
  input \PCIn_reg[4]_i_1_0 ;
  input q_reg_i_24_2;
  input q_reg_57;
  input \PCIn_reg[6]_i_1_0 ;
  input q_reg_58;
  input q_reg_i_24_3;
  input q_reg_59;
  input \PCIn_reg[8]_i_1_0 ;
  input q_reg_60;
  input q_reg_i_15_0;
  input q_reg_61;
  input \PCIn_reg[10]_i_1_0 ;
  input q_reg_62;
  input q_reg_i_15_1;
  input q_reg_63;
  input \PCIn_reg[12]_i_1_0 ;
  input q_reg_64;
  input q_reg_i_15_2;
  input q_reg_65;
  input \PCIn_reg[14]_i_1_0 ;
  input q_reg_66;
  input q_reg_i_15_3;
  input q_reg_67;
  input \PCIn_reg[16]_i_1_0 ;
  input q_reg_68;
  input q_reg_i_6_0;
  input q_reg_69;
  input \PCIn_reg[18]_i_1_0 ;
  input q_reg_70;
  input q_reg_i_6_1;
  input q_reg_71;
  input \PCIn_reg[20]_i_1_0 ;
  input q_reg_72;
  input q_reg_i_6_2;
  input q_reg_73;
  input \PCIn_reg[22]_i_1_0 ;
  input q_reg_74;
  input q_reg_i_6_3;
  input q_reg_75;
  input \PCIn_reg[24]_i_1_0 ;
  input q_reg_76;
  input q_reg_i_5__63_0;
  input q_reg_77;
  input \PCIn_reg[26]_i_1_0 ;
  input q_reg_78;
  input q_reg_i_5__63_1;
  input q_reg_79;
  input \PCIn_reg[28]_i_1_0 ;
  input q_reg_80;
  input q_reg_i_5__63_2;
  input q_reg_81;
  input \PCIn_reg[30]_i_1_1 ;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input q_reg_95;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input [3:0]DI;
  input [3:0]q_reg_99;
  input [3:0]q_reg_100;
  input [3:0]q_reg_101;
  input [3:0]q_reg_102;
  input [3:0]q_reg_103;
  input [3:0]q_reg_104;
  input [3:0]q_reg_105;
  input ld;
  input q_reg_106;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input [1:0]ALUOut;
  input q_reg_125;
  input q_reg_126;
  input q_reg_127;
  input q_reg_128;
  input q_reg_129;
  input q_reg_130;
  input q_reg_131;
  input q_reg_132;
  input q_reg_133;
  input q_reg_134;
  input q_reg_135;
  input q_reg_136;
  input q_reg_137;
  input q_reg_138;
  input q_reg_139;
  input q_reg_140;
  input q_reg_141;
  input q_reg_142;
  input q_reg_143;
  input q_reg_144;
  input q_reg_145;
  input q_reg_146;
  input q_reg_147;
  input q_reg_148;
  input q_reg_149;
  input q_reg_150;
  input [16:0]MemoryDataOut;
  input q_reg_151;
  input [29:0]p_1_in__0;
  input q;
  input [15:0]data0;
  input q_reg_152;
  input [15:0]data1;
  input [31:0]HighRegOut;
  input q_reg_153;
  input q_reg_154;
  input q_reg_155;
  input q_reg_156;
  input q_reg_157;
  input q_reg_158;
  input q_reg_159;
  input q_reg_160;
  input q_reg_161;
  input q_reg_162;
  input q_reg_163;
  input q_reg_164;
  input q_reg_165;
  input q_reg_166;
  input q_reg_167;
  input q_reg_168;
  input q_reg_169;
  input q_reg_170;
  input q_reg_171;
  input q_reg_172;
  input q_reg_173;
  input q_reg_174;
  input q_reg_175;
  input q_reg_176;
  input q_reg_177;
  input q_reg_178;
  input q_reg_179;
  input q_reg_180;
  input q_reg_181;
  input q_reg_182;
  input q_reg_183;
  input q_reg_184;
  input q_reg_185;
  input q_reg_186;
  input q_reg_187;
  input q_reg_188;
  input q_reg_189;
  input Clock;
  input Reset;
  input [1:0]q_reg_190;
  input [1:0]\PCIn_reg[2]_i_5 ;
  input [0:0]\PCIn_reg[2]_i_5_0 ;
  input [2:0]q_i_4__17_0;
  input [0:0]q_i_4__17_1;
  input [3:0]q_reg_191;
  input [0:0]q_reg_192;

  wire [4:0]A;
  wire \ALUComponent/CO ;
  wire [0:0]\ALUComponent/CompR ;
  wire [31:1]\ALUComponent/L_0 ;
  wire [31:5]\ALUComponent/L_1 ;
  wire [31:5]\ALUComponent/L_2 ;
  wire [31:9]\ALUComponent/L_3 ;
  wire [31:18]\ALUComponent/L_4 ;
  wire [31:0]\ALUComponent/R_0 ;
  wire [21:0]\ALUComponent/R_1 ;
  wire [28:0]\ALUComponent/R_2 ;
  wire [30:0]\ALUComponent/R_3 ;
  wire [31:0]\ALUComponent/R_4 ;
  wire [31:0]\ALUComponent/ShiftR ;
  wire [2:2]ALUOp;
  wire [1:0]ALUOut;
  wire ALURegWrite;
  wire ALURegWrite_reg_i_1_n_0;
  wire ALURegWrite_reg_i_2_n_0;
  wire [31:0]ALUResult;
  wire ALUSrcA;
  wire ALUSrcA_reg_0;
  wire ALUSrcA_reg_1;
  wire ALUSrcA_reg_i_1_n_0;
  wire ALUSrcA_reg_i_2_n_0;
  wire [2:0]ALUSrcB;
  wire [31:0]ArithR;
  wire [0:0]CO;
  wire Clock;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_nx_state_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_nx_state_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_nx_state_reg[1]_i_2_n_0 ;
  wire \FSM_sequential_nx_state_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_nx_state_reg[1]_i_6_n_0 ;
  wire \FSM_sequential_nx_state_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_nx_state_reg[2]_i_3_n_0 ;
  wire \FSM_sequential_nx_state_reg[3]_i_1_n_0 ;
  wire \FSM_sequential_nx_state_reg[3]_i_2_n_0 ;
  wire \FSM_sequential_pr_state_reg[0]_0 ;
  wire \FSM_sequential_pr_state_reg[0]_1 ;
  wire \FSM_sequential_pr_state_reg[0]_2 ;
  wire \FSM_sequential_pr_state_reg[0]_3 ;
  wire \FSM_sequential_pr_state_reg[0]_4 ;
  wire \FSM_sequential_pr_state_reg[1]_0 ;
  wire \FSM_sequential_pr_state_reg[1]_1 ;
  wire \FSM_sequential_pr_state_reg[1]_2 ;
  wire \FSM_sequential_pr_state_reg[2]_0 ;
  wire \FSM_sequential_pr_state_reg[2]_1 ;
  wire \FSM_sequential_pr_state_reg[2]_2 ;
  wire \FSM_sequential_pr_state_reg[3]_0 ;
  wire [1:0]\FSM_sequential_pr_state_reg[3]_1 ;
  wire \FSM_sequential_pr_state_reg[3]_2 ;
  wire [31:0]HighRegOut;
  wire IRWrite;
  wire IRWrite_reg_i_1_n_0;
  wire IorD;
  wire IorD_reg_0;
  wire IorD_reg_i_1_n_0;
  wire IorD_reg_i_2_n_0;
  wire MemRegWrite;
  wire MemRegWrite_reg_i_1_n_0;
  wire MemRegWrite_reg_i_2_n_0;
  wire MemWrite;
  wire MemWrite_reg_i_1_n_0;
  wire MemWrite_reg_i_2_n_0;
  wire [16:0]MemoryDataOut;
  wire [0:0]MemtoReg;
  wire \MemtoReg_reg[2]_0 ;
  wire \MemtoReg_reg[2]_1 ;
  wire \MemtoReg_reg[2]_2 ;
  wire \MemtoReg_reg[2]_i_1_n_0 ;
  wire \MemtoReg_reg[2]_i_2_n_0 ;
  wire MultDone;
  wire MultReset;
  wire MultRst_reg_i_1_n_0;
  wire MultRst_reg_i_2_n_0;
  wire PCEn_i_11_n_0;
  wire PCEn_i_11_n_1;
  wire PCEn_i_11_n_2;
  wire PCEn_i_11_n_3;
  wire PCEn_i_12_n_0;
  wire PCEn_i_12_n_1;
  wire PCEn_i_12_n_2;
  wire PCEn_i_12_n_3;
  wire PCEn_i_14_n_0;
  wire PCEn_i_14_n_1;
  wire PCEn_i_14_n_2;
  wire PCEn_i_14_n_3;
  wire PCEn_i_15_n_0;
  wire PCEn_i_15_n_1;
  wire PCEn_i_15_n_2;
  wire PCEn_i_15_n_3;
  wire PCEn_i_5_n_0;
  wire PCEn_i_5_n_1;
  wire PCEn_i_5_n_2;
  wire PCEn_i_5_n_3;
  wire PCEn_i_6_n_0;
  wire PCEn_i_6_n_1;
  wire PCEn_i_6_n_2;
  wire PCEn_i_6_n_3;
  wire PCEn_i_8_n_0;
  wire PCEn_i_8_n_1;
  wire PCEn_i_8_n_2;
  wire PCEn_i_8_n_3;
  wire PCEn_i_9_n_0;
  wire PCEn_i_9_n_1;
  wire PCEn_i_9_n_2;
  wire PCEn_i_9_n_3;
  wire \PCIn_reg[0]_i_2_n_0 ;
  wire \PCIn_reg[0]_i_3_n_0 ;
  wire \PCIn_reg[10]_i_1_0 ;
  wire \PCIn_reg[10]_i_2_n_0 ;
  wire \PCIn_reg[10]_i_3_n_0 ;
  wire \PCIn_reg[10]_i_4_n_0 ;
  wire \PCIn_reg[11]_i_2_n_0 ;
  wire \PCIn_reg[11]_i_3_n_0 ;
  wire \PCIn_reg[11]_i_4_n_0 ;
  wire \PCIn_reg[12]_i_1_0 ;
  wire \PCIn_reg[12]_i_2_n_0 ;
  wire \PCIn_reg[12]_i_4_n_0 ;
  wire \PCIn_reg[12]_i_9 ;
  wire \PCIn_reg[13]_i_10_n_0 ;
  wire \PCIn_reg[13]_i_2_n_0 ;
  wire \PCIn_reg[13]_i_3_n_0 ;
  wire \PCIn_reg[13]_i_4_n_0 ;
  wire \PCIn_reg[14]_i_1_0 ;
  wire \PCIn_reg[14]_i_2_n_0 ;
  wire \PCIn_reg[14]_i_3_n_0 ;
  wire \PCIn_reg[14]_i_4_n_0 ;
  wire \PCIn_reg[15]_i_2_n_0 ;
  wire \PCIn_reg[15]_i_3_n_0 ;
  wire \PCIn_reg[15]_i_4_n_0 ;
  wire \PCIn_reg[16]_i_1_0 ;
  wire \PCIn_reg[16]_i_2_n_0 ;
  wire \PCIn_reg[16]_i_3_n_0 ;
  wire \PCIn_reg[16]_i_4_n_0 ;
  wire \PCIn_reg[17]_i_2_n_0 ;
  wire \PCIn_reg[17]_i_3_n_0 ;
  wire \PCIn_reg[17]_i_4_n_0 ;
  wire \PCIn_reg[18]_i_1_0 ;
  wire \PCIn_reg[18]_i_2_n_0 ;
  wire \PCIn_reg[18]_i_3_n_0 ;
  wire \PCIn_reg[18]_i_4_n_0 ;
  wire [2:0]\PCIn_reg[19]_i_1_0 ;
  wire \PCIn_reg[19]_i_2_n_0 ;
  wire \PCIn_reg[19]_i_3_n_0 ;
  wire \PCIn_reg[19]_i_4_n_0 ;
  wire \PCIn_reg[1]_i_2_n_0 ;
  wire \PCIn_reg[1]_i_3_n_0 ;
  wire \PCIn_reg[20]_i_1_0 ;
  wire \PCIn_reg[20]_i_2_n_0 ;
  wire \PCIn_reg[20]_i_4_n_0 ;
  wire \PCIn_reg[21]_i_2_n_0 ;
  wire \PCIn_reg[21]_i_3_n_0 ;
  wire \PCIn_reg[21]_i_4_n_0 ;
  wire \PCIn_reg[22]_i_1_0 ;
  wire \PCIn_reg[22]_i_2_n_0 ;
  wire \PCIn_reg[22]_i_3_n_0 ;
  wire \PCIn_reg[22]_i_4_n_0 ;
  wire \PCIn_reg[23]_i_2_n_0 ;
  wire \PCIn_reg[23]_i_3_n_0 ;
  wire \PCIn_reg[23]_i_4_n_0 ;
  wire \PCIn_reg[24]_i_1_0 ;
  wire \PCIn_reg[24]_i_2_n_0 ;
  wire \PCIn_reg[24]_i_4_n_0 ;
  wire \PCIn_reg[25]_i_2_n_0 ;
  wire \PCIn_reg[25]_i_4_n_0 ;
  wire \PCIn_reg[26]_i_1_0 ;
  wire \PCIn_reg[26]_i_2_n_0 ;
  wire \PCIn_reg[26]_i_3_n_0 ;
  wire \PCIn_reg[26]_i_4_n_0 ;
  wire \PCIn_reg[27]_i_10_n_0 ;
  wire \PCIn_reg[27]_i_2_n_0 ;
  wire \PCIn_reg[27]_i_3_n_0 ;
  wire \PCIn_reg[27]_i_4_n_0 ;
  wire \PCIn_reg[28]_i_1_0 ;
  wire \PCIn_reg[28]_i_2_n_0 ;
  wire \PCIn_reg[28]_i_4_n_0 ;
  wire \PCIn_reg[29]_i_2_n_0 ;
  wire \PCIn_reg[29]_i_3_n_0 ;
  wire \PCIn_reg[29]_i_4_n_0 ;
  wire \PCIn_reg[2]_i_1_0 ;
  wire \PCIn_reg[2]_i_2_n_0 ;
  wire \PCIn_reg[2]_i_3_n_0 ;
  wire \PCIn_reg[2]_i_4_n_0 ;
  wire [1:0]\PCIn_reg[2]_i_5 ;
  wire [0:0]\PCIn_reg[2]_i_5_0 ;
  wire \PCIn_reg[30]_i_13_n_0 ;
  wire [10:0]\PCIn_reg[30]_i_1_0 ;
  wire \PCIn_reg[30]_i_1_1 ;
  wire \PCIn_reg[30]_i_29_n_0 ;
  wire \PCIn_reg[30]_i_2_n_0 ;
  wire \PCIn_reg[30]_i_3_n_0 ;
  wire \PCIn_reg[30]_i_4_n_0 ;
  wire \PCIn_reg[31]_i_30_n_0 ;
  wire \PCIn_reg[31]_i_31_n_0 ;
  wire \PCIn_reg[31]_i_32_n_0 ;
  wire \PCIn_reg[31]_i_33_n_0 ;
  wire \PCIn_reg[31]_i_34_n_0 ;
  wire \PCIn_reg[31]_i_35_n_0 ;
  wire \PCIn_reg[31]_i_36_n_0 ;
  wire \PCIn_reg[31]_i_37_n_0 ;
  wire \PCIn_reg[31]_i_38_n_0 ;
  wire \PCIn_reg[31]_i_39_n_0 ;
  wire \PCIn_reg[31]_i_3_n_0 ;
  wire \PCIn_reg[31]_i_40_n_0 ;
  wire \PCIn_reg[31]_i_41_n_0 ;
  wire \PCIn_reg[31]_i_42_n_0 ;
  wire \PCIn_reg[31]_i_43_n_0 ;
  wire \PCIn_reg[31]_i_44_n_0 ;
  wire \PCIn_reg[31]_i_45_n_0 ;
  wire \PCIn_reg[31]_i_46_n_0 ;
  wire \PCIn_reg[31]_i_47_n_0 ;
  wire \PCIn_reg[31]_i_48_n_0 ;
  wire \PCIn_reg[31]_i_49_n_0 ;
  wire \PCIn_reg[31]_i_4_n_0 ;
  wire \PCIn_reg[31]_i_50_n_0 ;
  wire \PCIn_reg[31]_i_51_n_0 ;
  wire \PCIn_reg[31]_i_52_n_0 ;
  wire \PCIn_reg[31]_i_53_n_0 ;
  wire \PCIn_reg[31]_i_54_n_0 ;
  wire \PCIn_reg[31]_i_55_n_0 ;
  wire \PCIn_reg[31]_i_56_n_0 ;
  wire \PCIn_reg[31]_i_57_n_0 ;
  wire \PCIn_reg[31]_i_5_n_0 ;
  wire \PCIn_reg[31]_i_6_n_0 ;
  wire \PCIn_reg[3]_i_2_n_0 ;
  wire \PCIn_reg[3]_i_3_n_0 ;
  wire \PCIn_reg[3]_i_4_n_0 ;
  wire \PCIn_reg[4]_i_1_0 ;
  wire \PCIn_reg[4]_i_2_n_0 ;
  wire \PCIn_reg[4]_i_3_n_0 ;
  wire \PCIn_reg[4]_i_4_n_0 ;
  wire \PCIn_reg[5]_i_2_n_0 ;
  wire \PCIn_reg[5]_i_3_n_0 ;
  wire \PCIn_reg[5]_i_4_n_0 ;
  wire \PCIn_reg[5]_i_7_n_0 ;
  wire \PCIn_reg[6]_i_1_0 ;
  wire \PCIn_reg[6]_i_2_n_0 ;
  wire \PCIn_reg[6]_i_3_n_0 ;
  wire \PCIn_reg[6]_i_4_n_0 ;
  wire \PCIn_reg[6]_i_7_n_0 ;
  wire \PCIn_reg[7]_i_2_n_0 ;
  wire \PCIn_reg[7]_i_3_n_0 ;
  wire \PCIn_reg[7]_i_4_n_0 ;
  wire \PCIn_reg[7]_i_7_n_0 ;
  wire \PCIn_reg[8]_i_1_0 ;
  wire \PCIn_reg[8]_i_2_n_0 ;
  wire \PCIn_reg[8]_i_3_n_0 ;
  wire \PCIn_reg[8]_i_4_n_0 ;
  wire \PCIn_reg[9]_i_2_n_0 ;
  wire \PCIn_reg[9]_i_3_n_0 ;
  wire \PCIn_reg[9]_i_4_n_0 ;
  wire [31:0]PCOut;
  wire [0:0]PCSource;
  wire PCWrite;
  wire PCWriteCond;
  wire PCWrite_reg_0;
  wire PCWrite_reg_1;
  wire PCWrite_reg_2;
  wire PCWrite_reg_i_1_n_0;
  wire PCWrite_reg_i_2_n_0;
  wire [3:0]Q;
  wire RegDst;
  wire RegDst_reg_0;
  wire RegDst_reg_i_2_n_0;
  wire RegWrite;
  wire RegWrite_reg_i_1_n_0;
  wire RegWrite_reg_i_2_n_0;
  wire Reset;
  wire [4:0]SHAMT;
  wire SHAMTSel;
  wire SHAMTSel_reg_0;
  wire SHAMTSel_reg_1;
  wire SHAMTSel_reg_i_2_n_0;
  wire UpperImm;
  wire WrCLO;
  wire WrCLO_reg_i_1_n_0;
  wire WrCLO_reg_i_2_n_0;
  wire WrHIGH_reg_i_2_n_0;
  wire WrLOW;
  wire Wr_A_reg_i_1_n_0;
  wire Wr_B;
  wire \arith/PCEn_i_21_n_0 ;
  wire \arith/PCEn_i_22_n_0 ;
  wire \arith/PCEn_i_23_n_0 ;
  wire \arith/PCEn_i_24_n_0 ;
  wire \arith/PCEn_i_29_n_0 ;
  wire \arith/PCEn_i_30_n_0 ;
  wire \arith/PCEn_i_31_n_0 ;
  wire \arith/PCEn_i_32_n_0 ;
  wire \arith/PCEn_i_37_n_0 ;
  wire \arith/PCEn_i_38_n_0 ;
  wire \arith/PCEn_i_39_n_0 ;
  wire \arith/PCEn_i_40_n_0 ;
  wire \arith/PCEn_i_45_n_0 ;
  wire \arith/PCEn_i_46_n_0 ;
  wire \arith/PCEn_i_47_n_0 ;
  wire \arith/PCEn_i_48_n_0 ;
  wire \arith/PCEn_i_53_n_0 ;
  wire \arith/PCEn_i_54_n_0 ;
  wire \arith/PCEn_i_55_n_0 ;
  wire \arith/PCEn_i_56_n_0 ;
  wire \arith/PCEn_i_61_n_0 ;
  wire \arith/PCEn_i_62_n_0 ;
  wire \arith/PCEn_i_63_n_0 ;
  wire \arith/PCEn_i_64_n_0 ;
  wire \arith/PCEn_i_69_n_0 ;
  wire \arith/PCEn_i_70_n_0 ;
  wire \arith/PCEn_i_71_n_0 ;
  wire \arith/PCEn_i_72_n_0 ;
  wire \arith/PCEn_i_77_n_0 ;
  wire \arith/PCEn_i_78_n_0 ;
  wire \arith/PCEn_i_79_n_0 ;
  wire \arith/PCEn_i_80_n_0 ;
  wire [31:0]datIn;
  wire [15:0]data0;
  wire [15:0]data1;
  wire ld;
  wire [3:0]nx_state__0;
  wire [4:0]p_1_in;
  wire [29:0]p_1_in__0;
  wire q;
  wire q_i_10__69_n_0;
  wire q_i_10__70_n_0;
  wire q_i_10__71_n_0;
  wire q_i_11__69_n_0;
  wire q_i_11__70_n_0;
  wire q_i_11__71_n_0;
  wire q_i_12__66_n_0;
  wire q_i_12__67_n_0;
  wire q_i_13__66_n_0;
  wire q_i_14__0_n_0;
  wire q_i_14__1_n_0;
  wire q_i_16__0_n_0;
  wire q_i_17__0_n_0;
  wire q_i_18_n_0;
  wire q_i_19_n_0;
  wire q_i_20_n_0;
  wire q_i_21_n_0;
  wire q_i_22_n_0;
  wire q_i_23_n_0;
  wire q_i_25_n_0;
  wire q_i_26_n_0;
  wire q_i_27_n_0;
  wire q_i_28_n_0;
  wire q_i_29_n_0;
  wire q_i_2__68_n_0;
  wire q_i_2__69_n_0;
  wire q_i_2__70_n_0;
  wire q_i_2__71_n_0;
  wire q_i_2__72_n_0;
  wire q_i_2__73_n_0;
  wire q_i_2__74_n_0;
  wire q_i_2__75_n_0;
  wire q_i_2__76_n_0;
  wire q_i_2__77_n_0;
  wire q_i_2__78_n_0;
  wire q_i_2__79_n_0;
  wire [1:0]q_i_2__7_0;
  wire q_i_2__80_n_0;
  wire q_i_2__81_n_0;
  wire q_i_2__82_n_0;
  wire q_i_2__83_n_0;
  wire q_i_2__84_n_0;
  wire q_i_2__85_n_0;
  wire q_i_2__86_n_0;
  wire q_i_2__87_n_0;
  wire q_i_2__88_n_0;
  wire q_i_2__89_n_0;
  wire q_i_2__90_n_0;
  wire q_i_2__91_n_0;
  wire q_i_2__92_n_0;
  wire q_i_2__93_n_0;
  wire q_i_2__94_n_0;
  wire q_i_2__95_n_0;
  wire q_i_2__96_n_0;
  wire q_i_2__97_n_0;
  wire q_i_2__98_n_0;
  wire q_i_30_n_0;
  wire q_i_31_n_0;
  wire q_i_32_n_0;
  wire q_i_33_n_0;
  wire q_i_34_n_0;
  wire q_i_35_n_0;
  wire q_i_36_n_0;
  wire q_i_37_n_0;
  wire q_i_38_n_0;
  wire q_i_39_n_0;
  wire q_i_3__10_n_0;
  wire q_i_3__11_n_0;
  wire q_i_3__12_n_0;
  wire q_i_3__13_n_0;
  wire q_i_3__14_n_0;
  wire q_i_3__15_n_0;
  wire q_i_3__16_n_0;
  wire q_i_3__17_n_0;
  wire q_i_3__18_n_0;
  wire q_i_3__19_n_0;
  wire q_i_3__1_n_0;
  wire q_i_3__20_n_0;
  wire q_i_3__21_n_0;
  wire q_i_3__22_n_0;
  wire q_i_3__23_n_0;
  wire q_i_3__24_n_0;
  wire q_i_3__25_n_0;
  wire q_i_3__26_n_0;
  wire q_i_3__27_n_0;
  wire q_i_3__28_n_0;
  wire q_i_3__29_n_0;
  wire q_i_3__2_n_0;
  wire q_i_3__30_n_0;
  wire q_i_3__31_n_0;
  wire q_i_3__3_n_0;
  wire q_i_3__4_n_0;
  wire q_i_3__5_n_0;
  wire q_i_3__65_0;
  wire q_i_3__65_1;
  wire q_i_3__65_n_0;
  wire q_i_3__67_n_0;
  wire q_i_3__68_n_0;
  wire q_i_3__69_n_0;
  wire q_i_3__6_n_0;
  wire q_i_3__70_n_0;
  wire q_i_3__71_n_0;
  wire q_i_3__72_n_0;
  wire q_i_3__73_n_0;
  wire q_i_3__74_n_0;
  wire q_i_3__7_n_0;
  wire q_i_3__8_n_0;
  wire q_i_3__9_n_0;
  wire q_i_40_n_0;
  wire [2:0]q_i_4__17_0;
  wire [0:0]q_i_4__17_1;
  wire q_i_4__18_n_0;
  wire q_i_4__35_n_0;
  wire q_i_4__36_n_0;
  wire q_i_4__37_n_0;
  wire q_i_4__38_n_0;
  wire q_i_4__39_n_0;
  wire q_i_4__40_n_0;
  wire q_i_4__41_n_0;
  wire q_i_4__42_n_0;
  wire q_i_4__43_n_0;
  wire q_i_4__44_n_0;
  wire q_i_4__45_n_0;
  wire q_i_4__46_n_0;
  wire q_i_4__47_n_0;
  wire q_i_4__48_n_0;
  wire q_i_4__49_n_0;
  wire q_i_4__50_n_0;
  wire q_i_4__51_n_0;
  wire q_i_4__52_n_0;
  wire q_i_4__53_n_0;
  wire q_i_4__54_n_0;
  wire q_i_4__55_n_0;
  wire q_i_5__35_n_0;
  wire q_i_5__36_n_0;
  wire q_i_5__37_n_0;
  wire q_i_5__38_n_0;
  wire q_i_6__74_n_0;
  wire q_i_7__69_n_0;
  wire q_i_7__70_n_0;
  wire q_i_7__71_n_0;
  wire q_i_8__69_n_0;
  wire q_i_8__70_n_0;
  wire q_i_8__71_n_0;
  wire q_i_9__70_n_0;
  wire q_i_9__71_n_0;
  wire q_i_9__72_n_0;
  wire [4:0]q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire [9:0]q_reg_10;
  wire [3:0]q_reg_100;
  wire [3:0]q_reg_101;
  wire [3:0]q_reg_102;
  wire [3:0]q_reg_103;
  wire [3:0]q_reg_104;
  wire [3:0]q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire [2:0]q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_127;
  wire q_reg_128;
  wire q_reg_129;
  wire q_reg_13;
  wire q_reg_130;
  wire q_reg_131;
  wire q_reg_132;
  wire q_reg_133;
  wire q_reg_134;
  wire q_reg_135;
  wire q_reg_136;
  wire q_reg_137;
  wire q_reg_138;
  wire q_reg_139;
  wire q_reg_14;
  wire q_reg_140;
  wire q_reg_141;
  wire q_reg_142;
  wire q_reg_143;
  wire q_reg_144;
  wire q_reg_145;
  wire q_reg_146;
  wire q_reg_147;
  wire q_reg_148;
  wire q_reg_149;
  wire q_reg_15;
  wire q_reg_150;
  wire q_reg_151;
  wire q_reg_152;
  wire q_reg_153;
  wire q_reg_154;
  wire q_reg_155;
  wire q_reg_156;
  wire q_reg_157;
  wire q_reg_158;
  wire q_reg_159;
  wire q_reg_16;
  wire q_reg_160;
  wire q_reg_161;
  wire q_reg_162;
  wire q_reg_163;
  wire q_reg_164;
  wire q_reg_165;
  wire q_reg_166;
  wire q_reg_167;
  wire q_reg_168;
  wire q_reg_169;
  wire q_reg_17;
  wire q_reg_170;
  wire q_reg_171;
  wire q_reg_172;
  wire q_reg_173;
  wire q_reg_174;
  wire q_reg_175;
  wire q_reg_176;
  wire q_reg_177;
  wire q_reg_178;
  wire q_reg_179;
  wire q_reg_18;
  wire q_reg_180;
  wire q_reg_181;
  wire q_reg_182;
  wire q_reg_183;
  wire q_reg_184;
  wire q_reg_185;
  wire q_reg_186;
  wire q_reg_187;
  wire q_reg_188;
  wire q_reg_189;
  wire q_reg_19;
  wire [1:0]q_reg_190;
  wire [3:0]q_reg_191;
  wire [0:0]q_reg_192;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire [1:0]q_reg_4;
  wire [10:0]q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire [0:0]q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire [1:0]q_reg_48;
  wire [2:0]q_reg_49;
  wire [2:0]q_reg_5;
  wire q_reg_50;
  wire [0:0]q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire [0:0]q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire [0:0]q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire [10:0]q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire [3:0]q_reg_99;
  wire q_reg_i_15_0;
  wire q_reg_i_15_1;
  wire q_reg_i_15_2;
  wire q_reg_i_15_3;
  wire q_reg_i_15_n_0;
  wire q_reg_i_15_n_1;
  wire q_reg_i_15_n_2;
  wire q_reg_i_15_n_3;
  wire q_reg_i_24_0;
  wire q_reg_i_24_1;
  wire q_reg_i_24_2;
  wire q_reg_i_24_3;
  wire q_reg_i_24_n_0;
  wire q_reg_i_24_n_1;
  wire q_reg_i_24_n_2;
  wire q_reg_i_24_n_3;
  wire q_reg_i_5__63_0;
  wire q_reg_i_5__63_1;
  wire q_reg_i_5__63_2;
  wire q_reg_i_5__63_n_1;
  wire q_reg_i_5__63_n_2;
  wire q_reg_i_5__63_n_3;
  wire q_reg_i_6_0;
  wire q_reg_i_6_1;
  wire q_reg_i_6_2;
  wire q_reg_i_6_3;
  wire q_reg_i_6_n_0;
  wire q_reg_i_6_n_1;
  wire q_reg_i_6_n_2;
  wire q_reg_i_6_n_3;
  wire [3:0]NLW_q_reg_i_15_O_UNCONNECTED;
  wire [3:0]NLW_q_reg_i_24_O_UNCONNECTED;
  wire [3:0]NLW_q_reg_i_5__63_O_UNCONNECTED;
  wire [3:0]NLW_q_reg_i_6_O_UNCONNECTED;
  wire [3:1]NLW_q_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_q_reg_i_7_O_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[0] 
       (.CLR(1'b0),
        .D(q_reg_191[0]),
        .G(q_reg_192),
        .GE(1'b1),
        .Q(q_reg_5[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[1] 
       (.CLR(1'b0),
        .D(q_reg_191[1]),
        .G(q_reg_192),
        .GE(1'b1),
        .Q(q_reg_5[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUOp_reg[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\FSM_sequential_pr_state_reg[0]_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[2] 
       (.CLR(1'b0),
        .D(q_reg_191[2]),
        .G(q_reg_192),
        .GE(1'b1),
        .Q(ALUOp));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUOp_reg[3] 
       (.CLR(1'b0),
        .D(q_reg_191[3]),
        .G(q_reg_192),
        .GE(1'b1),
        .Q(q_reg_5[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    ALURegWrite_reg
       (.CLR(1'b0),
        .D(ALURegWrite_reg_i_1_n_0),
        .G(ALURegWrite_reg_i_2_n_0),
        .GE(1'b1),
        .Q(ALURegWrite));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h34)) 
    ALURegWrite_reg_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(ALURegWrite_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h0F1C31F1)) 
    ALURegWrite_reg_i_2
       (.I0(q_reg_47),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(ALURegWrite_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    ALUSrcA_reg
       (.CLR(1'b0),
        .D(ALUSrcA_reg_i_1_n_0),
        .G(ALUSrcA_reg_i_2_n_0),
        .GE(1'b1),
        .Q(ALUSrcA));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h00BA)) 
    ALUSrcA_reg_i_1
       (.I0(Q[3]),
        .I1(ALUSrcA_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(ALUSrcA_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000005500F7)) 
    ALUSrcA_reg_i_2
       (.I0(Q[0]),
        .I1(ALUSrcA_reg_1),
        .I2(\MemtoReg_reg[2]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(ALUSrcA_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUSrcB_reg[0] 
       (.CLR(1'b0),
        .D(q_i_4__17_0[0]),
        .G(q_i_4__17_1),
        .GE(1'b1),
        .Q(ALUSrcB[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUSrcB_reg[1] 
       (.CLR(1'b0),
        .D(q_i_4__17_0[1]),
        .G(q_i_4__17_1),
        .GE(1'b1),
        .Q(ALUSrcB[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ALUSrcB_reg[2] 
       (.CLR(1'b0),
        .D(q_i_4__17_0[2]),
        .G(q_i_4__17_1),
        .GE(1'b1),
        .Q(ALUSrcB[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ALUSrcB_reg[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\FSM_sequential_pr_state_reg[0]_2 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_nx_state_reg[0] 
       (.CLR(1'b0),
        .D(\FSM_sequential_nx_state_reg[0]_i_1_n_0 ),
        .G(\FSM_sequential_nx_state_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(nx_state__0[0]));
  LUT6 #(
    .INIT(64'h00FF03CC00002233)) 
    \FSM_sequential_nx_state_reg[0]_i_1 
       (.I0(\FSM_sequential_pr_state_reg[0]_3 ),
        .I1(Q[2]),
        .I2(MultDone),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\FSM_sequential_nx_state_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_nx_state_reg[1] 
       (.CLR(1'b0),
        .D(\FSM_sequential_nx_state_reg[1]_i_1_n_0 ),
        .G(\FSM_sequential_nx_state_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(nx_state__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880008)) 
    \FSM_sequential_nx_state_reg[1]_i_1 
       (.I0(\FSM_sequential_nx_state_reg[1]_i_2_n_0 ),
        .I1(\FSM_sequential_nx_state_reg[1]_i_3_n_0 ),
        .I2(\FSM_sequential_pr_state_reg[1]_1 ),
        .I3(\FSM_sequential_pr_state_reg[1]_0 ),
        .I4(\FSM_sequential_pr_state_reg[1]_2 ),
        .I5(\FSM_sequential_nx_state_reg[1]_i_6_n_0 ),
        .O(\FSM_sequential_nx_state_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_nx_state_reg[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_nx_state_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_nx_state_reg[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\FSM_sequential_nx_state_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0005F0F00075F000)) 
    \FSM_sequential_nx_state_reg[1]_i_6 
       (.I0(\FSM_sequential_pr_state_reg[2]_1 ),
        .I1(MultDone),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\FSM_sequential_nx_state_reg[1]_i_6_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_nx_state_reg[2] 
       (.CLR(1'b0),
        .D(\FSM_sequential_nx_state_reg[2]_i_1_n_0 ),
        .G(\FSM_sequential_nx_state_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(nx_state__0[2]));
  LUT6 #(
    .INIT(64'h00CCA20000CC0000)) 
    \FSM_sequential_nx_state_reg[2]_i_1 
       (.I0(\FSM_sequential_pr_state_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\FSM_sequential_nx_state_reg[2]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\FSM_sequential_pr_state_reg[2]_2 ),
        .O(\FSM_sequential_nx_state_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_sequential_nx_state_reg[2]_i_3 
       (.I0(Q[3]),
        .I1(MultDone),
        .I2(Q[2]),
        .O(\FSM_sequential_nx_state_reg[2]_i_3_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_nx_state_reg[3] 
       (.CLR(1'b0),
        .D(\FSM_sequential_nx_state_reg[3]_i_1_n_0 ),
        .G(\FSM_sequential_nx_state_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(nx_state__0[3]));
  LUT6 #(
    .INIT(64'h0000000000002838)) 
    \FSM_sequential_nx_state_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_sequential_pr_state_reg[1]_2 ),
        .I4(\FSM_sequential_pr_state_reg[3]_2 ),
        .I5(Q[2]),
        .O(\FSM_sequential_nx_state_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFFFFFCEFFFFFF)) 
    \FSM_sequential_nx_state_reg[3]_i_2 
       (.I0(\FSM_sequential_pr_state_reg[1]_2 ),
        .I1(\FSM_sequential_pr_state_reg[0]_4 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\FSM_sequential_nx_state_reg[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101" *) 
  FDCE \FSM_sequential_pr_state_reg[0] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(Reset),
        .D(nx_state__0[0]),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101" *) 
  FDCE \FSM_sequential_pr_state_reg[1] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(Reset),
        .D(nx_state__0[1]),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101" *) 
  FDCE \FSM_sequential_pr_state_reg[2] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(Reset),
        .D(nx_state__0[2]),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "rtypedone:0111,branchcompletion:1000,execution:0110,multiplicationdone:0100,movespecial:0010,multiplicationexecution:0011,idecoderfetch:0001,ifetch:0000,memreadcompletion:1011,memaccesslw:1010,memaddresscomputation:1001,memaccesssw:1100,jumpcompletion:0101" *) 
  FDCE \FSM_sequential_pr_state_reg[3] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(Reset),
        .D(nx_state__0[3]),
        .Q(Q[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    IRWrite_reg
       (.CLR(1'b0),
        .D(IRWrite_reg_i_1_n_0),
        .G(\FSM_sequential_pr_state_reg[2]_0 ),
        .GE(1'b1),
        .Q(IRWrite));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    IRWrite_reg_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(IRWrite_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h01)) 
    IRWrite_reg_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_pr_state_reg[2]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    IorD_reg
       (.CLR(1'b0),
        .D(IorD_reg_i_1_n_0),
        .G(IorD_reg_i_2_n_0),
        .GE(1'b1),
        .Q(IorD));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0530)) 
    IorD_reg_i_1
       (.I0(IorD_reg_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(IorD_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00014949)) 
    IorD_reg_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(IorD_reg_0),
        .I4(Q[0]),
        .O(IorD_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    MemRegWrite_reg
       (.CLR(1'b0),
        .D(MemRegWrite_reg_i_1_n_0),
        .G(MemRegWrite_reg_i_2_n_0),
        .GE(1'b1),
        .Q(MemRegWrite));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h1)) 
    MemRegWrite_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(MemRegWrite_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    MemRegWrite_reg_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(MemRegWrite_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    MemWrite_reg
       (.CLR(1'b0),
        .D(MemWrite_reg_i_1_n_0),
        .G(MemWrite_reg_i_2_n_0),
        .GE(1'b1),
        .Q(MemWrite));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h04)) 
    MemWrite_reg_i_1
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(MemWrite_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1201)) 
    MemWrite_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(MemWrite_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[0] 
       (.CLR(1'b0),
        .D(q_reg_190[0]),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(MemtoReg));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[1] 
       (.CLR(1'b0),
        .D(q_reg_190[1]),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_sequential_pr_state_reg[3]_1 [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \MemtoReg_reg[2] 
       (.CLR(1'b0),
        .D(\MemtoReg_reg[2]_i_1_n_0 ),
        .G(\MemtoReg_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\FSM_sequential_pr_state_reg[3]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MemtoReg_reg[2]_i_1 
       (.I0(Q[3]),
        .I1(\MemtoReg_reg[2]_0 ),
        .O(\MemtoReg_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000101010001414)) 
    \MemtoReg_reg[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(\MemtoReg_reg[2]_1 ),
        .I4(Q[1]),
        .I5(\MemtoReg_reg[2]_2 ),
        .O(\MemtoReg_reg[2]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    MultRst_reg
       (.CLR(1'b0),
        .D(MultRst_reg_i_1_n_0),
        .G(MultRst_reg_i_2_n_0),
        .GE(1'b1),
        .Q(MultReset));
  LUT2 #(
    .INIT(4'h1)) 
    MultRst_reg_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(MultRst_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0043)) 
    MultRst_reg_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(MultRst_reg_i_2_n_0));
  CARRY4 PCEn_i_11
       (.CI(PCEn_i_9_n_0),
        .CO({PCEn_i_11_n_0,PCEn_i_11_n_1,PCEn_i_11_n_2,PCEn_i_11_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_99),
        .O(ArithR[7:4]),
        .S({\arith/PCEn_i_53_n_0 ,\arith/PCEn_i_54_n_0 ,\arith/PCEn_i_55_n_0 ,\arith/PCEn_i_56_n_0 }));
  CARRY4 PCEn_i_12
       (.CI(PCEn_i_11_n_0),
        .CO({PCEn_i_12_n_0,PCEn_i_12_n_1,PCEn_i_12_n_2,PCEn_i_12_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_100),
        .O(ArithR[11:8]),
        .S({\arith/PCEn_i_61_n_0 ,\arith/PCEn_i_62_n_0 ,\arith/PCEn_i_63_n_0 ,\arith/PCEn_i_64_n_0 }));
  CARRY4 PCEn_i_14
       (.CI(PCEn_i_12_n_0),
        .CO({PCEn_i_14_n_0,PCEn_i_14_n_1,PCEn_i_14_n_2,PCEn_i_14_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_101),
        .O(ArithR[15:12]),
        .S({\arith/PCEn_i_69_n_0 ,\arith/PCEn_i_70_n_0 ,\arith/PCEn_i_71_n_0 ,\arith/PCEn_i_72_n_0 }));
  CARRY4 PCEn_i_15
       (.CI(PCEn_i_14_n_0),
        .CO({PCEn_i_15_n_0,PCEn_i_15_n_1,PCEn_i_15_n_2,PCEn_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_102),
        .O(ArithR[19:16]),
        .S({\arith/PCEn_i_77_n_0 ,\arith/PCEn_i_78_n_0 ,\arith/PCEn_i_79_n_0 ,\arith/PCEn_i_80_n_0 }));
  CARRY4 PCEn_i_5
       (.CI(PCEn_i_15_n_0),
        .CO({PCEn_i_5_n_0,PCEn_i_5_n_1,PCEn_i_5_n_2,PCEn_i_5_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_103),
        .O(ArithR[23:20]),
        .S({\arith/PCEn_i_21_n_0 ,\arith/PCEn_i_22_n_0 ,\arith/PCEn_i_23_n_0 ,\arith/PCEn_i_24_n_0 }));
  CARRY4 PCEn_i_6
       (.CI(PCEn_i_5_n_0),
        .CO({PCEn_i_6_n_0,PCEn_i_6_n_1,PCEn_i_6_n_2,PCEn_i_6_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_104),
        .O(ArithR[27:24]),
        .S({\arith/PCEn_i_29_n_0 ,\arith/PCEn_i_30_n_0 ,\arith/PCEn_i_31_n_0 ,\arith/PCEn_i_32_n_0 }));
  CARRY4 PCEn_i_8
       (.CI(PCEn_i_6_n_0),
        .CO({PCEn_i_8_n_0,PCEn_i_8_n_1,PCEn_i_8_n_2,PCEn_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(q_reg_105),
        .O(ArithR[31:28]),
        .S({\arith/PCEn_i_37_n_0 ,\arith/PCEn_i_38_n_0 ,\arith/PCEn_i_39_n_0 ,\arith/PCEn_i_40_n_0 }));
  CARRY4 PCEn_i_9
       (.CI(1'b0),
        .CO({PCEn_i_9_n_0,PCEn_i_9_n_1,PCEn_i_9_n_2,PCEn_i_9_n_3}),
        .CYINIT(q_reg_5[1]),
        .DI(DI),
        .O(ArithR[3:0]),
        .S({\arith/PCEn_i_45_n_0 ,\arith/PCEn_i_46_n_0 ,\arith/PCEn_i_47_n_0 ,\arith/PCEn_i_48_n_0 }));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \PCIn_reg[0]_i_1 
       (.I0(ALUOut[0]),
        .I1(\PCIn_reg[0]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[0]_i_3_n_0 ),
        .I4(PCSource),
        .I5(q_reg_43),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[0]_i_2 
       (.I0(\ALUComponent/R_4 [0]),
        .I1(q_reg_5[1]),
        .I2(q_reg_56),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[0]),
        .O(\PCIn_reg[0]_i_2_n_0 ));
  MUXF7 \PCIn_reg[0]_i_3 
       (.I0(q_i_4__18_n_0),
        .I1(\ALUComponent/CompR ),
        .O(\PCIn_reg[0]_i_3_n_0 ),
        .S(q_reg_5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[0]_i_4 
       (.I0(\ALUComponent/R_2 [24]),
        .I1(\ALUComponent/R_2 [16]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [8]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [0]),
        .O(\ALUComponent/R_4 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[0]_i_6 
       (.I0(\ALUComponent/R_0 [6]),
        .I1(\ALUComponent/R_0 [4]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [2]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [0]),
        .O(\ALUComponent/R_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \PCIn_reg[0]_i_7 
       (.I0(q_reg_0),
        .I1(A[0]),
        .I2(SHAMTSel),
        .I3(p_1_in[0]),
        .I4(q_reg_1),
        .O(\ALUComponent/R_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[10]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[10]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[10]_i_3_n_0 ),
        .I4(\PCIn_reg[10]_i_4_n_0 ),
        .I5(q_reg_109),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[10]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[10]_i_1_0 ),
        .I3(q_reg_21),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[10]_i_3 
       (.I0(\ALUComponent/R_4 [10]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [10]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[10]),
        .O(\PCIn_reg[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[10]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[8]),
        .O(\PCIn_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[10]_i_6 
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_2 [26]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [18]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [10]),
        .O(\ALUComponent/R_4 [10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[10]_i_7 
       (.I0(q_reg[0]),
        .I1(SHAMT[3]),
        .I2(\ALUComponent/L_1 [6]),
        .I3(SHAMT[2]),
        .I4(\ALUComponent/L_1 [10]),
        .O(\ALUComponent/L_3 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[10]_i_8 
       (.I0(\ALUComponent/R_0 [16]),
        .I1(\ALUComponent/R_0 [14]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [12]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [10]),
        .O(\ALUComponent/R_2 [10]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[10]_i_9 
       (.I0(\PCIn_reg[31]_i_39_n_0 ),
        .I1(q_reg_94),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_38_n_0 ),
        .I4(q_reg_93),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[11]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[11]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[11]_i_3_n_0 ),
        .I4(\PCIn_reg[11]_i_4_n_0 ),
        .I5(q_reg_135),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[11]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_15_1),
        .I3(q_reg_22),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[11]_i_3 
       (.I0(\ALUComponent/R_4 [11]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [11]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[11]),
        .O(\PCIn_reg[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[11]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[9]),
        .O(\PCIn_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[11]_i_6 
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_2 [27]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [19]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [11]),
        .O(\ALUComponent/R_4 [11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[11]_i_7 
       (.I0(q_reg[1]),
        .I1(SHAMT[3]),
        .I2(\ALUComponent/L_1 [7]),
        .I3(SHAMT[2]),
        .I4(\ALUComponent/L_1 [11]),
        .O(\ALUComponent/L_3 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[11]_i_8 
       (.I0(\ALUComponent/R_0 [17]),
        .I1(\ALUComponent/R_0 [15]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [13]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [11]),
        .O(\ALUComponent/R_2 [11]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[11]_i_9 
       (.I0(\PCIn_reg[31]_i_40_n_0 ),
        .I1(q_reg_95),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_39_n_0 ),
        .I4(q_reg_94),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[12]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[12]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(q_reg_119),
        .I4(\PCIn_reg[12]_i_4_n_0 ),
        .I5(q_reg_120),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[12]_i_10 
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(SHAMT[1]),
        .I3(q_reg_2),
        .I4(SHAMT[0]),
        .I5(q_reg_15),
        .O(q_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[12]_i_11 
       (.I0(q_reg_16),
        .I1(q_reg_17),
        .I2(SHAMT[1]),
        .I3(q_reg_18),
        .I4(SHAMT[0]),
        .I5(q_reg_19),
        .O(q_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[12]_i_12 
       (.I0(q_reg_20),
        .I1(q_reg_21),
        .I2(SHAMT[1]),
        .I3(q_reg_22),
        .I4(SHAMT[0]),
        .I5(q_reg_23),
        .O(q_reg[4]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[12]_i_13 
       (.I0(\PCIn_reg[31]_i_41_n_0 ),
        .I1(q_reg_96),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_40_n_0 ),
        .I4(q_reg_95),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [12]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[12]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[12]_i_1_0 ),
        .I3(q_reg_23),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[12]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[10]),
        .O(\PCIn_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[12]_i_8 
       (.I0(\ALUComponent/R_0 [18]),
        .I1(\ALUComponent/R_0 [16]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [14]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [12]),
        .O(q_reg_9[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[13]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[13]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[13]_i_3_n_0 ),
        .I4(\PCIn_reg[13]_i_4_n_0 ),
        .I5(q_reg_131),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \PCIn_reg[13]_i_10 
       (.I0(q_reg_0),
        .I1(p_1_in[0]),
        .I2(SHAMTSel),
        .I3(A[0]),
        .I4(q_reg_1),
        .I5(SHAMT[1]),
        .O(\PCIn_reg[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_11 
       (.I0(q_reg_3),
        .I1(q_reg_2),
        .I2(SHAMT[1]),
        .I3(q_reg_15),
        .I4(SHAMT[0]),
        .I5(q_reg_16),
        .O(\ALUComponent/L_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_12 
       (.I0(q_reg_17),
        .I1(q_reg_18),
        .I2(SHAMT[1]),
        .I3(q_reg_19),
        .I4(SHAMT[0]),
        .I5(q_reg_20),
        .O(\ALUComponent/L_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_13 
       (.I0(q_reg_21),
        .I1(q_reg_22),
        .I2(SHAMT[1]),
        .I3(q_reg_23),
        .I4(SHAMT[0]),
        .I5(q_reg_24),
        .O(\ALUComponent/L_1 [13]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[13]_i_14 
       (.I0(\PCIn_reg[31]_i_42_n_0 ),
        .I1(q_reg_97),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_41_n_0 ),
        .I4(q_reg_96),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [13]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[13]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_15_2),
        .I3(q_reg_24),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[13]_i_3 
       (.I0(\ALUComponent/R_4 [13]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [13]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[13]),
        .O(\PCIn_reg[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[13]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[11]),
        .O(\PCIn_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_6 
       (.I0(q_reg_6),
        .I1(q_i_2__7_0[0]),
        .I2(SHAMT[4]),
        .I3(q_reg_9[8]),
        .I4(SHAMT[3]),
        .I5(q_reg_9[4]),
        .O(\ALUComponent/R_4 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_7 
       (.I0(\PCIn_reg[13]_i_10_n_0 ),
        .I1(\ALUComponent/L_1 [5]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [9]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [13]),
        .O(\ALUComponent/L_3 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[13]_i_9 
       (.I0(\ALUComponent/R_0 [19]),
        .I1(\ALUComponent/R_0 [17]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [15]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [13]),
        .O(q_reg_9[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[14]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[14]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[14]_i_3_n_0 ),
        .I4(\PCIn_reg[14]_i_4_n_0 ),
        .I5(q_reg_113),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_10 
       (.I0(q_reg_2),
        .I1(q_reg_15),
        .I2(SHAMT[1]),
        .I3(q_reg_16),
        .I4(SHAMT[0]),
        .I5(q_reg_17),
        .O(\ALUComponent/L_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_11 
       (.I0(q_reg_18),
        .I1(q_reg_19),
        .I2(SHAMT[1]),
        .I3(q_reg_20),
        .I4(SHAMT[0]),
        .I5(q_reg_21),
        .O(\ALUComponent/L_1 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_12 
       (.I0(q_reg_22),
        .I1(q_reg_23),
        .I2(SHAMT[1]),
        .I3(q_reg_24),
        .I4(SHAMT[0]),
        .I5(q_reg_25),
        .O(\ALUComponent/L_1 [14]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[14]_i_13 
       (.I0(\PCIn_reg[31]_i_43_n_0 ),
        .I1(q_reg_98),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_42_n_0 ),
        .I4(q_reg_97),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [14]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[14]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[14]_i_1_0 ),
        .I3(q_reg_25),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[14]_i_3 
       (.I0(\ALUComponent/R_4 [14]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [14]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[14]),
        .O(\PCIn_reg[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[14]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[12]),
        .O(\PCIn_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_6 
       (.I0(q_reg_6),
        .I1(q_i_2__7_0[1]),
        .I2(SHAMT[4]),
        .I3(q_reg_9[9]),
        .I4(SHAMT[3]),
        .I5(q_reg_9[5]),
        .O(\ALUComponent/R_4 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_7 
       (.I0(q_reg[0]),
        .I1(\ALUComponent/L_1 [6]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [10]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [14]),
        .O(\ALUComponent/L_3 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[14]_i_8 
       (.I0(\ALUComponent/R_0 [20]),
        .I1(\ALUComponent/R_0 [18]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [16]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [14]),
        .O(q_reg_9[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[14]_i_9 
       (.I0(q_reg_1),
        .I1(SHAMT[1]),
        .I2(q_reg_0),
        .I3(SHAMT[0]),
        .I4(q_reg_3),
        .O(q_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[15]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[15]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[15]_i_3_n_0 ),
        .I4(\PCIn_reg[15]_i_4_n_0 ),
        .I5(q_reg_139),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[15]_i_10 
       (.I0(q_reg_15),
        .I1(q_reg_16),
        .I2(SHAMT[1]),
        .I3(q_reg_17),
        .I4(SHAMT[0]),
        .I5(q_reg_18),
        .O(\ALUComponent/L_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[15]_i_11 
       (.I0(q_reg_19),
        .I1(q_reg_20),
        .I2(SHAMT[1]),
        .I3(q_reg_21),
        .I4(SHAMT[0]),
        .I5(q_reg_22),
        .O(\ALUComponent/L_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[15]_i_12 
       (.I0(q_reg_23),
        .I1(q_reg_24),
        .I2(SHAMT[1]),
        .I3(q_reg_25),
        .I4(SHAMT[0]),
        .I5(q_reg_26),
        .O(\ALUComponent/L_1 [15]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \PCIn_reg[15]_i_13 
       (.I0(\PCIn_reg[31]_i_44_n_0 ),
        .I1(\PCIn_reg[31]_i_45_n_0 ),
        .I2(q_i_5__35_n_0),
        .I3(SHAMT[0]),
        .I4(\PCIn_reg[31]_i_43_n_0 ),
        .I5(\PCIn_reg[30]_i_29_n_0 ),
        .O(\ALUComponent/R_0 [15]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[15]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_15_3),
        .I3(q_reg_26),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[15]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [3]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [15]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[15]),
        .O(\PCIn_reg[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[15]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[13]),
        .O(\PCIn_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[15]_i_7 
       (.I0(q_reg[1]),
        .I1(\ALUComponent/L_1 [7]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [11]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [15]),
        .O(\ALUComponent/L_3 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[15]_i_9 
       (.I0(\ALUComponent/R_0 [21]),
        .I1(\ALUComponent/R_0 [19]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [17]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [15]),
        .O(q_reg_9[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[16]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[16]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[16]_i_3_n_0 ),
        .I4(\PCIn_reg[16]_i_4_n_0 ),
        .I5(q_reg_140),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \PCIn_reg[16]_i_10 
       (.I0(\PCIn_reg[31]_i_46_n_0 ),
        .I1(\PCIn_reg[31]_i_47_n_0 ),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_44_n_0 ),
        .I4(\PCIn_reg[31]_i_45_n_0 ),
        .I5(q_i_5__35_n_0),
        .O(\ALUComponent/R_0 [16]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[16]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[16]_i_1_0 ),
        .I3(q_reg_27),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[16]_i_3 
       (.I0(\ALUComponent/R_4 [16]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[19]_i_1_0 [0]),
        .I3(q_reg_5[2]),
        .I4(ArithR[16]),
        .O(\PCIn_reg[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[16]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[14]),
        .O(\PCIn_reg[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[16]_i_6 
       (.I0(q_reg_6),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/R_2 [24]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/R_2 [16]),
        .O(\ALUComponent/R_4 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[16]_i_8 
       (.I0(q_reg_11[2]),
        .I1(q_reg_11[0]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [26]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [24]),
        .O(\ALUComponent/R_2 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[16]_i_9 
       (.I0(\ALUComponent/R_0 [22]),
        .I1(\ALUComponent/R_0 [20]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [18]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [16]),
        .O(\ALUComponent/R_2 [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[17]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[17]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[17]_i_3_n_0 ),
        .I4(\PCIn_reg[17]_i_4_n_0 ),
        .I5(q_reg_124),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hBBBBB000)) 
    \PCIn_reg[17]_i_10 
       (.I0(q_reg_5[0]),
        .I1(SHAMT[0]),
        .I2(q_reg_55),
        .I3(q_i_6__74_n_0),
        .I4(q_i_3__65_n_0),
        .O(\ALUComponent/R_0 [31]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \PCIn_reg[17]_i_11 
       (.I0(\PCIn_reg[31]_i_48_n_0 ),
        .I1(q_i_4__36_n_0),
        .I2(q_i_4__35_n_0),
        .I3(SHAMT[0]),
        .I4(\PCIn_reg[31]_i_46_n_0 ),
        .I5(\PCIn_reg[31]_i_47_n_0 ),
        .O(\ALUComponent/R_0 [17]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[17]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_6_0),
        .I3(q_reg_28),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[17]_i_3 
       (.I0(\ALUComponent/R_4 [17]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[19]_i_1_0 [1]),
        .I3(q_reg_5[2]),
        .I4(ArithR[17]),
        .O(\PCIn_reg[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[17]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[15]),
        .O(\PCIn_reg[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[17]_i_6 
       (.I0(q_reg_6),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/R_2 [25]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/R_2 [17]),
        .O(\ALUComponent/R_4 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[17]_i_8 
       (.I0(\ALUComponent/R_0 [31]),
        .I1(q_reg_11[1]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [27]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [25]),
        .O(\ALUComponent/R_2 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[17]_i_9 
       (.I0(\ALUComponent/R_0 [23]),
        .I1(\ALUComponent/R_0 [21]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [19]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [17]),
        .O(\ALUComponent/R_2 [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[18]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[18]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[18]_i_3_n_0 ),
        .I4(\PCIn_reg[18]_i_4_n_0 ),
        .I5(q_reg_106),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[18]_i_10 
       (.I0(\PCIn_reg[31]_i_49_n_0 ),
        .I1(q_i_4__37_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_48_n_0 ),
        .I4(q_i_4__36_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [18]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[18]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[18]_i_1_0 ),
        .I3(q_reg_29),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[18]_i_3 
       (.I0(\ALUComponent/R_4 [18]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [18]),
        .I3(q_reg_5[2]),
        .I4(ArithR[18]),
        .O(\PCIn_reg[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[18]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[16]),
        .O(\PCIn_reg[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[18]_i_6 
       (.I0(q_reg_6),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/R_2 [26]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/R_2 [18]),
        .O(\ALUComponent/R_4 [18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[18]_i_7 
       (.I0(q_i_7__71_n_0),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/L_2 [10]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/L_2 [18]),
        .O(\ALUComponent/L_4 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[18]_i_8 
       (.I0(q_reg_6),
        .I1(q_reg_11[2]),
        .I2(SHAMT[2]),
        .I3(q_reg_11[0]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [26]),
        .O(\ALUComponent/R_2 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[18]_i_9 
       (.I0(\ALUComponent/R_0 [24]),
        .I1(\ALUComponent/R_0 [22]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [20]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [18]),
        .O(\ALUComponent/R_2 [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[19]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[19]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[19]_i_3_n_0 ),
        .I4(\PCIn_reg[19]_i_4_n_0 ),
        .I5(q_reg_132),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[19]_i_10 
       (.I0(q_reg_1),
        .I1(q_reg_0),
        .I2(SHAMT[1]),
        .I3(q_reg_3),
        .I4(SHAMT[0]),
        .I5(q_reg_2),
        .O(q_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[19]_i_11 
       (.I0(\PCIn_reg[31]_i_50_n_0 ),
        .I1(q_i_4__38_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_49_n_0 ),
        .I4(q_i_4__37_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [19]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[19]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_6_1),
        .I3(q_reg_30),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[19]_i_3 
       (.I0(\ALUComponent/R_4 [19]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[19]_i_1_0 [2]),
        .I3(q_reg_5[2]),
        .I4(ArithR[19]),
        .O(\PCIn_reg[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[19]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[17]),
        .O(\PCIn_reg[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[19]_i_6 
       (.I0(q_reg_6),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/R_2 [27]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/R_2 [19]),
        .O(\ALUComponent/R_4 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[19]_i_8 
       (.I0(q_reg_10[9]),
        .I1(SHAMT[2]),
        .I2(q_reg_11[1]),
        .I3(SHAMT[1]),
        .I4(\ALUComponent/R_0 [27]),
        .O(\ALUComponent/R_2 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[19]_i_9 
       (.I0(\ALUComponent/R_0 [25]),
        .I1(\ALUComponent/R_0 [23]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [21]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [19]),
        .O(\ALUComponent/R_2 [19]));
  LUT6 #(
    .INIT(64'h00000000AAAACFC0)) 
    \PCIn_reg[1]_i_1 
       (.I0(ALUOut[1]),
        .I1(\PCIn_reg[1]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[1]_i_3_n_0 ),
        .I4(PCSource),
        .I5(q_reg_43),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[1]_i_2 
       (.I0(\ALUComponent/R_4 [1]),
        .I1(q_reg_5[1]),
        .I2(q_reg_53),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[1]),
        .O(\PCIn_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[1]_i_3 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_24_0),
        .I3(q_reg_0),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[1]_i_4 
       (.I0(\ALUComponent/R_2 [25]),
        .I1(\ALUComponent/R_2 [17]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [9]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [1]),
        .O(\ALUComponent/R_4 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[1]_i_6 
       (.I0(\ALUComponent/R_0 [7]),
        .I1(\ALUComponent/R_0 [5]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [3]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [1]),
        .O(\ALUComponent/R_2 [1]));
  LUT6 #(
    .INIT(64'hABAAFFFFABAA0000)) 
    \PCIn_reg[1]_i_7 
       (.I0(q_i_4__50_n_0),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(q_reg_85),
        .I4(SHAMT[0]),
        .I5(q_reg_0),
        .O(\ALUComponent/R_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[20]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[20]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(q_reg_114),
        .I4(\PCIn_reg[20]_i_4_n_0 ),
        .I5(q_reg_115),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[20]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[20]_i_1_0 ),
        .I3(q_reg_31),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[20]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[18]),
        .O(\PCIn_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[20]_i_8 
       (.I0(\ALUComponent/R_0 [26]),
        .I1(\ALUComponent/R_0 [24]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [22]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [20]),
        .O(q_reg_9[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[20]_i_9 
       (.I0(\PCIn_reg[31]_i_51_n_0 ),
        .I1(q_i_4__39_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_50_n_0 ),
        .I4(q_i_4__38_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[21]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[21]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[21]_i_3_n_0 ),
        .I4(\PCIn_reg[21]_i_4_n_0 ),
        .I5(q_reg_128),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[21]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_6_2),
        .I3(q_reg_32),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[21]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [4]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [21]),
        .I3(q_reg_5[2]),
        .I4(ArithR[21]),
        .O(\PCIn_reg[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[21]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[19]),
        .O(\PCIn_reg[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[21]_i_7 
       (.I0(\ALUComponent/L_2 [5]),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/L_2 [13]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/L_2 [21]),
        .O(\ALUComponent/L_4 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[21]_i_8 
       (.I0(\ALUComponent/R_0 [27]),
        .I1(\ALUComponent/R_0 [25]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [23]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [21]),
        .O(q_reg_9[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[21]_i_9 
       (.I0(\PCIn_reg[31]_i_52_n_0 ),
        .I1(q_i_4__40_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_51_n_0 ),
        .I4(q_i_4__39_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[22]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[22]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[22]_i_3_n_0 ),
        .I4(\PCIn_reg[22]_i_4_n_0 ),
        .I5(q_reg_110),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[22]_i_10 
       (.I0(\PCIn_reg[31]_i_55_n_0 ),
        .I1(q_i_4__43_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_54_n_0 ),
        .I4(q_i_4__42_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[22]_i_11 
       (.I0(\PCIn_reg[31]_i_53_n_0 ),
        .I1(q_i_4__41_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_52_n_0 ),
        .I4(q_i_4__40_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [22]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[22]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[22]_i_1_0 ),
        .I3(q_reg_33),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[22]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [5]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [22]),
        .I3(q_reg_5[2]),
        .I4(ArithR[22]),
        .O(\PCIn_reg[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[22]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[20]),
        .O(\PCIn_reg[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[22]_i_7 
       (.I0(\ALUComponent/L_2 [6]),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/L_2 [14]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/L_2 [22]),
        .O(\ALUComponent/L_4 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[22]_i_8 
       (.I0(q_reg_11[0]),
        .I1(\ALUComponent/R_0 [26]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [24]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [22]),
        .O(q_reg_9[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[22]_i_9 
       (.I0(\PCIn_reg[31]_i_57_n_0 ),
        .I1(q_i_4__45_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_56_n_0 ),
        .I4(q_i_4__44_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[23]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[23]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[23]_i_3_n_0 ),
        .I4(\PCIn_reg[23]_i_4_n_0 ),
        .I5(q_reg_136),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[23]_i_10 
       (.I0(q_i_9__71_n_0),
        .I1(q_i_4__48_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_10__70_n_0),
        .I4(q_i_4__47_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_11[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[23]_i_11 
       (.I0(q_i_11__70_n_0),
        .I1(q_i_4__46_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_57_n_0 ),
        .I4(q_i_4__45_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[23]_i_12 
       (.I0(\PCIn_reg[31]_i_56_n_0 ),
        .I1(q_i_4__44_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_55_n_0 ),
        .I4(q_i_4__43_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[23]_i_13 
       (.I0(\PCIn_reg[31]_i_54_n_0 ),
        .I1(q_i_4__42_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_53_n_0 ),
        .I4(q_i_4__41_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/R_0 [23]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[23]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_6_3),
        .I3(q_reg_34),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[23]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [6]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [23]),
        .I3(q_reg_5[2]),
        .I4(ArithR[23]),
        .O(\PCIn_reg[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[23]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[21]),
        .O(\PCIn_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[23]_i_7 
       (.I0(\ALUComponent/L_2 [7]),
        .I1(SHAMT[4]),
        .I2(\ALUComponent/L_2 [15]),
        .I3(SHAMT[3]),
        .I4(\ALUComponent/L_2 [23]),
        .O(\ALUComponent/L_4 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[23]_i_9 
       (.I0(q_reg_11[1]),
        .I1(\ALUComponent/R_0 [27]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [25]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [23]),
        .O(q_reg_9[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[24]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[24]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(q_reg_121),
        .I4(\PCIn_reg[24]_i_4_n_0 ),
        .I5(q_reg_122),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[24]_i_10 
       (.I0(q_reg_4[0]),
        .I1(q_reg_4[1]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [6]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [8]),
        .O(q_reg_40[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[24]_i_11 
       (.I0(\ALUComponent/L_0 [10]),
        .I1(\ALUComponent/L_0 [12]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [14]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [16]),
        .O(q_reg_40[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[24]_i_12 
       (.I0(\ALUComponent/L_0 [18]),
        .I1(\ALUComponent/L_0 [20]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [22]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [24]),
        .O(q_reg_40[8]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[24]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[24]_i_1_0 ),
        .I3(q_reg_35),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[24]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[22]),
        .O(\PCIn_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[24]_i_8 
       (.I0(q_reg_38),
        .I1(q_reg_37),
        .I2(SHAMT[1]),
        .I3(q_reg_36),
        .I4(SHAMT[0]),
        .I5(q_reg_35),
        .O(q_reg_10[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[25]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[25]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(q_reg_125),
        .I4(\PCIn_reg[25]_i_4_n_0 ),
        .I5(q_reg_126),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[25]_i_10 
       (.I0(\ALUComponent/L_0 [3]),
        .I1(\ALUComponent/L_0 [5]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [7]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [9]),
        .O(q_reg_40[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[25]_i_11 
       (.I0(\ALUComponent/L_0 [11]),
        .I1(\ALUComponent/L_0 [13]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [15]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [17]),
        .O(q_reg_40[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[25]_i_12 
       (.I0(\ALUComponent/L_0 [19]),
        .I1(\ALUComponent/L_0 [21]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [23]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [25]),
        .O(q_reg_40[9]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[25]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_5__63_0),
        .I3(q_reg_36),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[25]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[23]),
        .O(\PCIn_reg[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[25]_i_8 
       (.I0(q_reg_39),
        .I1(q_reg_38),
        .I2(SHAMT[1]),
        .I3(q_reg_37),
        .I4(SHAMT[0]),
        .I5(q_reg_36),
        .O(q_reg_10[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[26]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[26]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[26]_i_3_n_0 ),
        .I4(\PCIn_reg[26]_i_4_n_0 ),
        .I5(q_reg_108),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[26]_i_10 
       (.I0(q_reg_4[1]),
        .I1(\ALUComponent/L_0 [6]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [8]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [10]),
        .O(\ALUComponent/L_2 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[26]_i_11 
       (.I0(\ALUComponent/L_0 [12]),
        .I1(\ALUComponent/L_0 [14]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [16]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [18]),
        .O(\ALUComponent/L_2 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[26]_i_12 
       (.I0(\ALUComponent/L_0 [20]),
        .I1(\ALUComponent/L_0 [22]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [24]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [26]),
        .O(\ALUComponent/L_2 [26]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[26]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[26]_i_1_0 ),
        .I3(q_reg_37),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[26]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [7]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [26]),
        .I3(q_reg_5[2]),
        .I4(ArithR[26]),
        .O(\PCIn_reg[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[26]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[24]),
        .O(\PCIn_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[26]_i_7 
       (.I0(q_i_7__71_n_0),
        .I1(\ALUComponent/L_2 [10]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/L_2 [18]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/L_2 [26]),
        .O(\ALUComponent/L_4 [26]));
  LUT5 #(
    .INIT(32'hB0B3B080)) 
    \PCIn_reg[26]_i_8 
       (.I0(q_reg_5[0]),
        .I1(SHAMT[1]),
        .I2(q_reg_12),
        .I3(SHAMT[0]),
        .I4(q_reg_13),
        .O(q_reg_10[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[26]_i_9 
       (.I0(q_reg_14),
        .I1(q_reg_39),
        .I2(SHAMT[1]),
        .I3(q_reg_38),
        .I4(SHAMT[0]),
        .I5(q_reg_37),
        .O(q_reg_10[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[27]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[27]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[27]_i_3_n_0 ),
        .I4(\PCIn_reg[27]_i_4_n_0 ),
        .I5(q_reg_134),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \PCIn_reg[27]_i_10 
       (.I0(q_reg_2),
        .I1(SHAMT[0]),
        .I2(q_reg_3),
        .I3(SHAMT[1]),
        .I4(\ALUComponent/L_0 [1]),
        .I5(SHAMT[2]),
        .O(\PCIn_reg[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[27]_i_11 
       (.I0(\ALUComponent/L_0 [5]),
        .I1(\ALUComponent/L_0 [7]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [9]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [11]),
        .O(q_reg_40[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[27]_i_12 
       (.I0(\ALUComponent/L_0 [13]),
        .I1(\ALUComponent/L_0 [15]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [17]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [19]),
        .O(q_reg_40[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[27]_i_13 
       (.I0(\ALUComponent/L_0 [21]),
        .I1(\ALUComponent/L_0 [23]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [25]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [27]),
        .O(\ALUComponent/L_2 [27]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[27]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_5__63_1),
        .I3(q_reg_38),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[27]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [8]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [27]),
        .I3(q_reg_5[2]),
        .I4(ArithR[27]),
        .O(\PCIn_reg[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[27]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[25]),
        .O(\PCIn_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[27]_i_7 
       (.I0(\PCIn_reg[27]_i_10_n_0 ),
        .I1(q_reg_40[2]),
        .I2(SHAMT[4]),
        .I3(q_reg_40[6]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/L_2 [27]),
        .O(\ALUComponent/L_4 [27]));
  LUT6 #(
    .INIT(64'hCDCDCDCDCD000000)) 
    \PCIn_reg[27]_i_8 
       (.I0(SHAMT[1]),
        .I1(q_reg_5[0]),
        .I2(SHAMT[0]),
        .I3(q_reg_55),
        .I4(q_i_6__74_n_0),
        .I5(q_i_3__65_n_0),
        .O(q_reg_10[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[27]_i_9 
       (.I0(q_reg_13),
        .I1(q_reg_14),
        .I2(SHAMT[1]),
        .I3(q_reg_39),
        .I4(SHAMT[0]),
        .I5(q_reg_38),
        .O(q_reg_10[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[28]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[28]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(q_reg_117),
        .I4(\PCIn_reg[28]_i_4_n_0 ),
        .I5(q_reg_118),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[28]_i_10 
       (.I0(\ALUComponent/L_0 [6]),
        .I1(\ALUComponent/L_0 [8]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [10]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [12]),
        .O(q_reg_40[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[28]_i_11 
       (.I0(\ALUComponent/L_0 [14]),
        .I1(\ALUComponent/L_0 [16]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [18]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [20]),
        .O(q_reg_40[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[28]_i_12 
       (.I0(\ALUComponent/L_0 [22]),
        .I1(\ALUComponent/L_0 [24]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [26]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [28]),
        .O(q_reg_40[10]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[28]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[28]_i_1_0 ),
        .I3(q_reg_39),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[28]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[26]),
        .O(\PCIn_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[28]_i_8 
       (.I0(q_reg_12),
        .I1(q_reg_13),
        .I2(SHAMT[1]),
        .I3(q_reg_14),
        .I4(SHAMT[0]),
        .I5(q_reg_39),
        .O(q_reg_10[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[29]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[29]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[29]_i_3_n_0 ),
        .I4(\PCIn_reg[29]_i_4_n_0 ),
        .I5(q_reg_130),
        .O(D[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[29]_i_10 
       (.I0(\ALUComponent/L_0 [1]),
        .I1(SHAMT[2]),
        .I2(\ALUComponent/L_0 [3]),
        .I3(SHAMT[1]),
        .I4(\ALUComponent/L_0 [5]),
        .O(\ALUComponent/L_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[29]_i_11 
       (.I0(\ALUComponent/L_0 [7]),
        .I1(\ALUComponent/L_0 [9]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [11]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [13]),
        .O(\ALUComponent/L_2 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[29]_i_12 
       (.I0(\ALUComponent/L_0 [15]),
        .I1(\ALUComponent/L_0 [17]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [19]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [21]),
        .O(\ALUComponent/L_2 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[29]_i_13 
       (.I0(\ALUComponent/L_0 [23]),
        .I1(\ALUComponent/L_0 [25]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [27]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [29]),
        .O(\ALUComponent/L_2 [29]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[29]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_5__63_2),
        .I3(q_reg_14),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[29]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [9]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [29]),
        .I3(q_reg_5[2]),
        .I4(ArithR[29]),
        .O(\PCIn_reg[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[29]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[27]),
        .O(\PCIn_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[29]_i_7 
       (.I0(\ALUComponent/L_2 [5]),
        .I1(\ALUComponent/L_2 [13]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/L_2 [21]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/L_2 [29]),
        .O(\ALUComponent/L_4 [29]));
  LUT6 #(
    .INIT(64'h8F80CFCF8F80C0C0)) 
    \PCIn_reg[29]_i_9 
       (.I0(q_reg_5[0]),
        .I1(q_reg_12),
        .I2(SHAMT[1]),
        .I3(q_reg_13),
        .I4(SHAMT[0]),
        .I5(q_reg_14),
        .O(q_reg_10[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[2]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[2]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[2]_i_3_n_0 ),
        .I4(\PCIn_reg[2]_i_4_n_0 ),
        .I5(q_reg_107),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[2]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[2]_i_1_0 ),
        .I3(q_reg_3),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[2]_i_3 
       (.I0(\ALUComponent/R_4 [2]),
        .I1(q_reg_5[1]),
        .I2(q_reg_50),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[2]),
        .O(\PCIn_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[2]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[0]),
        .O(\PCIn_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[2]_i_6 
       (.I0(\ALUComponent/R_2 [26]),
        .I1(\ALUComponent/R_2 [18]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [10]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [2]),
        .O(\ALUComponent/R_4 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[2]_i_8 
       (.I0(\ALUComponent/R_0 [8]),
        .I1(\ALUComponent/R_0 [6]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [4]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [2]),
        .O(\ALUComponent/R_2 [2]));
  LUT6 #(
    .INIT(64'hEAFFEAFFEAFFEA00)) 
    \PCIn_reg[2]_i_9 
       (.I0(\PCIn_reg[31]_i_31_n_0 ),
        .I1(q_reg_86),
        .I2(q_i_6__74_n_0),
        .I3(SHAMT[0]),
        .I4(q_i_4__50_n_0),
        .I5(\PCIn_reg[31]_i_30_n_0 ),
        .O(\ALUComponent/R_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[30]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[30]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[30]_i_3_n_0 ),
        .I4(\PCIn_reg[30]_i_4_n_0 ),
        .I5(q_reg_112),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[30]_i_10 
       (.I0(\ALUComponent/L_0 [8]),
        .I1(\ALUComponent/L_0 [10]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [12]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [14]),
        .O(\ALUComponent/L_2 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[30]_i_11 
       (.I0(\ALUComponent/L_0 [16]),
        .I1(\ALUComponent/L_0 [18]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [20]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [22]),
        .O(\ALUComponent/L_2 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[30]_i_12 
       (.I0(\ALUComponent/L_0 [24]),
        .I1(\ALUComponent/L_0 [26]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [28]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [30]),
        .O(\ALUComponent/L_2 [30]));
  LUT4 #(
    .INIT(16'h02A2)) 
    \PCIn_reg[30]_i_13 
       (.I0(q_reg_1),
        .I1(p_1_in[0]),
        .I2(SHAMTSel),
        .I3(A[0]),
        .O(\PCIn_reg[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \PCIn_reg[30]_i_14 
       (.I0(q_reg_0),
        .I1(SHAMT[0]),
        .I2(q_i_4__50_n_0),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(q_reg_85),
        .O(q_reg_4[0]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_15 
       (.I0(\PCIn_reg[31]_i_31_n_0 ),
        .I1(q_reg_86),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_32_n_0 ),
        .I4(q_reg_87),
        .I5(q_i_6__74_n_0),
        .O(q_reg_4[1]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_16 
       (.I0(\PCIn_reg[31]_i_33_n_0 ),
        .I1(q_reg_88),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_34_n_0 ),
        .I4(q_reg_89),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [6]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_17 
       (.I0(\PCIn_reg[31]_i_35_n_0 ),
        .I1(q_reg_90),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_36_n_0 ),
        .I4(q_reg_91),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [8]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_18 
       (.I0(\PCIn_reg[31]_i_37_n_0 ),
        .I1(q_reg_92),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_38_n_0 ),
        .I4(q_reg_93),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [10]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_19 
       (.I0(\PCIn_reg[31]_i_39_n_0 ),
        .I1(q_reg_94),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_40_n_0 ),
        .I4(q_reg_95),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [12]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[30]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[30]_i_1_1 ),
        .I3(q_reg_13),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[30]_i_20 
       (.I0(\PCIn_reg[31]_i_41_n_0 ),
        .I1(q_reg_96),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_42_n_0 ),
        .I4(q_reg_97),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [14]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \PCIn_reg[30]_i_21 
       (.I0(\PCIn_reg[31]_i_43_n_0 ),
        .I1(\PCIn_reg[30]_i_29_n_0 ),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_44_n_0 ),
        .I4(\PCIn_reg[31]_i_45_n_0 ),
        .I5(q_i_5__35_n_0),
        .O(\ALUComponent/L_0 [16]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \PCIn_reg[30]_i_22 
       (.I0(\PCIn_reg[31]_i_46_n_0 ),
        .I1(\PCIn_reg[31]_i_47_n_0 ),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_48_n_0 ),
        .I4(q_i_4__36_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_23 
       (.I0(\PCIn_reg[31]_i_49_n_0 ),
        .I1(q_i_4__37_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_50_n_0 ),
        .I4(q_i_4__38_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_24 
       (.I0(\PCIn_reg[31]_i_51_n_0 ),
        .I1(q_i_4__39_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_52_n_0 ),
        .I4(q_i_4__40_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_25 
       (.I0(\PCIn_reg[31]_i_53_n_0 ),
        .I1(q_i_4__41_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_54_n_0 ),
        .I4(q_i_4__42_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_26 
       (.I0(\PCIn_reg[31]_i_55_n_0 ),
        .I1(q_i_4__43_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_56_n_0 ),
        .I4(q_i_4__44_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_27 
       (.I0(\PCIn_reg[31]_i_57_n_0 ),
        .I1(q_i_4__45_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_11__70_n_0),
        .I4(q_i_4__46_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[30]_i_28 
       (.I0(q_i_10__70_n_0),
        .I1(q_i_4__47_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_9__71_n_0),
        .I4(q_i_4__48_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[30]_i_29 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(q_reg_98),
        .O(\PCIn_reg[30]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[30]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [10]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [30]),
        .I3(q_reg_5[2]),
        .I4(ArithR[30]),
        .O(\PCIn_reg[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[30]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[28]),
        .O(\PCIn_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[30]_i_7 
       (.I0(\ALUComponent/L_2 [6]),
        .I1(\ALUComponent/L_2 [14]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/L_2 [22]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/L_2 [30]),
        .O(\ALUComponent/L_4 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[30]_i_9 
       (.I0(\PCIn_reg[30]_i_13_n_0 ),
        .I1(q_reg_4[0]),
        .I2(SHAMT[2]),
        .I3(q_reg_4[1]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [6]),
        .O(\ALUComponent/L_2 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[31]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[31]_i_4_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[31]_i_5_n_0 ),
        .I4(\PCIn_reg[31]_i_6_n_0 ),
        .I5(q_reg_138),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[31]_i_10 
       (.I0(\ALUComponent/L_0 [1]),
        .I1(\ALUComponent/L_0 [3]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [5]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [7]),
        .O(\ALUComponent/L_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[31]_i_11 
       (.I0(\ALUComponent/L_0 [9]),
        .I1(\ALUComponent/L_0 [11]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [13]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [15]),
        .O(\ALUComponent/L_2 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[31]_i_12 
       (.I0(\ALUComponent/L_0 [17]),
        .I1(\ALUComponent/L_0 [19]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [21]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [23]),
        .O(\ALUComponent/L_2 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[31]_i_13 
       (.I0(\ALUComponent/L_0 [25]),
        .I1(\ALUComponent/L_0 [27]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/L_0 [29]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/L_0 [31]),
        .O(\ALUComponent/L_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \PCIn_reg[31]_i_14 
       (.I0(q_reg_1),
        .I1(A[0]),
        .I2(SHAMTSel),
        .I3(p_1_in[0]),
        .I4(q_reg_0),
        .O(\ALUComponent/L_0 [1]));
  LUT6 #(
    .INIT(64'hEFEFEFE0EFE0EFE0)) 
    \PCIn_reg[31]_i_15 
       (.I0(q_i_4__50_n_0),
        .I1(\PCIn_reg[31]_i_30_n_0 ),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_31_n_0 ),
        .I4(q_reg_86),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [3]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_16 
       (.I0(\PCIn_reg[31]_i_32_n_0 ),
        .I1(q_reg_87),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_33_n_0 ),
        .I4(q_reg_88),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [5]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_17 
       (.I0(\PCIn_reg[31]_i_34_n_0 ),
        .I1(q_reg_89),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_35_n_0 ),
        .I4(q_reg_90),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [7]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_18 
       (.I0(\PCIn_reg[31]_i_36_n_0 ),
        .I1(q_reg_91),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_37_n_0 ),
        .I4(q_reg_92),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [9]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_19 
       (.I0(\PCIn_reg[31]_i_38_n_0 ),
        .I1(q_reg_93),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_39_n_0 ),
        .I4(q_reg_94),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \PCIn_reg[31]_i_2 
       (.I0(PCSource),
        .I1(q_reg_43),
        .O(E));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_20 
       (.I0(\PCIn_reg[31]_i_40_n_0 ),
        .I1(q_reg_95),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_41_n_0 ),
        .I4(q_reg_96),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [13]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[31]_i_21 
       (.I0(\PCIn_reg[31]_i_42_n_0 ),
        .I1(q_reg_97),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_43_n_0 ),
        .I4(q_reg_98),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/L_0 [15]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \PCIn_reg[31]_i_22 
       (.I0(\PCIn_reg[31]_i_44_n_0 ),
        .I1(\PCIn_reg[31]_i_45_n_0 ),
        .I2(q_i_5__35_n_0),
        .I3(SHAMT[0]),
        .I4(\PCIn_reg[31]_i_46_n_0 ),
        .I5(\PCIn_reg[31]_i_47_n_0 ),
        .O(\ALUComponent/L_0 [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_23 
       (.I0(\PCIn_reg[31]_i_48_n_0 ),
        .I1(q_i_4__36_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_49_n_0 ),
        .I4(q_i_4__37_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_24 
       (.I0(\PCIn_reg[31]_i_50_n_0 ),
        .I1(q_i_4__38_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_51_n_0 ),
        .I4(q_i_4__39_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_25 
       (.I0(\PCIn_reg[31]_i_52_n_0 ),
        .I1(q_i_4__40_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_53_n_0 ),
        .I4(q_i_4__41_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_26 
       (.I0(\PCIn_reg[31]_i_54_n_0 ),
        .I1(q_i_4__42_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_55_n_0 ),
        .I4(q_i_4__43_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_27 
       (.I0(\PCIn_reg[31]_i_56_n_0 ),
        .I1(q_i_4__44_n_0),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_57_n_0 ),
        .I4(q_i_4__45_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    \PCIn_reg[31]_i_28 
       (.I0(q_i_11__70_n_0),
        .I1(q_i_4__46_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_10__70_n_0),
        .I4(q_i_4__47_n_0),
        .I5(q_i_4__35_n_0),
        .O(\ALUComponent/L_0 [29]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \PCIn_reg[31]_i_29 
       (.I0(q_i_9__71_n_0),
        .I1(q_i_4__48_n_0),
        .I2(q_i_4__35_n_0),
        .I3(SHAMT[0]),
        .I4(q_i_8__70_n_0),
        .I5(q_i_3__65_n_0),
        .O(\ALUComponent/L_0 [31]));
  LUT2 #(
    .INIT(4'h1)) 
    \PCIn_reg[31]_i_3 
       (.I0(PCSource),
        .I1(q_reg_43),
        .O(\PCIn_reg[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \PCIn_reg[31]_i_30 
       (.I0(q_reg_85),
        .I1(ALUSrcB[2]),
        .I2(ALUSrcB[1]),
        .O(\PCIn_reg[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_31 
       (.I0(q_reg_144),
        .I1(q_reg_143),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_32 
       (.I0(q_reg_146),
        .I1(q_reg_145),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_33 
       (.I0(q_reg_143),
        .I1(q_reg_147),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_34 
       (.I0(q_reg_145),
        .I1(p_1_in[0]),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_35 
       (.I0(q_reg_147),
        .I1(p_1_in[1]),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_36 
       (.I0(p_1_in[0]),
        .I1(p_1_in[2]),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_37 
       (.I0(p_1_in[1]),
        .I1(p_1_in[3]),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_38 
       (.I0(p_1_in[2]),
        .I1(p_1_in[4]),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0C00AAAA0A00)) 
    \PCIn_reg[31]_i_39 
       (.I0(q_reg_148),
        .I1(p_1_in[3]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(\PCIn_reg[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[31]_i_4 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_83),
        .I3(q_reg_12),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0C00AAAA0A00)) 
    \PCIn_reg[31]_i_40 
       (.I0(q_reg_149),
        .I1(p_1_in[4]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(\PCIn_reg[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_41 
       (.I0(q_reg_148),
        .I1(q_reg_142),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_42 
       (.I0(q_reg_149),
        .I1(q_reg_150),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC0000AC00)) 
    \PCIn_reg[31]_i_43 
       (.I0(q_reg_142),
        .I1(q_reg_141),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(\PCIn_reg[31]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_44 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[2]),
        .O(\PCIn_reg[31]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \PCIn_reg[31]_i_45 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[2]),
        .I2(ALUSrcB[1]),
        .I3(UpperImm),
        .I4(q_reg_151),
        .O(\PCIn_reg[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000002200F00022)) 
    \PCIn_reg[31]_i_46 
       (.I0(MemoryDataOut[3]),
        .I1(ALUSrcB[0]),
        .I2(q_reg_141),
        .I3(ALUSrcB[2]),
        .I4(ALUSrcB[1]),
        .I5(UpperImm),
        .O(\PCIn_reg[31]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \PCIn_reg[31]_i_47 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[2]),
        .I2(ALUSrcB[1]),
        .I3(UpperImm),
        .I4(q_reg_144),
        .O(\PCIn_reg[31]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_48 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[4]),
        .O(\PCIn_reg[31]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_49 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[5]),
        .O(\PCIn_reg[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[31]_i_5 
       (.I0(\ALUComponent/R_4 [31]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_4 [31]),
        .I3(q_reg_5[2]),
        .I4(ArithR[31]),
        .O(\PCIn_reg[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_50 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[6]),
        .O(\PCIn_reg[31]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_51 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[7]),
        .O(\PCIn_reg[31]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_52 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[8]),
        .O(\PCIn_reg[31]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_53 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[9]),
        .O(\PCIn_reg[31]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_54 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[10]),
        .O(\PCIn_reg[31]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_55 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[11]),
        .O(\PCIn_reg[31]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_56 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[12]),
        .O(\PCIn_reg[31]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \PCIn_reg[31]_i_57 
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[13]),
        .O(\PCIn_reg[31]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[31]_i_6 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[29]),
        .O(\PCIn_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \PCIn_reg[31]_i_8 
       (.I0(q_reg_6),
        .I1(A[4]),
        .I2(SHAMTSel),
        .I3(p_1_in[4]),
        .I4(q_reg_49[2]),
        .O(\ALUComponent/R_4 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[31]_i_9 
       (.I0(\ALUComponent/L_2 [7]),
        .I1(\ALUComponent/L_2 [15]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/L_2 [23]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/L_2 [31]),
        .O(\ALUComponent/L_4 [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[3]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[3]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[3]_i_3_n_0 ),
        .I4(\PCIn_reg[3]_i_4_n_0 ),
        .I5(q_reg_133),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[3]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_24_1),
        .I3(q_reg_2),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[3]_i_3 
       (.I0(\ALUComponent/R_4 [3]),
        .I1(q_reg_5[1]),
        .I2(q_reg_54),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[3]),
        .O(\PCIn_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[3]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[1]),
        .O(\PCIn_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[3]_i_6 
       (.I0(\ALUComponent/R_2 [27]),
        .I1(\ALUComponent/R_2 [19]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [11]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [3]),
        .O(\ALUComponent/R_4 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[3]_i_8 
       (.I0(\ALUComponent/R_0 [9]),
        .I1(\ALUComponent/R_0 [7]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [5]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [3]),
        .O(\ALUComponent/R_2 [3]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[3]_i_9 
       (.I0(\PCIn_reg[31]_i_32_n_0 ),
        .I1(q_reg_87),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_31_n_0 ),
        .I4(q_reg_86),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[4]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[4]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[4]_i_3_n_0 ),
        .I4(\PCIn_reg[4]_i_4_n_0 ),
        .I5(q_reg_116),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[4]_i_12 
       (.I0(\PCIn_reg[31]_i_33_n_0 ),
        .I1(q_reg_88),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_32_n_0 ),
        .I4(q_reg_87),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [4]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[4]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[4]_i_1_0 ),
        .I3(q_reg_15),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[4]_i_3 
       (.I0(\ALUComponent/R_4 [4]),
        .I1(q_reg_5[1]),
        .I2(q_reg_52),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[4]),
        .O(\PCIn_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[4]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[2]),
        .O(\PCIn_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[4]_i_6 
       (.I0(\ALUComponent/R_2 [28]),
        .I1(q_reg_9[7]),
        .I2(SHAMT[4]),
        .I3(q_reg_9[3]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [4]),
        .O(\ALUComponent/R_4 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[4]_i_8 
       (.I0(q_reg_6),
        .I1(SHAMT[2]),
        .I2(q_reg_11[2]),
        .I3(SHAMT[1]),
        .I4(q_reg_11[0]),
        .O(\ALUComponent/R_2 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[4]_i_9 
       (.I0(\ALUComponent/R_0 [10]),
        .I1(\ALUComponent/R_0 [8]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [6]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [4]),
        .O(\ALUComponent/R_2 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[5]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[5]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[5]_i_3_n_0 ),
        .I4(\PCIn_reg[5]_i_4_n_0 ),
        .I5(q_reg_129),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[5]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_24_2),
        .I3(q_reg_16),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[5]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [0]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[5]_i_7_n_0 ),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[5]),
        .O(\PCIn_reg[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[5]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[3]),
        .O(\PCIn_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \PCIn_reg[5]_i_7 
       (.I0(\ALUComponent/L_1 [5]),
        .I1(p_1_in[2]),
        .I2(SHAMTSel),
        .I3(A[2]),
        .I4(\PCIn_reg[13]_i_10_n_0 ),
        .I5(SHAMT[3]),
        .O(\PCIn_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[5]_i_8 
       (.I0(\ALUComponent/R_0 [11]),
        .I1(\ALUComponent/R_0 [9]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [7]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [5]),
        .O(q_reg_9[0]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[5]_i_9 
       (.I0(\PCIn_reg[31]_i_34_n_0 ),
        .I1(q_reg_89),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_33_n_0 ),
        .I4(q_reg_88),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[6]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[6]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[6]_i_3_n_0 ),
        .I4(\PCIn_reg[6]_i_4_n_0 ),
        .I5(q_reg_111),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[6]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[6]_i_1_0 ),
        .I3(q_reg_17),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[6]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [1]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[6]_i_7_n_0 ),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[6]),
        .O(\PCIn_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[6]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[4]),
        .O(\PCIn_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \PCIn_reg[6]_i_7 
       (.I0(\ALUComponent/L_1 [6]),
        .I1(p_1_in[2]),
        .I2(SHAMTSel),
        .I3(A[2]),
        .I4(q_reg[0]),
        .I5(SHAMT[3]),
        .O(\PCIn_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[6]_i_8 
       (.I0(\ALUComponent/R_0 [12]),
        .I1(\ALUComponent/R_0 [10]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [8]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [6]),
        .O(q_reg_9[1]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[6]_i_9 
       (.I0(\PCIn_reg[31]_i_35_n_0 ),
        .I1(q_reg_90),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_34_n_0 ),
        .I4(q_reg_89),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[7]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[7]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[7]_i_3_n_0 ),
        .I4(\PCIn_reg[7]_i_4_n_0 ),
        .I5(q_reg_137),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[7]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_24_3),
        .I3(q_reg_18),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[7]_i_3 
       (.I0(\PCIn_reg[30]_i_1_0 [2]),
        .I1(q_reg_5[1]),
        .I2(\PCIn_reg[7]_i_7_n_0 ),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[7]),
        .O(\PCIn_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[7]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[5]),
        .O(\PCIn_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE02A2)) 
    \PCIn_reg[7]_i_7 
       (.I0(\ALUComponent/L_1 [7]),
        .I1(p_1_in[2]),
        .I2(SHAMTSel),
        .I3(A[2]),
        .I4(q_reg[1]),
        .I5(SHAMT[3]),
        .O(\PCIn_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[7]_i_8 
       (.I0(\ALUComponent/R_0 [13]),
        .I1(\ALUComponent/R_0 [11]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [9]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [7]),
        .O(q_reg_9[2]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[7]_i_9 
       (.I0(\PCIn_reg[31]_i_36_n_0 ),
        .I1(q_reg_91),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_35_n_0 ),
        .I4(q_reg_90),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[8]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[8]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[8]_i_3_n_0 ),
        .I4(\PCIn_reg[8]_i_4_n_0 ),
        .I5(q_reg_123),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[8]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(\PCIn_reg[8]_i_1_0 ),
        .I3(q_reg_19),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[8]_i_3 
       (.I0(\ALUComponent/R_4 [8]),
        .I1(q_reg_5[1]),
        .I2(q_reg_51),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[8]),
        .O(\PCIn_reg[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[8]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[6]),
        .O(\PCIn_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[8]_i_6 
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_2 [24]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [16]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [8]),
        .O(\ALUComponent/R_4 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[8]_i_8 
       (.I0(\ALUComponent/R_0 [14]),
        .I1(\ALUComponent/R_0 [12]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [10]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [8]),
        .O(\ALUComponent/R_2 [8]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[8]_i_9 
       (.I0(\PCIn_reg[31]_i_37_n_0 ),
        .I1(q_reg_92),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_36_n_0 ),
        .I4(q_reg_91),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \PCIn_reg[9]_i_1 
       (.I0(\PCIn_reg[31]_i_3_n_0 ),
        .I1(\PCIn_reg[9]_i_2_n_0 ),
        .I2(ALUOp),
        .I3(\PCIn_reg[9]_i_3_n_0 ),
        .I4(\PCIn_reg[9]_i_4_n_0 ),
        .I5(q_reg_127),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00005668)) 
    \PCIn_reg[9]_i_2 
       (.I0(q_reg_5[1]),
        .I1(q_reg_5[0]),
        .I2(q_reg_i_15_0),
        .I3(q_reg_20),
        .I4(q_reg_5[2]),
        .O(\PCIn_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[9]_i_3 
       (.I0(\ALUComponent/R_4 [9]),
        .I1(q_reg_5[1]),
        .I2(\ALUComponent/L_3 [9]),
        .I3(SHAMT[4]),
        .I4(q_reg_5[2]),
        .I5(ArithR[9]),
        .O(\PCIn_reg[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \PCIn_reg[9]_i_4 
       (.I0(q_reg_43),
        .I1(PCSource),
        .I2(p_1_in__0[7]),
        .O(\PCIn_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[9]_i_6 
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_2 [25]),
        .I2(SHAMT[4]),
        .I3(\ALUComponent/R_2 [17]),
        .I4(SHAMT[3]),
        .I5(\ALUComponent/R_2 [9]),
        .O(\ALUComponent/R_4 [9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[9]_i_7 
       (.I0(\PCIn_reg[13]_i_10_n_0 ),
        .I1(SHAMT[3]),
        .I2(\ALUComponent/L_1 [5]),
        .I3(SHAMT[2]),
        .I4(\ALUComponent/L_1 [9]),
        .O(\ALUComponent/L_3 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[9]_i_8 
       (.I0(\ALUComponent/R_0 [15]),
        .I1(\ALUComponent/R_0 [13]),
        .I2(SHAMT[2]),
        .I3(\ALUComponent/R_0 [11]),
        .I4(SHAMT[1]),
        .I5(\ALUComponent/R_0 [9]),
        .O(\ALUComponent/R_2 [9]));
  LUT6 #(
    .INIT(64'hEFEFEFE0AFA0AFA0)) 
    \PCIn_reg[9]_i_9 
       (.I0(\PCIn_reg[31]_i_38_n_0 ),
        .I1(q_reg_93),
        .I2(SHAMT[0]),
        .I3(\PCIn_reg[31]_i_37_n_0 ),
        .I4(q_reg_92),
        .I5(q_i_6__74_n_0),
        .O(\ALUComponent/R_0 [9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCSource_reg[0] 
       (.CLR(1'b0),
        .D(\PCIn_reg[2]_i_5 [0]),
        .G(\PCIn_reg[2]_i_5_0 ),
        .GE(1'b1),
        .Q(PCSource));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \PCSource_reg[1] 
       (.CLR(1'b0),
        .D(\PCIn_reg[2]_i_5 [1]),
        .G(\PCIn_reg[2]_i_5_0 ),
        .GE(1'b1),
        .Q(q_reg_43));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    PCWriteCond_reg
       (.CLR(1'b0),
        .D(\FSM_sequential_pr_state_reg[3]_0 ),
        .G(\FSM_sequential_pr_state_reg[0]_0 ),
        .GE(1'b1),
        .Q(PCWriteCond));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    PCWriteCond_reg_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\FSM_sequential_pr_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h01)) 
    PCWriteCond_reg_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\FSM_sequential_pr_state_reg[0]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    PCWrite_reg
       (.CLR(1'b0),
        .D(PCWrite_reg_i_1_n_0),
        .G(PCWrite_reg_i_2_n_0),
        .GE(1'b1),
        .Q(PCWrite));
  LUT6 #(
    .INIT(64'h4544444455555555)) 
    PCWrite_reg_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(PCWrite_reg_0),
        .I3(\FSM_sequential_pr_state_reg[1]_0 ),
        .I4(PCWrite_reg_1),
        .I5(Q[0]),
        .O(PCWrite_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h00550051000000FF)) 
    PCWrite_reg_i_2
       (.I0(Q[3]),
        .I1(ALUSrcA_reg_1),
        .I2(PCWrite_reg_2),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(PCWrite_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    RegDst_reg
       (.CLR(1'b0),
        .D(q_reg_45),
        .G(RegDst_reg_i_2_n_0),
        .GE(1'b1),
        .Q(RegDst));
  LUT6 #(
    .INIT(64'h4014401440144010)) 
    RegDst_reg_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(RegDst_reg_0),
        .I5(q_reg_46),
        .O(RegDst_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    RegWrite_reg
       (.CLR(1'b0),
        .D(RegWrite_reg_i_1_n_0),
        .G(RegWrite_reg_i_2_n_0),
        .GE(1'b1),
        .Q(RegWrite));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    RegWrite_reg_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(RegWrite_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0883)) 
    RegWrite_reg_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(RegWrite_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    SHAMTSel_reg
       (.CLR(1'b0),
        .D(\PCIn_reg[12]_i_9 ),
        .G(SHAMTSel_reg_i_2_n_0),
        .GE(1'b1),
        .Q(SHAMTSel));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    SHAMTSel_reg_i_2
       (.I0(SHAMTSel_reg_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(SHAMTSel_reg_1),
        .O(SHAMTSel_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    UpperImm_reg
       (.CLR(1'b0),
        .D(q_i_3__65_0),
        .G(q_i_3__65_1),
        .GE(1'b1),
        .Q(UpperImm));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    WrCLO_reg
       (.CLR(1'b0),
        .D(WrCLO_reg_i_1_n_0),
        .G(WrCLO_reg_i_2_n_0),
        .GE(1'b1),
        .Q(WrCLO));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    WrCLO_reg_i_1
       (.I0(Q[2]),
        .O(WrCLO_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0000C2C0)) 
    WrCLO_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q_reg_46),
        .I4(Q[3]),
        .O(WrCLO_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    WrHIGH_reg
       (.CLR(1'b0),
        .D(q_reg_44),
        .G(WrHIGH_reg_i_2_n_0),
        .GE(1'b1),
        .Q(WrLOW));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00001810)) 
    WrHIGH_reg_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(MultDone),
        .I4(Q[3]),
        .O(WrHIGH_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    Wr_A_reg
       (.CLR(1'b0),
        .D(MultRst_reg_i_1_n_0),
        .G(Wr_A_reg_i_1_n_0),
        .GE(1'b1),
        .Q(Wr_B));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0270)) 
    Wr_A_reg_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(Wr_A_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_21 
       (.I0(PCOut[23]),
        .I1(ALUSrcA),
        .I2(q_reg_75),
        .I3(q_reg_34),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_22 
       (.I0(PCOut[22]),
        .I1(ALUSrcA),
        .I2(q_reg_74),
        .I3(q_reg_33),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_23 
       (.I0(PCOut[21]),
        .I1(ALUSrcA),
        .I2(q_reg_73),
        .I3(q_reg_32),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_24 
       (.I0(PCOut[20]),
        .I1(ALUSrcA),
        .I2(q_reg_72),
        .I3(q_reg_31),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_29 
       (.I0(PCOut[27]),
        .I1(ALUSrcA),
        .I2(q_reg_79),
        .I3(q_reg_38),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_30 
       (.I0(PCOut[26]),
        .I1(ALUSrcA),
        .I2(q_reg_78),
        .I3(q_reg_37),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_31 
       (.I0(PCOut[25]),
        .I1(ALUSrcA),
        .I2(q_reg_77),
        .I3(q_reg_36),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_32 
       (.I0(PCOut[24]),
        .I1(ALUSrcA),
        .I2(q_reg_76),
        .I3(q_reg_35),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_37 
       (.I0(PCOut[31]),
        .I1(ALUSrcA),
        .I2(q_reg_84),
        .I3(q_reg_12),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_38 
       (.I0(PCOut[30]),
        .I1(ALUSrcA),
        .I2(q_reg_82),
        .I3(q_reg_13),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_39 
       (.I0(PCOut[29]),
        .I1(ALUSrcA),
        .I2(q_reg_81),
        .I3(q_reg_14),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_40 
       (.I0(PCOut[28]),
        .I1(ALUSrcA),
        .I2(q_reg_80),
        .I3(q_reg_39),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_45 
       (.I0(PCOut[3]),
        .I1(ALUSrcA),
        .I2(A[3]),
        .I3(q_reg_2),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_46 
       (.I0(PCOut[2]),
        .I1(ALUSrcA),
        .I2(A[2]),
        .I3(q_reg_3),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_47 
       (.I0(PCOut[1]),
        .I1(ALUSrcA),
        .I2(A[1]),
        .I3(q_reg_0),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_48 
       (.I0(PCOut[0]),
        .I1(ALUSrcA),
        .I2(A[0]),
        .I3(q_reg_1),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_53 
       (.I0(PCOut[7]),
        .I1(ALUSrcA),
        .I2(q_reg_59),
        .I3(q_reg_18),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_53_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_54 
       (.I0(PCOut[6]),
        .I1(ALUSrcA),
        .I2(q_reg_58),
        .I3(q_reg_17),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_54_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_55 
       (.I0(PCOut[5]),
        .I1(ALUSrcA),
        .I2(q_reg_57),
        .I3(q_reg_16),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_55_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_56 
       (.I0(PCOut[4]),
        .I1(ALUSrcA),
        .I2(A[4]),
        .I3(q_reg_15),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_56_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_61 
       (.I0(PCOut[11]),
        .I1(ALUSrcA),
        .I2(q_reg_63),
        .I3(q_reg_22),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_62 
       (.I0(PCOut[10]),
        .I1(ALUSrcA),
        .I2(q_reg_62),
        .I3(q_reg_21),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_63 
       (.I0(PCOut[9]),
        .I1(ALUSrcA),
        .I2(q_reg_61),
        .I3(q_reg_20),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_64 
       (.I0(PCOut[8]),
        .I1(ALUSrcA),
        .I2(q_reg_60),
        .I3(q_reg_19),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_64_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_69 
       (.I0(PCOut[15]),
        .I1(ALUSrcA),
        .I2(q_reg_67),
        .I3(q_reg_26),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_70 
       (.I0(PCOut[14]),
        .I1(ALUSrcA),
        .I2(q_reg_66),
        .I3(q_reg_25),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_71 
       (.I0(PCOut[13]),
        .I1(ALUSrcA),
        .I2(q_reg_65),
        .I3(q_reg_24),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_71_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_72 
       (.I0(PCOut[12]),
        .I1(ALUSrcA),
        .I2(q_reg_64),
        .I3(q_reg_23),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_77 
       (.I0(PCOut[19]),
        .I1(ALUSrcA),
        .I2(q_reg_71),
        .I3(q_reg_30),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_78 
       (.I0(PCOut[18]),
        .I1(ALUSrcA),
        .I2(q_reg_70),
        .I3(q_reg_29),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_78_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_79 
       (.I0(PCOut[17]),
        .I1(ALUSrcA),
        .I2(q_reg_69),
        .I3(q_reg_28),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \arith/PCEn_i_80 
       (.I0(PCOut[16]),
        .I1(ALUSrcA),
        .I2(q_reg_68),
        .I3(q_reg_27),
        .I4(q_reg_5[1]),
        .O(\arith/PCEn_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__65
       (.I0(q_reg_19),
        .I1(q_reg_18),
        .I2(SHAMT[1]),
        .I3(q_reg_17),
        .I4(SHAMT[0]),
        .I5(q_reg_16),
        .O(\ALUComponent/R_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__66
       (.I0(q_reg_21),
        .I1(q_reg_20),
        .I2(SHAMT[1]),
        .I3(q_reg_19),
        .I4(SHAMT[0]),
        .I5(q_reg_18),
        .O(\ALUComponent/R_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__67
       (.I0(q_reg_26),
        .I1(q_reg_25),
        .I2(SHAMT[1]),
        .I3(q_reg_24),
        .I4(SHAMT[0]),
        .I5(q_reg_23),
        .O(\ALUComponent/R_1 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__68
       (.I0(q_reg_28),
        .I1(q_reg_27),
        .I2(SHAMT[1]),
        .I3(q_reg_26),
        .I4(SHAMT[0]),
        .I5(q_reg_25),
        .O(\ALUComponent/R_1 [14]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_10__69
       (.I0(q_reg_36),
        .I1(q_reg_i_5__63_0),
        .I2(q_reg_35),
        .I3(PCOut[24]),
        .I4(ALUSrcA),
        .I5(q_reg_76),
        .O(q_i_10__69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    q_i_10__70
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[15]),
        .O(q_i_10__70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h04)) 
    q_i_10__71
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(MemtoReg),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_10__71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__65
       (.I0(q_reg_15),
        .I1(q_reg_2),
        .I2(SHAMT[1]),
        .I3(q_reg_3),
        .I4(SHAMT[0]),
        .I5(q_reg_0),
        .O(\ALUComponent/R_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__66
       (.I0(q_reg_17),
        .I1(q_reg_16),
        .I2(SHAMT[1]),
        .I3(q_reg_15),
        .I4(SHAMT[0]),
        .I5(q_reg_2),
        .O(\ALUComponent/R_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__67
       (.I0(q_reg_22),
        .I1(q_reg_21),
        .I2(SHAMT[1]),
        .I3(q_reg_20),
        .I4(SHAMT[0]),
        .I5(q_reg_19),
        .O(\ALUComponent/R_1 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__68
       (.I0(q_reg_24),
        .I1(q_reg_23),
        .I2(SHAMT[1]),
        .I3(q_reg_22),
        .I4(SHAMT[0]),
        .I5(q_reg_21),
        .O(\ALUComponent/R_1 [10]));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_11__69
       (.I0(q_reg_83),
        .I1(q_reg_12),
        .I2(q_reg_13),
        .I3(q_reg_82),
        .I4(ALUSrcA),
        .I5(PCOut[30]),
        .O(q_i_11__69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    q_i_11__70
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[14]),
        .O(q_i_11__70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    q_i_11__71
       (.I0(ALUOut[1]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I3(MemtoReg),
        .I4(ALUOut[0]),
        .O(q_i_11__71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__64
       (.I0(q_reg_18),
        .I1(q_reg_17),
        .I2(SHAMT[1]),
        .I3(q_reg_16),
        .I4(SHAMT[0]),
        .I5(q_reg_15),
        .O(\ALUComponent/R_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__65
       (.I0(q_reg_20),
        .I1(q_reg_19),
        .I2(SHAMT[1]),
        .I3(q_reg_18),
        .I4(SHAMT[0]),
        .I5(q_reg_17),
        .O(\ALUComponent/R_1 [6]));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_12__66
       (.I0(q_reg_i_5__63_2),
        .I1(q_reg_14),
        .I2(q_reg_39),
        .I3(q_reg_80),
        .I4(ALUSrcA),
        .I5(PCOut[28]),
        .O(q_i_12__66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    q_i_12__67
       (.I0(MemtoReg),
        .I1(ALUOut[0]),
        .I2(ALUOut[1]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_12__67_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__64
       (.I0(q_reg_2),
        .I1(q_reg_3),
        .I2(SHAMT[1]),
        .I3(q_reg_0),
        .I4(SHAMT[0]),
        .I5(q_reg_1),
        .O(\ALUComponent/R_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__65
       (.I0(q_reg_16),
        .I1(q_reg_15),
        .I2(SHAMT[1]),
        .I3(q_reg_2),
        .I4(SHAMT[0]),
        .I5(q_reg_3),
        .O(\ALUComponent/R_1 [2]));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_13__66
       (.I0(q_reg_i_5__63_1),
        .I1(q_reg_38),
        .I2(q_reg_37),
        .I3(q_reg_78),
        .I4(ALUSrcA),
        .I5(PCOut[26]),
        .O(q_i_13__66_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_14__0
       (.I0(q_reg_i_5__63_0),
        .I1(q_reg_36),
        .I2(q_reg_35),
        .I3(q_reg_76),
        .I4(ALUSrcA),
        .I5(PCOut[24]),
        .O(q_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h10)) 
    q_i_14__1
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(MemtoReg),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_14__1_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_16__0
       (.I0(q_reg_34),
        .I1(q_reg_i_6_3),
        .I2(q_reg_33),
        .I3(PCOut[22]),
        .I4(ALUSrcA),
        .I5(q_reg_74),
        .O(q_i_16__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_17__0
       (.I0(q_reg_32),
        .I1(q_reg_i_6_2),
        .I2(q_reg_31),
        .I3(PCOut[20]),
        .I4(ALUSrcA),
        .I5(q_reg_72),
        .O(q_i_17__0_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_18
       (.I0(q_reg_30),
        .I1(q_reg_i_6_1),
        .I2(q_reg_29),
        .I3(PCOut[18]),
        .I4(ALUSrcA),
        .I5(q_reg_70),
        .O(q_i_18_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_19
       (.I0(q_reg_28),
        .I1(q_reg_i_6_0),
        .I2(q_reg_27),
        .I3(PCOut[16]),
        .I4(ALUSrcA),
        .I5(q_reg_68),
        .O(q_i_19_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__100
       (.I0(\ALUComponent/ShiftR [18]),
        .I1(ArithR[18]),
        .I2(ALUOp),
        .I3(q_i_3__18_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[18]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__101
       (.I0(\ALUComponent/ShiftR [2]),
        .I1(ArithR[2]),
        .I2(ALUOp),
        .I3(q_i_3__2_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[2]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__102
       (.I0(\ALUComponent/ShiftR [26]),
        .I1(ArithR[26]),
        .I2(ALUOp),
        .I3(q_i_3__26_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[26]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__103
       (.I0(\ALUComponent/ShiftR [10]),
        .I1(ArithR[10]),
        .I2(ALUOp),
        .I3(q_i_3__10_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[10]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__104
       (.I0(\ALUComponent/ShiftR [22]),
        .I1(ArithR[22]),
        .I2(ALUOp),
        .I3(q_i_3__22_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[22]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__105
       (.I0(\ALUComponent/ShiftR [6]),
        .I1(ArithR[6]),
        .I2(ALUOp),
        .I3(q_i_3__6_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[6]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__106
       (.I0(\ALUComponent/ShiftR [30]),
        .I1(ArithR[30]),
        .I2(ALUOp),
        .I3(q_i_3__30_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[30]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__107
       (.I0(\ALUComponent/ShiftR [14]),
        .I1(ArithR[14]),
        .I2(ALUOp),
        .I3(q_i_3__14_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[14]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__108
       (.I0(\ALUComponent/ShiftR [20]),
        .I1(ArithR[20]),
        .I2(ALUOp),
        .I3(q_i_3__20_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[20]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__109
       (.I0(\ALUComponent/ShiftR [4]),
        .I1(ArithR[4]),
        .I2(ALUOp),
        .I3(q_i_3__4_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[4]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__110
       (.I0(q_reg_48[1]),
        .I1(ArithR[28]),
        .I2(ALUOp),
        .I3(q_i_3__28_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[28]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__111
       (.I0(q_reg_48[0]),
        .I1(ArithR[12]),
        .I2(ALUOp),
        .I3(q_i_3__12_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[12]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__112
       (.I0(\ALUComponent/ShiftR [24]),
        .I1(ArithR[24]),
        .I2(ALUOp),
        .I3(q_i_3__24_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[24]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__113
       (.I0(\ALUComponent/ShiftR [8]),
        .I1(ArithR[8]),
        .I2(ALUOp),
        .I3(q_i_3__8_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[8]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__114
       (.I0(\ALUComponent/ShiftR [17]),
        .I1(ArithR[17]),
        .I2(ALUOp),
        .I3(q_i_3__17_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[17]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__115
       (.I0(\ALUComponent/ShiftR [1]),
        .I1(ArithR[1]),
        .I2(ALUOp),
        .I3(q_i_3__1_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[1]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__116
       (.I0(\ALUComponent/ShiftR [25]),
        .I1(ArithR[25]),
        .I2(ALUOp),
        .I3(q_i_3__25_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[25]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__117
       (.I0(\ALUComponent/ShiftR [9]),
        .I1(ArithR[9]),
        .I2(ALUOp),
        .I3(q_i_3__9_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[9]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__118
       (.I0(\ALUComponent/ShiftR [21]),
        .I1(ArithR[21]),
        .I2(ALUOp),
        .I3(q_i_3__21_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[21]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__119
       (.I0(\ALUComponent/ShiftR [5]),
        .I1(ArithR[5]),
        .I2(ALUOp),
        .I3(q_i_3__5_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[5]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__120
       (.I0(\ALUComponent/ShiftR [29]),
        .I1(ArithR[29]),
        .I2(ALUOp),
        .I3(q_i_3__29_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[29]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__121
       (.I0(\ALUComponent/ShiftR [13]),
        .I1(ArithR[13]),
        .I2(ALUOp),
        .I3(q_i_3__13_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[13]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__122
       (.I0(\ALUComponent/ShiftR [19]),
        .I1(ArithR[19]),
        .I2(ALUOp),
        .I3(q_i_3__19_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[19]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__123
       (.I0(\ALUComponent/ShiftR [3]),
        .I1(ArithR[3]),
        .I2(ALUOp),
        .I3(q_i_3__3_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[3]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__124
       (.I0(\ALUComponent/ShiftR [27]),
        .I1(ArithR[27]),
        .I2(ALUOp),
        .I3(q_i_3__27_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[27]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__125
       (.I0(\ALUComponent/ShiftR [11]),
        .I1(ArithR[11]),
        .I2(ALUOp),
        .I3(q_i_3__11_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[11]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__126
       (.I0(\ALUComponent/ShiftR [23]),
        .I1(ArithR[23]),
        .I2(ALUOp),
        .I3(q_i_3__23_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[23]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__127
       (.I0(\ALUComponent/ShiftR [7]),
        .I1(ArithR[7]),
        .I2(ALUOp),
        .I3(q_i_3__7_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[7]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__128
       (.I0(\ALUComponent/ShiftR [31]),
        .I1(ArithR[31]),
        .I2(ALUOp),
        .I3(q_i_3__31_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[31]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__129
       (.I0(\ALUComponent/ShiftR [15]),
        .I1(ArithR[15]),
        .I2(ALUOp),
        .I3(q_i_3__15_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[15]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_1__130
       (.I0(\ALUComponent/ShiftR [16]),
        .I1(ArithR[16]),
        .I2(ALUOp),
        .I3(q_i_3__16_n_0),
        .I4(q_reg_5[2]),
        .O(ALUResult[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__131
       (.I0(\ALUComponent/ShiftR [0]),
        .I1(ArithR[0]),
        .I2(ALUOp),
        .I3(\ALUComponent/CompR ),
        .I4(q_reg_5[2]),
        .I5(q_i_4__18_n_0),
        .O(ALUResult[0]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    q_i_1__134
       (.I0(A[0]),
        .I1(ALUSrcA),
        .I2(PCOut[0]),
        .I3(q_reg_1),
        .I4(CO),
        .I5(ld),
        .O(q_reg_41));
  LUT6 #(
    .INIT(64'hB8B80000FF000000)) 
    q_i_1__196
       (.I0(q_reg_84),
        .I1(ALUSrcA),
        .I2(PCOut[31]),
        .I3(q_reg_12),
        .I4(ld),
        .I5(CO),
        .O(q_reg_42));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    q_i_1__229
       (.I0(q_i_2__68_n_0),
        .I1(q_i_3__67_n_0),
        .I2(q_i_4__55_n_0),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I5(q_reg_152),
        .O(datIn[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    q_i_1__230
       (.I0(q_i_2__98_n_0),
        .I1(HighRegOut[2]),
        .I2(q_i_3__74_n_0),
        .I3(q_reg_153),
        .I4(q_i_4__52_n_0),
        .I5(q_i_5__38_n_0),
        .O(datIn[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    q_i_1__231
       (.I0(q_i_2__98_n_0),
        .I1(HighRegOut[3]),
        .I2(q_i_3__74_n_0),
        .I3(q_reg_154),
        .I4(q_i_2__69_n_0),
        .I5(q_i_3__68_n_0),
        .O(datIn[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    q_i_1__232
       (.I0(q_i_2__98_n_0),
        .I1(HighRegOut[4]),
        .I2(q_i_3__74_n_0),
        .I3(q_reg_155),
        .I4(q_i_2__70_n_0),
        .I5(q_i_3__69_n_0),
        .O(datIn[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    q_i_1__233
       (.I0(q_i_2__98_n_0),
        .I1(HighRegOut[5]),
        .I2(q_i_3__74_n_0),
        .I3(q_reg_156),
        .I4(q_i_2__71_n_0),
        .I5(q_i_3__70_n_0),
        .O(datIn[5]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    q_i_1__234
       (.I0(q_i_2__72_n_0),
        .I1(data0[6]),
        .I2(q_i_3__72_n_0),
        .I3(q_i_4__53_n_0),
        .I4(HighRegOut[6]),
        .I5(q_i_2__98_n_0),
        .O(datIn[6]));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    q_i_1__235
       (.I0(q_i_2__73_n_0),
        .I1(data0[7]),
        .I2(q_i_3__72_n_0),
        .I3(q_i_3__71_n_0),
        .I4(HighRegOut[7]),
        .I5(q_i_2__98_n_0),
        .O(datIn[7]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__236
       (.I0(q_i_2__74_n_0),
        .I1(q_reg_157),
        .I2(HighRegOut[8]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[8]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__237
       (.I0(q_i_2__75_n_0),
        .I1(q_reg_158),
        .I2(HighRegOut[9]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[9]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__238
       (.I0(q_i_2__76_n_0),
        .I1(q_reg_159),
        .I2(HighRegOut[10]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[10]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__239
       (.I0(q_i_2__77_n_0),
        .I1(q_reg_160),
        .I2(HighRegOut[11]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[11]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__240
       (.I0(q_i_2__78_n_0),
        .I1(q_reg_161),
        .I2(HighRegOut[12]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[12]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__241
       (.I0(q_i_2__79_n_0),
        .I1(q_reg_162),
        .I2(HighRegOut[13]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[13]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__242
       (.I0(q_i_2__80_n_0),
        .I1(q_reg_163),
        .I2(HighRegOut[14]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[14]));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    q_i_1__243
       (.I0(q_i_2__81_n_0),
        .I1(q_reg_164),
        .I2(HighRegOut[15]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(datIn[15]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__244
       (.I0(HighRegOut[16]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__82_n_0),
        .O(datIn[16]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__245
       (.I0(HighRegOut[17]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__83_n_0),
        .O(datIn[17]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__246
       (.I0(HighRegOut[18]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__84_n_0),
        .O(datIn[18]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__247
       (.I0(HighRegOut[19]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__85_n_0),
        .O(datIn[19]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__248
       (.I0(HighRegOut[20]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__86_n_0),
        .O(datIn[20]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__249
       (.I0(HighRegOut[21]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__87_n_0),
        .O(datIn[21]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__250
       (.I0(HighRegOut[22]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__88_n_0),
        .O(datIn[22]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__251
       (.I0(HighRegOut[23]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__89_n_0),
        .O(datIn[23]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__252
       (.I0(HighRegOut[24]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__90_n_0),
        .O(datIn[24]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__253
       (.I0(HighRegOut[25]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__91_n_0),
        .O(datIn[25]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__254
       (.I0(HighRegOut[26]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__92_n_0),
        .O(datIn[26]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__255
       (.I0(HighRegOut[27]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__93_n_0),
        .O(datIn[27]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__256
       (.I0(HighRegOut[28]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__94_n_0),
        .O(datIn[28]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__257
       (.I0(HighRegOut[29]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__95_n_0),
        .O(datIn[29]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__258
       (.I0(HighRegOut[30]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__96_n_0),
        .O(datIn[30]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    q_i_1__259
       (.I0(HighRegOut[31]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I2(MemtoReg),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(q_i_2__97_n_0),
        .O(datIn[31]));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_20
       (.I0(q_reg_i_6_3),
        .I1(q_reg_34),
        .I2(q_reg_33),
        .I3(q_reg_74),
        .I4(ALUSrcA),
        .I5(PCOut[22]),
        .O(q_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_21
       (.I0(q_reg_i_6_2),
        .I1(q_reg_32),
        .I2(q_reg_31),
        .I3(q_reg_72),
        .I4(ALUSrcA),
        .I5(PCOut[20]),
        .O(q_i_21_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_22
       (.I0(q_reg_i_6_1),
        .I1(q_reg_30),
        .I2(q_reg_29),
        .I3(q_reg_70),
        .I4(ALUSrcA),
        .I5(PCOut[18]),
        .O(q_i_22_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_23
       (.I0(q_reg_i_6_0),
        .I1(q_reg_28),
        .I2(q_reg_27),
        .I3(q_reg_68),
        .I4(ALUSrcA),
        .I5(PCOut[16]),
        .O(q_i_23_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_25
       (.I0(q_reg_26),
        .I1(q_reg_i_15_3),
        .I2(q_reg_25),
        .I3(PCOut[14]),
        .I4(ALUSrcA),
        .I5(q_reg_66),
        .O(q_i_25_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_26
       (.I0(q_reg_24),
        .I1(q_reg_i_15_2),
        .I2(q_reg_23),
        .I3(PCOut[12]),
        .I4(ALUSrcA),
        .I5(q_reg_64),
        .O(q_i_26_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_27
       (.I0(q_reg_22),
        .I1(q_reg_i_15_1),
        .I2(q_reg_21),
        .I3(PCOut[10]),
        .I4(ALUSrcA),
        .I5(q_reg_62),
        .O(q_i_27_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_28
       (.I0(q_reg_20),
        .I1(q_reg_i_15_0),
        .I2(q_reg_19),
        .I3(PCOut[8]),
        .I4(ALUSrcA),
        .I5(q_reg_60),
        .O(q_i_28_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_29
       (.I0(q_reg_i_15_3),
        .I1(q_reg_26),
        .I2(q_reg_25),
        .I3(q_reg_66),
        .I4(ALUSrcA),
        .I5(PCOut[14]),
        .O(q_i_29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__1
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [18]),
        .I2(q_reg_5[1]),
        .I3(q_reg_50),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [18]),
        .O(\ALUComponent/ShiftR [18]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__10
       (.I0(\ALUComponent/R_3 [20]),
        .I1(\ALUComponent/R_3 [4]),
        .I2(q_reg_5[1]),
        .I3(q_reg_52),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__13
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [24]),
        .I2(q_reg_5[1]),
        .I3(q_reg_51),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [24]),
        .O(\ALUComponent/ShiftR [24]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__14
       (.I0(\ALUComponent/R_3 [24]),
        .I1(\ALUComponent/R_3 [8]),
        .I2(q_reg_5[1]),
        .I3(q_reg_51),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__15
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [17]),
        .I2(q_reg_5[1]),
        .I3(q_reg_53),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [17]),
        .O(\ALUComponent/ShiftR [17]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__16
       (.I0(\ALUComponent/R_3 [17]),
        .I1(\ALUComponent/R_3 [1]),
        .I2(q_reg_5[1]),
        .I3(q_reg_53),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__17
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [25]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [9]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [25]),
        .O(\ALUComponent/ShiftR [25]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__18
       (.I0(\ALUComponent/R_3 [25]),
        .I1(\ALUComponent/R_3 [9]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [9]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__19
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [21]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[5]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [21]),
        .O(\ALUComponent/ShiftR [21]));
  LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
    q_i_2__2
       (.I0(\ALUComponent/R_3 [18]),
        .I1(\ALUComponent/R_3 [2]),
        .I2(q_reg_5[1]),
        .I3(SHAMT[3]),
        .I4(q_i_7__71_n_0),
        .I5(SHAMT[4]),
        .O(\ALUComponent/ShiftR [2]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__20
       (.I0(\ALUComponent/R_3 [21]),
        .I1(\ALUComponent/R_3 [5]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[5]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__21
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [29]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [13]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [29]),
        .O(\ALUComponent/ShiftR [29]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__22
       (.I0(\ALUComponent/R_3 [29]),
        .I1(\ALUComponent/R_3 [13]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [13]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__23
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [19]),
        .I2(q_reg_5[1]),
        .I3(q_reg_54),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [19]),
        .O(\ALUComponent/ShiftR [19]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__24
       (.I0(\ALUComponent/R_3 [19]),
        .I1(\ALUComponent/R_3 [3]),
        .I2(q_reg_5[1]),
        .I3(q_reg_54),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__25
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [27]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [11]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [27]),
        .O(\ALUComponent/ShiftR [27]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__26
       (.I0(\ALUComponent/R_3 [27]),
        .I1(\ALUComponent/R_3 [11]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [11]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__27
       (.I0(q_reg_6),
        .I1(q_reg_49[1]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[7]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [23]),
        .O(\ALUComponent/ShiftR [23]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__28
       (.I0(q_reg_49[1]),
        .I1(\ALUComponent/R_3 [7]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[7]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__29
       (.I0(q_reg_6),
        .I1(q_reg_49[2]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [15]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [31]),
        .O(\ALUComponent/ShiftR [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__3
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [26]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [10]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [26]),
        .O(\ALUComponent/ShiftR [26]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__30
       (.I0(q_reg_49[2]),
        .I1(\ALUComponent/R_3 [15]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [15]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__31
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [16]),
        .I2(q_reg_5[1]),
        .I3(q_reg_56),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [16]),
        .O(\ALUComponent/ShiftR [16]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__32
       (.I0(\ALUComponent/R_3 [16]),
        .I1(\ALUComponent/R_3 [0]),
        .I2(q_reg_5[1]),
        .I3(q_reg_56),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    q_i_2__36
       (.I0(q_reg_55),
        .I1(ALUSrcB[2]),
        .I2(ALUSrcB[1]),
        .I3(ALUSrcB[0]),
        .I4(q_i_3__65_n_0),
        .O(q_reg_12));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__37
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_143),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_144),
        .I4(q_reg_86),
        .I5(q_i_6__74_n_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__38
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_145),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_146),
        .I4(q_reg_87),
        .I5(q_i_6__74_n_0),
        .O(q_reg_15));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__39
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_147),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_143),
        .I4(q_reg_88),
        .I5(q_i_6__74_n_0),
        .O(q_reg_16));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__4
       (.I0(\ALUComponent/R_3 [26]),
        .I1(\ALUComponent/R_3 [10]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [10]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__40
       (.I0(q_i_4__51_n_0),
        .I1(p_1_in[0]),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_145),
        .I4(q_reg_89),
        .I5(q_i_6__74_n_0),
        .O(q_reg_17));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__41
       (.I0(q_i_4__51_n_0),
        .I1(p_1_in[1]),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_147),
        .I4(q_reg_90),
        .I5(q_i_6__74_n_0),
        .O(q_reg_18));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__42
       (.I0(q_i_4__51_n_0),
        .I1(p_1_in[2]),
        .I2(q_i_5__36_n_0),
        .I3(p_1_in[0]),
        .I4(q_reg_91),
        .I5(q_i_6__74_n_0),
        .O(q_reg_19));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__43
       (.I0(q_i_4__51_n_0),
        .I1(p_1_in[3]),
        .I2(q_i_5__36_n_0),
        .I3(p_1_in[1]),
        .I4(q_reg_92),
        .I5(q_i_6__74_n_0),
        .O(q_reg_20));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__44
       (.I0(q_i_4__51_n_0),
        .I1(p_1_in[4]),
        .I2(q_i_5__36_n_0),
        .I3(p_1_in[2]),
        .I4(q_reg_93),
        .I5(q_i_6__74_n_0),
        .O(q_reg_21));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__45
       (.I0(q_i_5__36_n_0),
        .I1(p_1_in[3]),
        .I2(q_i_4__51_n_0),
        .I3(q_reg_148),
        .I4(q_reg_94),
        .I5(q_i_6__74_n_0),
        .O(q_reg_22));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__46
       (.I0(q_i_5__36_n_0),
        .I1(p_1_in[4]),
        .I2(q_i_4__51_n_0),
        .I3(q_reg_149),
        .I4(q_reg_95),
        .I5(q_i_6__74_n_0),
        .O(q_reg_23));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__47
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_142),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_148),
        .I4(q_reg_96),
        .I5(q_i_6__74_n_0),
        .O(q_reg_24));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__48
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_150),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_149),
        .I4(q_reg_97),
        .I5(q_i_6__74_n_0),
        .O(q_reg_25));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__49
       (.I0(q_i_4__51_n_0),
        .I1(q_reg_141),
        .I2(q_i_5__36_n_0),
        .I3(q_reg_142),
        .I4(q_reg_98),
        .I5(q_i_6__74_n_0),
        .O(q_reg_26));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__5
       (.I0(q_reg_6),
        .I1(q_reg_49[0]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[6]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [22]),
        .O(\ALUComponent/ShiftR [22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    q_i_2__50
       (.I0(MemoryDataOut[2]),
        .I1(q_i_6__74_n_0),
        .I2(q_i_4__49_n_0),
        .I3(q_reg_151),
        .I4(q_i_5__35_n_0),
        .O(q_reg_27));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    q_i_2__51
       (.I0(q_i_4__35_n_0),
        .I1(q_i_6__74_n_0),
        .I2(MemoryDataOut[3]),
        .I3(q_reg_144),
        .I4(q_i_4__49_n_0),
        .O(q_reg_28));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__52
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[4]),
        .I4(q_i_4__36_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_29));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__53
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[5]),
        .I4(q_i_4__37_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_30));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__54
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[6]),
        .I4(q_i_4__38_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_31));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__55
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[7]),
        .I4(q_i_4__39_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_32));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__56
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[8]),
        .I4(q_i_4__40_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_33));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__57
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[9]),
        .I4(q_i_4__41_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_34));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__58
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[10]),
        .I4(q_i_4__42_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_35));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__59
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[11]),
        .I4(q_i_4__43_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_36));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__6
       (.I0(q_reg_49[0]),
        .I1(\ALUComponent/R_3 [6]),
        .I2(q_reg_5[1]),
        .I3(\PCIn_reg[6]_i_7_n_0 ),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__60
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[12]),
        .I4(q_i_4__44_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_37));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__61
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[13]),
        .I4(q_i_4__45_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_38));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__62
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[14]),
        .I4(q_i_4__46_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_39));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__63
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[15]),
        .I4(q_i_4__47_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_14));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    q_i_2__64
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[16]),
        .I4(q_i_4__48_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    q_i_2__65
       (.I0(q_i_4__50_n_0),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(q_reg_85),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hCCCCCCCC000A0C0A)) 
    q_i_2__66
       (.I0(MemoryDataOut[1]),
        .I1(q_reg_144),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
    q_i_2__67
       (.I0(q_i_7__70_n_0),
        .I1(q_i_8__71_n_0),
        .I2(q_i_9__72_n_0),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I4(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I5(q),
        .O(datIn[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__68
       (.I0(q_i_5__37_n_0),
        .I1(ALUOut[1]),
        .I2(q_i_11__71_n_0),
        .I3(data0[9]),
        .I4(data1[9]),
        .I5(q_i_12__67_n_0),
        .O(q_i_2__68_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__69
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[1]),
        .I2(q_i_11__71_n_0),
        .I3(data0[11]),
        .I4(data0[3]),
        .I5(q_i_3__72_n_0),
        .O(q_i_2__69_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__7
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [30]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [14]),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [30]),
        .O(\ALUComponent/ShiftR [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__70
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[2]),
        .I2(q_i_11__71_n_0),
        .I3(data0[12]),
        .I4(data0[4]),
        .I5(q_i_3__72_n_0),
        .O(q_i_2__70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__71
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[3]),
        .I2(q_i_11__71_n_0),
        .I3(data0[13]),
        .I4(data0[5]),
        .I5(q_i_3__72_n_0),
        .O(q_i_2__71_n_0));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    q_i_2__72
       (.I0(data0[14]),
        .I1(q_i_11__71_n_0),
        .I2(p_1_in__0[4]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__72_n_0));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    q_i_2__73
       (.I0(data0[15]),
        .I1(q_i_11__71_n_0),
        .I2(p_1_in__0[5]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__73_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__74
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[6]),
        .I2(q_i_3__73_n_0),
        .I3(data1[8]),
        .I4(data0[8]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__74_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__75
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[7]),
        .I2(q_i_3__73_n_0),
        .I3(data1[9]),
        .I4(data0[9]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__75_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__76
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[8]),
        .I2(q_i_3__73_n_0),
        .I3(data1[10]),
        .I4(data0[10]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__76_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__77
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[9]),
        .I2(q_i_3__73_n_0),
        .I3(data1[11]),
        .I4(data0[11]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__77_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__78
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[10]),
        .I2(q_i_3__73_n_0),
        .I3(data1[12]),
        .I4(data0[12]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__78_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__79
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[11]),
        .I2(q_i_3__73_n_0),
        .I3(data1[13]),
        .I4(data0[13]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__79_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__8
       (.I0(\ALUComponent/R_3 [30]),
        .I1(\ALUComponent/R_3 [14]),
        .I2(q_reg_5[1]),
        .I3(\ALUComponent/L_3 [14]),
        .I4(SHAMT[4]),
        .O(\ALUComponent/ShiftR [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__80
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[12]),
        .I2(q_i_3__73_n_0),
        .I3(data1[14]),
        .I4(data0[14]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__80_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_2__81
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[13]),
        .I2(q_i_3__73_n_0),
        .I3(data1[15]),
        .I4(data0[15]),
        .I5(q_i_4__54_n_0),
        .O(q_i_2__81_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__82
       (.I0(p_1_in__0[14]),
        .I1(data1[0]),
        .I2(q_reg_165),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__82_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__83
       (.I0(p_1_in__0[15]),
        .I1(data1[1]),
        .I2(q_reg_166),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__83_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__84
       (.I0(p_1_in__0[16]),
        .I1(data1[2]),
        .I2(q_reg_167),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__84_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__85
       (.I0(p_1_in__0[17]),
        .I1(data1[3]),
        .I2(q_reg_168),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__85_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__86
       (.I0(p_1_in__0[18]),
        .I1(data1[4]),
        .I2(q_reg_169),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__86_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__87
       (.I0(p_1_in__0[19]),
        .I1(data1[5]),
        .I2(q_reg_170),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__87_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__88
       (.I0(p_1_in__0[20]),
        .I1(data1[6]),
        .I2(q_reg_171),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__88_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__89
       (.I0(p_1_in__0[21]),
        .I1(data1[7]),
        .I2(q_reg_172),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__89_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_2__9
       (.I0(q_reg_6),
        .I1(\ALUComponent/R_3 [20]),
        .I2(q_reg_5[1]),
        .I3(q_reg_52),
        .I4(SHAMT[4]),
        .I5(\ALUComponent/L_3 [20]),
        .O(\ALUComponent/ShiftR [20]));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__90
       (.I0(p_1_in__0[22]),
        .I1(data1[8]),
        .I2(q_reg_173),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__90_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__91
       (.I0(p_1_in__0[23]),
        .I1(data1[9]),
        .I2(q_reg_174),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__91_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__92
       (.I0(p_1_in__0[24]),
        .I1(data1[10]),
        .I2(q_reg_175),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__92_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__93
       (.I0(p_1_in__0[25]),
        .I1(data1[11]),
        .I2(q_reg_176),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__93_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__94
       (.I0(p_1_in__0[26]),
        .I1(data1[12]),
        .I2(q_reg_177),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__94_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__95
       (.I0(p_1_in__0[27]),
        .I1(data1[13]),
        .I2(q_reg_178),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__95_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__96
       (.I0(p_1_in__0[28]),
        .I1(data1[14]),
        .I2(q_reg_179),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__96_n_0));
  LUT6 #(
    .INIT(64'h000000F000CC00AA)) 
    q_i_2__97
       (.I0(p_1_in__0[29]),
        .I1(data1[15]),
        .I2(q_reg_180),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    q_i_2__98
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(MemtoReg),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_2__98_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_30
       (.I0(q_reg_i_15_2),
        .I1(q_reg_24),
        .I2(q_reg_23),
        .I3(q_reg_64),
        .I4(ALUSrcA),
        .I5(PCOut[12]),
        .O(q_i_30_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_31
       (.I0(q_reg_i_15_1),
        .I1(q_reg_22),
        .I2(q_reg_21),
        .I3(q_reg_62),
        .I4(ALUSrcA),
        .I5(PCOut[10]),
        .O(q_i_31_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_32
       (.I0(q_reg_i_15_0),
        .I1(q_reg_20),
        .I2(q_reg_19),
        .I3(q_reg_60),
        .I4(ALUSrcA),
        .I5(PCOut[8]),
        .O(q_i_32_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_33
       (.I0(q_reg_18),
        .I1(q_reg_i_24_3),
        .I2(q_reg_17),
        .I3(PCOut[6]),
        .I4(ALUSrcA),
        .I5(q_reg_58),
        .O(q_i_33_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_34
       (.I0(q_reg_16),
        .I1(q_reg_i_24_2),
        .I2(q_reg_15),
        .I3(PCOut[4]),
        .I4(ALUSrcA),
        .I5(A[4]),
        .O(q_i_34_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_35
       (.I0(q_reg_2),
        .I1(q_reg_i_24_1),
        .I2(q_reg_3),
        .I3(PCOut[2]),
        .I4(ALUSrcA),
        .I5(A[2]),
        .O(q_i_35_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_36
       (.I0(q_reg_0),
        .I1(q_reg_i_24_0),
        .I2(q_reg_1),
        .I3(PCOut[0]),
        .I4(ALUSrcA),
        .I5(A[0]),
        .O(q_i_36_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_37
       (.I0(q_reg_i_24_3),
        .I1(q_reg_18),
        .I2(q_reg_17),
        .I3(q_reg_58),
        .I4(ALUSrcA),
        .I5(PCOut[6]),
        .O(q_i_37_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_38
       (.I0(q_reg_i_24_2),
        .I1(q_reg_16),
        .I2(q_reg_15),
        .I3(A[4]),
        .I4(ALUSrcA),
        .I5(PCOut[4]),
        .O(q_i_38_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_39
       (.I0(q_reg_i_24_1),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(A[2]),
        .I4(ALUSrcA),
        .I5(PCOut[2]),
        .O(q_i_39_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__1
       (.I0(q_reg_0),
        .I1(A[1]),
        .I2(ALUSrcA),
        .I3(PCOut[1]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__10
       (.I0(q_reg_21),
        .I1(q_reg_62),
        .I2(ALUSrcA),
        .I3(PCOut[10]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__10_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__11
       (.I0(q_reg_22),
        .I1(q_reg_63),
        .I2(ALUSrcA),
        .I3(PCOut[11]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__11_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__12
       (.I0(q_reg_23),
        .I1(q_reg_64),
        .I2(ALUSrcA),
        .I3(PCOut[12]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__13
       (.I0(q_reg_24),
        .I1(q_reg_65),
        .I2(ALUSrcA),
        .I3(PCOut[13]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__14
       (.I0(q_reg_25),
        .I1(q_reg_66),
        .I2(ALUSrcA),
        .I3(PCOut[14]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__14_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__15
       (.I0(q_reg_26),
        .I1(q_reg_67),
        .I2(ALUSrcA),
        .I3(PCOut[15]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__15_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__16
       (.I0(q_reg_27),
        .I1(q_reg_68),
        .I2(ALUSrcA),
        .I3(PCOut[16]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__16_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__17
       (.I0(q_reg_28),
        .I1(q_reg_69),
        .I2(ALUSrcA),
        .I3(PCOut[17]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__17_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__18
       (.I0(q_reg_29),
        .I1(q_reg_70),
        .I2(ALUSrcA),
        .I3(PCOut[18]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__18_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__19
       (.I0(q_reg_30),
        .I1(q_reg_71),
        .I2(ALUSrcA),
        .I3(PCOut[19]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__19_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__2
       (.I0(q_reg_3),
        .I1(A[2]),
        .I2(ALUSrcA),
        .I3(PCOut[2]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__20
       (.I0(q_reg_31),
        .I1(q_reg_72),
        .I2(ALUSrcA),
        .I3(PCOut[20]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__20_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__21
       (.I0(q_reg_32),
        .I1(q_reg_73),
        .I2(ALUSrcA),
        .I3(PCOut[21]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__21_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__22
       (.I0(q_reg_33),
        .I1(q_reg_74),
        .I2(ALUSrcA),
        .I3(PCOut[22]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__22_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__23
       (.I0(q_reg_34),
        .I1(q_reg_75),
        .I2(ALUSrcA),
        .I3(PCOut[23]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__23_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__24
       (.I0(q_reg_35),
        .I1(q_reg_76),
        .I2(ALUSrcA),
        .I3(PCOut[24]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__24_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__25
       (.I0(q_reg_36),
        .I1(q_reg_77),
        .I2(ALUSrcA),
        .I3(PCOut[25]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__25_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__26
       (.I0(q_reg_37),
        .I1(q_reg_78),
        .I2(ALUSrcA),
        .I3(PCOut[26]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__26_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__27
       (.I0(q_reg_38),
        .I1(q_reg_79),
        .I2(ALUSrcA),
        .I3(PCOut[27]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__27_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__28
       (.I0(q_reg_39),
        .I1(q_reg_80),
        .I2(ALUSrcA),
        .I3(PCOut[28]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__28_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__29
       (.I0(q_reg_14),
        .I1(q_reg_81),
        .I2(ALUSrcA),
        .I3(PCOut[29]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__29_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__3
       (.I0(q_reg_2),
        .I1(A[3]),
        .I2(ALUSrcA),
        .I3(PCOut[3]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__3_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__30
       (.I0(q_reg_13),
        .I1(q_reg_82),
        .I2(ALUSrcA),
        .I3(PCOut[30]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__30_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__31
       (.I0(q_reg_12),
        .I1(q_reg_84),
        .I2(ALUSrcA),
        .I3(PCOut[31]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__31_n_0));
  LUT6 #(
    .INIT(64'h2A2A202A202A2020)) 
    q_i_3__32
       (.I0(q_reg_5[1]),
        .I1(\ALUComponent/CO ),
        .I2(q_reg_5[0]),
        .I3(q_reg_12),
        .I4(q_reg_83),
        .I5(ArithR[31]),
        .O(\ALUComponent/CompR ));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__4
       (.I0(q_reg_15),
        .I1(A[4]),
        .I2(ALUSrcA),
        .I3(PCOut[4]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__5
       (.I0(q_reg_16),
        .I1(q_reg_57),
        .I2(ALUSrcA),
        .I3(PCOut[5]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__6
       (.I0(q_reg_17),
        .I1(q_reg_58),
        .I2(ALUSrcA),
        .I3(PCOut[6]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h0000CA000000AA00)) 
    q_i_3__65
       (.I0(q_reg_141),
        .I1(q_reg_142),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_3__65_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCC000A0C0A)) 
    q_i_3__66
       (.I0(MemoryDataOut[0]),
        .I1(q_reg_151),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(UpperImm),
        .I5(ALUSrcB[2]),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_3__67
       (.I0(q_reg_181),
        .I1(data1[1]),
        .I2(q_i_14__1_n_0),
        .I3(q_reg_183),
        .I4(HighRegOut[1]),
        .I5(q_i_2__98_n_0),
        .O(q_i_3__67_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_3__68
       (.I0(q_i_12__67_n_0),
        .I1(data1[11]),
        .I2(q_reg_181),
        .I3(data1[3]),
        .I4(q_reg_185),
        .I5(q_i_14__1_n_0),
        .O(q_i_3__68_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_3__69
       (.I0(q_i_12__67_n_0),
        .I1(data1[12]),
        .I2(q_reg_181),
        .I3(data1[4]),
        .I4(q_reg_186),
        .I5(q_i_14__1_n_0),
        .O(q_i_3__69_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__7
       (.I0(q_reg_18),
        .I1(q_reg_59),
        .I2(ALUSrcA),
        .I3(PCOut[7]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_3__70
       (.I0(q_i_12__67_n_0),
        .I1(data1[13]),
        .I2(q_reg_181),
        .I3(data1[5]),
        .I4(q_reg_187),
        .I5(q_i_14__1_n_0),
        .O(q_i_3__70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_3__71
       (.I0(q_i_12__67_n_0),
        .I1(data1[15]),
        .I2(q_reg_181),
        .I3(data1[7]),
        .I4(q_reg_189),
        .I5(q_i_14__1_n_0),
        .O(q_i_3__71_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h01333100)) 
    q_i_3__72
       (.I0(ALUOut[1]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I2(ALUOut[0]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .O(q_i_3__72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    q_i_3__73
       (.I0(ALUOut[0]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I3(ALUOut[1]),
        .I4(MemtoReg),
        .O(q_i_3__73_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_i_3__74
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_3__74_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__8
       (.I0(q_reg_19),
        .I1(q_reg_60),
        .I2(ALUSrcA),
        .I3(PCOut[8]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__8_n_0));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_3__9
       (.I0(q_reg_20),
        .I1(q_reg_61),
        .I2(ALUSrcA),
        .I3(PCOut[9]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h9009909090090909)) 
    q_i_40
       (.I0(q_reg_i_24_0),
        .I1(q_reg_0),
        .I2(q_reg_1),
        .I3(A[0]),
        .I4(ALUSrcA),
        .I5(PCOut[0]),
        .O(q_i_40_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__10
       (.I0(q_reg_6),
        .I1(SHAMT[3]),
        .I2(q_reg_10[7]),
        .I3(SHAMT[2]),
        .I4(q_reg_10[3]),
        .O(\ALUComponent/R_3 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__11
       (.I0(q_reg_6),
        .I1(q_reg_10[7]),
        .I2(SHAMT[3]),
        .I3(q_reg_10[3]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [21]),
        .O(\ALUComponent/R_3 [21]));
  LUT6 #(
    .INIT(64'hCDCCCDDDC8CCC888)) 
    q_i_4__12
       (.I0(SHAMT[3]),
        .I1(q_reg_6),
        .I2(A[2]),
        .I3(SHAMTSel),
        .I4(p_1_in[2]),
        .I5(q_reg_10[7]),
        .O(\ALUComponent/R_3 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__13
       (.I0(q_reg_10[9]),
        .I1(q_reg_10[5]),
        .I2(SHAMT[3]),
        .I3(q_reg_10[1]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [19]),
        .O(\ALUComponent/R_3 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__14
       (.I0(q_reg_6),
        .I1(SHAMT[3]),
        .I2(q_reg_10[9]),
        .I3(SHAMT[2]),
        .I4(q_reg_10[5]),
        .O(\ALUComponent/R_3 [27]));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    q_i_4__17
       (.I0(q_reg_5[0]),
        .I1(q_i_3__65_n_0),
        .I2(ALUSrcB[0]),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(q_reg_55),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'h1015656AEFEA8A80)) 
    q_i_4__18
       (.I0(q_reg_1),
        .I1(A[0]),
        .I2(ALUSrcA),
        .I3(PCOut[0]),
        .I4(q_reg_5[0]),
        .I5(q_reg_5[1]),
        .O(q_i_4__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__19
       (.I0(\ALUComponent/L_1 [5]),
        .I1(\ALUComponent/L_1 [9]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [13]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [17]),
        .O(\ALUComponent/L_3 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__2
       (.I0(q_reg_10[8]),
        .I1(q_reg_10[4]),
        .I2(SHAMT[3]),
        .I3(q_reg_10[0]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [18]),
        .O(\ALUComponent/R_3 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__20
       (.I0(\ALUComponent/L_1 [6]),
        .I1(\ALUComponent/L_1 [10]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [14]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [18]),
        .O(\ALUComponent/L_3 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__21
       (.I0(\ALUComponent/L_1 [7]),
        .I1(\ALUComponent/L_1 [11]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [15]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [19]),
        .O(\ALUComponent/L_3 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__22
       (.I0(q_reg[3]),
        .I1(q_reg[4]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [16]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [20]),
        .O(\ALUComponent/L_3 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__23
       (.I0(\ALUComponent/L_1 [9]),
        .I1(\ALUComponent/L_1 [13]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [17]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [21]),
        .O(\ALUComponent/L_3 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__24
       (.I0(\ALUComponent/L_1 [10]),
        .I1(\ALUComponent/L_1 [14]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [18]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [22]),
        .O(\ALUComponent/L_3 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__25
       (.I0(\ALUComponent/L_1 [11]),
        .I1(\ALUComponent/L_1 [15]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [19]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [23]),
        .O(\ALUComponent/L_3 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__26
       (.I0(q_reg[4]),
        .I1(\ALUComponent/L_1 [16]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [20]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [24]),
        .O(\ALUComponent/L_3 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__27
       (.I0(\ALUComponent/L_1 [13]),
        .I1(\ALUComponent/L_1 [17]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [21]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [25]),
        .O(\ALUComponent/L_3 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__28
       (.I0(\ALUComponent/L_1 [14]),
        .I1(\ALUComponent/L_1 [18]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [22]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [26]),
        .O(\ALUComponent/L_3 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__29
       (.I0(\ALUComponent/L_1 [15]),
        .I1(\ALUComponent/L_1 [19]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [23]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [27]),
        .O(\ALUComponent/L_3 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__3
       (.I0(q_reg_6),
        .I1(SHAMT[3]),
        .I2(q_reg_10[8]),
        .I3(SHAMT[2]),
        .I4(q_reg_10[4]),
        .O(\ALUComponent/R_3 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__30
       (.I0(\ALUComponent/L_1 [16]),
        .I1(\ALUComponent/L_1 [20]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [24]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [28]),
        .O(q_reg_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__31
       (.I0(\ALUComponent/L_1 [17]),
        .I1(\ALUComponent/L_1 [21]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [25]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [29]),
        .O(\ALUComponent/L_3 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__32
       (.I0(\ALUComponent/L_1 [18]),
        .I1(\ALUComponent/L_1 [22]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [26]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [30]),
        .O(\ALUComponent/L_3 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__33
       (.I0(\ALUComponent/L_1 [19]),
        .I1(\ALUComponent/L_1 [23]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/L_1 [27]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [31]),
        .O(\ALUComponent/L_3 [31]));
  LUT4 #(
    .INIT(16'h0400)) 
    q_i_4__35
       (.I0(UpperImm),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(q_reg_141),
        .O(q_i_4__35_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__36
       (.I0(q_reg_151),
        .I1(q_reg_146),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__36_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__37
       (.I0(q_reg_144),
        .I1(q_reg_143),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__37_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__38
       (.I0(q_reg_146),
        .I1(q_reg_145),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__38_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__39
       (.I0(q_reg_143),
        .I1(q_reg_147),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__39_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__40
       (.I0(q_reg_145),
        .I1(p_1_in[0]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__40_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__41
       (.I0(q_reg_147),
        .I1(p_1_in[1]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__41_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__42
       (.I0(p_1_in[0]),
        .I1(p_1_in[2]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__42_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__43
       (.I0(p_1_in[1]),
        .I1(p_1_in[3]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__43_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__44
       (.I0(p_1_in[2]),
        .I1(p_1_in[4]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__44_n_0));
  LUT6 #(
    .INIT(64'h0000C0000000A000)) 
    q_i_4__45
       (.I0(q_reg_148),
        .I1(p_1_in[3]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__45_n_0));
  LUT6 #(
    .INIT(64'h0000C0000000A000)) 
    q_i_4__46
       (.I0(q_reg_149),
        .I1(p_1_in[4]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__46_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__47
       (.I0(q_reg_148),
        .I1(q_reg_142),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__47_n_0));
  LUT6 #(
    .INIT(64'h0000A0000000C000)) 
    q_i_4__48
       (.I0(q_reg_149),
        .I1(q_reg_150),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(ALUSrcB[0]),
        .O(q_i_4__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    q_i_4__49
       (.I0(UpperImm),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(ALUSrcB[0]),
        .O(q_i_4__49_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    q_i_4__5
       (.I0(q_reg_6),
        .I1(A[3]),
        .I2(SHAMTSel),
        .I3(p_1_in[3]),
        .I4(q_i_2__7_0[1]),
        .O(\ALUComponent/R_3 [30]));
  LUT6 #(
    .INIT(64'hAFABEEEE04004444)) 
    q_i_4__50
       (.I0(ALUSrcB[2]),
        .I1(ALUSrcB[0]),
        .I2(UpperImm),
        .I3(q_reg_151),
        .I4(ALUSrcB[1]),
        .I5(q_reg_146),
        .O(q_i_4__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF04)) 
    q_i_4__51
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(UpperImm),
        .I3(ALUSrcB[2]),
        .O(q_i_4__51_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_4__52
       (.I0(q_i_5__37_n_0),
        .I1(p_1_in__0[0]),
        .I2(q_i_11__71_n_0),
        .I3(data0[10]),
        .I4(data0[2]),
        .I5(q_i_3__72_n_0),
        .O(q_i_4__52_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_4__53
       (.I0(q_i_12__67_n_0),
        .I1(data1[14]),
        .I2(q_reg_181),
        .I3(data1[6]),
        .I4(q_reg_188),
        .I5(q_i_14__1_n_0),
        .O(q_i_4__53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00333100)) 
    q_i_4__54
       (.I0(ALUOut[1]),
        .I1(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .I2(ALUOut[0]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .O(q_i_4__54_n_0));
  LUT6 #(
    .INIT(64'h0000000057CA0000)) 
    q_i_4__55
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(ALUOut[0]),
        .I2(ALUOut[1]),
        .I3(MemtoReg),
        .I4(data0[1]),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_4__55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__6
       (.I0(q_reg_6),
        .I1(q_reg_10[6]),
        .I2(SHAMT[3]),
        .I3(q_reg_10[2]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [20]),
        .O(\ALUComponent/R_3 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__8
       (.I0(q_reg_6),
        .I1(SHAMT[3]),
        .I2(q_reg_10[6]),
        .I3(SHAMT[2]),
        .I4(q_reg_10[2]),
        .O(\ALUComponent/R_3 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_4__9
       (.I0(q_reg_10[7]),
        .I1(q_reg_10[3]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [21]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [17]),
        .O(\ALUComponent/R_3 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__10
       (.I0(q_reg_32),
        .I1(q_reg_33),
        .I2(SHAMT[1]),
        .I3(q_reg_34),
        .I4(SHAMT[0]),
        .I5(q_reg_35),
        .O(\ALUComponent/L_1 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__11
       (.I0(q_reg_33),
        .I1(q_reg_34),
        .I2(SHAMT[1]),
        .I3(q_reg_35),
        .I4(SHAMT[0]),
        .I5(q_reg_36),
        .O(\ALUComponent/L_1 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__12
       (.I0(q_reg_34),
        .I1(q_reg_35),
        .I2(SHAMT[1]),
        .I3(q_reg_36),
        .I4(SHAMT[0]),
        .I5(q_reg_37),
        .O(\ALUComponent/L_1 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__13
       (.I0(q_reg_35),
        .I1(q_reg_36),
        .I2(SHAMT[1]),
        .I3(q_reg_37),
        .I4(SHAMT[0]),
        .I5(q_reg_38),
        .O(\ALUComponent/L_1 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__14
       (.I0(q_reg_36),
        .I1(q_reg_37),
        .I2(SHAMT[1]),
        .I3(q_reg_38),
        .I4(SHAMT[0]),
        .I5(q_reg_39),
        .O(\ALUComponent/L_1 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__15
       (.I0(q_reg_37),
        .I1(q_reg_38),
        .I2(SHAMT[1]),
        .I3(q_reg_39),
        .I4(SHAMT[0]),
        .I5(q_reg_14),
        .O(\ALUComponent/L_1 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__16
       (.I0(q_reg_38),
        .I1(q_reg_39),
        .I2(SHAMT[1]),
        .I3(q_reg_14),
        .I4(SHAMT[0]),
        .I5(q_reg_13),
        .O(\ALUComponent/L_1 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__17
       (.I0(q_reg_39),
        .I1(q_reg_14),
        .I2(SHAMT[1]),
        .I3(q_reg_13),
        .I4(SHAMT[0]),
        .I5(q_reg_12),
        .O(\ALUComponent/L_1 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__18
       (.I0(\ALUComponent/R_1 [13]),
        .I1(\ALUComponent/R_1 [9]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [5]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [1]),
        .O(\ALUComponent/R_3 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__19
       (.I0(\ALUComponent/R_1 [14]),
        .I1(\ALUComponent/R_1 [10]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [6]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [2]),
        .O(\ALUComponent/R_3 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__2
       (.I0(q_reg[2]),
        .I1(q_reg[3]),
        .I2(SHAMT[3]),
        .I3(q_reg[4]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/L_1 [16]),
        .O(\ALUComponent/L_3 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__20
       (.I0(\ALUComponent/R_1 [15]),
        .I1(\ALUComponent/R_1 [11]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [7]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [3]),
        .O(\ALUComponent/R_3 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__21
       (.I0(\ALUComponent/R_1 [16]),
        .I1(\ALUComponent/R_1 [12]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [8]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [4]),
        .O(\ALUComponent/R_3 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__22
       (.I0(\ALUComponent/R_1 [17]),
        .I1(\ALUComponent/R_1 [13]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [9]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [5]),
        .O(\ALUComponent/R_3 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__23
       (.I0(\ALUComponent/R_1 [18]),
        .I1(\ALUComponent/R_1 [14]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [10]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [6]),
        .O(\ALUComponent/R_3 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__24
       (.I0(\ALUComponent/R_1 [19]),
        .I1(\ALUComponent/R_1 [15]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [11]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [7]),
        .O(\ALUComponent/R_3 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__25
       (.I0(\ALUComponent/R_1 [20]),
        .I1(\ALUComponent/R_1 [16]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [12]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [8]),
        .O(\ALUComponent/R_3 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__26
       (.I0(\ALUComponent/R_1 [21]),
        .I1(\ALUComponent/R_1 [17]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [13]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [9]),
        .O(\ALUComponent/R_3 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__27
       (.I0(q_reg_10[0]),
        .I1(\ALUComponent/R_1 [18]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [14]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [10]),
        .O(\ALUComponent/R_3 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__28
       (.I0(q_reg_10[1]),
        .I1(\ALUComponent/R_1 [19]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [15]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [11]),
        .O(\ALUComponent/R_3 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__29
       (.I0(q_reg_10[2]),
        .I1(\ALUComponent/R_1 [20]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [16]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [12]),
        .O(q_reg_7));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__3
       (.I0(q_reg_25),
        .I1(q_reg_26),
        .I2(SHAMT[1]),
        .I3(q_reg_27),
        .I4(SHAMT[0]),
        .I5(q_reg_28),
        .O(\ALUComponent/L_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__30
       (.I0(q_reg_10[3]),
        .I1(\ALUComponent/R_1 [21]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [17]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [13]),
        .O(\ALUComponent/R_3 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__31
       (.I0(q_reg_10[4]),
        .I1(q_reg_10[0]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [18]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [14]),
        .O(\ALUComponent/R_3 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__32
       (.I0(q_reg_10[5]),
        .I1(q_reg_10[1]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [19]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [15]),
        .O(\ALUComponent/R_3 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__33
       (.I0(q_reg_10[6]),
        .I1(q_reg_10[2]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [20]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [16]),
        .O(\ALUComponent/R_3 [16]));
  LUT6 #(
    .INIT(64'h00000B0000000800)) 
    q_i_5__35
       (.I0(q_reg_150),
        .I1(ALUSrcB[0]),
        .I2(UpperImm),
        .I3(ALUSrcB[1]),
        .I4(ALUSrcB[2]),
        .I5(q_reg_141),
        .O(q_i_5__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    q_i_5__36
       (.I0(UpperImm),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(ALUSrcB[0]),
        .O(q_i_5__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h01)) 
    q_i_5__37
       (.I0(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I1(MemtoReg),
        .I2(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_5__37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_5__38
       (.I0(q_i_12__67_n_0),
        .I1(data1[10]),
        .I2(q_reg_181),
        .I3(data1[2]),
        .I4(q_reg_184),
        .I5(q_i_14__1_n_0),
        .O(q_i_5__38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__4
       (.I0(q_reg_26),
        .I1(q_reg_27),
        .I2(SHAMT[1]),
        .I3(q_reg_28),
        .I4(SHAMT[0]),
        .I5(q_reg_29),
        .O(\ALUComponent/L_1 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__5
       (.I0(q_reg_27),
        .I1(q_reg_28),
        .I2(SHAMT[1]),
        .I3(q_reg_29),
        .I4(SHAMT[0]),
        .I5(q_reg_30),
        .O(\ALUComponent/L_1 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__6
       (.I0(q_reg_28),
        .I1(q_reg_29),
        .I2(SHAMT[1]),
        .I3(q_reg_30),
        .I4(SHAMT[0]),
        .I5(q_reg_31),
        .O(\ALUComponent/L_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__7
       (.I0(q_reg_29),
        .I1(q_reg_30),
        .I2(SHAMT[1]),
        .I3(q_reg_31),
        .I4(SHAMT[0]),
        .I5(q_reg_32),
        .O(\ALUComponent/L_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__8
       (.I0(q_reg_30),
        .I1(q_reg_31),
        .I2(SHAMT[1]),
        .I3(q_reg_32),
        .I4(SHAMT[0]),
        .I5(q_reg_33),
        .O(\ALUComponent/L_1 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_5__9
       (.I0(q_reg_31),
        .I1(q_reg_32),
        .I2(SHAMT[1]),
        .I3(q_reg_33),
        .I4(SHAMT[0]),
        .I5(q_reg_34),
        .O(\ALUComponent/L_1 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__67
       (.I0(q_reg_24),
        .I1(q_reg_25),
        .I2(SHAMT[1]),
        .I3(q_reg_26),
        .I4(SHAMT[0]),
        .I5(q_reg_27),
        .O(\ALUComponent/L_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__68
       (.I0(\ALUComponent/R_1 [12]),
        .I1(\ALUComponent/R_1 [8]),
        .I2(SHAMT[3]),
        .I3(\ALUComponent/R_1 [4]),
        .I4(SHAMT[2]),
        .I5(\ALUComponent/R_1 [0]),
        .O(\ALUComponent/R_3 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__69
       (.I0(q_reg_35),
        .I1(q_reg_34),
        .I2(SHAMT[1]),
        .I3(q_reg_33),
        .I4(SHAMT[0]),
        .I5(q_reg_32),
        .O(\ALUComponent/R_1 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__70
       (.I0(q_reg_37),
        .I1(q_reg_36),
        .I2(SHAMT[1]),
        .I3(q_reg_35),
        .I4(SHAMT[0]),
        .I5(q_reg_34),
        .O(q_reg_10[1]));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    q_i_6__71
       (.I0(q_i_8__70_n_0),
        .I1(q_i_3__65_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_9__71_n_0),
        .I4(q_i_4__48_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_11[2]));
  LUT3 #(
    .INIT(8'h01)) 
    q_i_6__74
       (.I0(ALUSrcB[2]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[0]),
        .O(q_i_6__74_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__66
       (.I0(q_reg_31),
        .I1(q_reg_30),
        .I2(SHAMT[1]),
        .I3(q_reg_29),
        .I4(SHAMT[0]),
        .I5(q_reg_28),
        .O(\ALUComponent/R_1 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__67
       (.I0(q_reg_33),
        .I1(q_reg_32),
        .I2(SHAMT[1]),
        .I3(q_reg_31),
        .I4(SHAMT[0]),
        .I5(q_reg_30),
        .O(\ALUComponent/R_1 [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
    q_i_7__68
       (.I0(q_i_10__70_n_0),
        .I1(q_i_4__47_n_0),
        .I2(SHAMT[0]),
        .I3(q_i_11__70_n_0),
        .I4(q_i_4__46_n_0),
        .I5(q_i_4__35_n_0),
        .O(q_reg_11[0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_7__69
       (.I0(q_reg_12),
        .I1(q_reg_83),
        .I2(q_reg_13),
        .I3(PCOut[30]),
        .I4(ALUSrcA),
        .I5(q_reg_82),
        .O(q_i_7__69_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_7__70
       (.I0(q_i_10__71_n_0),
        .I1(data0[0]),
        .I2(q_i_11__71_n_0),
        .I3(data0[8]),
        .I4(data1[8]),
        .I5(q_i_12__67_n_0),
        .O(q_i_7__70_n_0));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    q_i_7__71
       (.I0(q_reg_3),
        .I1(SHAMT[0]),
        .I2(q_reg_0),
        .I3(SHAMT[1]),
        .I4(q_reg_1),
        .I5(SHAMT[2]),
        .O(q_i_7__71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__65
       (.I0(q_reg_27),
        .I1(q_reg_26),
        .I2(SHAMT[1]),
        .I3(q_reg_25),
        .I4(SHAMT[0]),
        .I5(q_reg_24),
        .O(\ALUComponent/R_1 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__66
       (.I0(q_reg_29),
        .I1(q_reg_28),
        .I2(SHAMT[1]),
        .I3(q_reg_27),
        .I4(SHAMT[0]),
        .I5(q_reg_26),
        .O(\ALUComponent/R_1 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__67
       (.I0(q_reg_34),
        .I1(q_reg_33),
        .I2(SHAMT[1]),
        .I3(q_reg_32),
        .I4(SHAMT[0]),
        .I5(q_reg_31),
        .O(\ALUComponent/R_1 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__68
       (.I0(q_reg_36),
        .I1(q_reg_35),
        .I2(SHAMT[1]),
        .I3(q_reg_34),
        .I4(SHAMT[0]),
        .I5(q_reg_33),
        .O(q_reg_10[0]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_8__69
       (.I0(q_reg_14),
        .I1(q_reg_i_5__63_2),
        .I2(q_reg_39),
        .I3(PCOut[28]),
        .I4(ALUSrcA),
        .I5(q_reg_80),
        .O(q_i_8__69_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    q_i_8__70
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(q_reg_55),
        .O(q_i_8__70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    q_i_8__71
       (.I0(q_reg_181),
        .I1(data1[0]),
        .I2(q_i_14__1_n_0),
        .I3(q_reg_182),
        .I4(HighRegOut[0]),
        .I5(q_i_2__98_n_0),
        .O(q_i_8__71_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__66
       (.I0(q_reg_23),
        .I1(q_reg_22),
        .I2(SHAMT[1]),
        .I3(q_reg_21),
        .I4(SHAMT[0]),
        .I5(q_reg_20),
        .O(\ALUComponent/R_1 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__67
       (.I0(q_reg_25),
        .I1(q_reg_24),
        .I2(SHAMT[1]),
        .I3(q_reg_23),
        .I4(SHAMT[0]),
        .I5(q_reg_22),
        .O(\ALUComponent/R_1 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__68
       (.I0(q_reg_30),
        .I1(q_reg_29),
        .I2(SHAMT[1]),
        .I3(q_reg_28),
        .I4(SHAMT[0]),
        .I5(q_reg_27),
        .O(\ALUComponent/R_1 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__69
       (.I0(q_reg_32),
        .I1(q_reg_31),
        .I2(SHAMT[1]),
        .I3(q_reg_30),
        .I4(SHAMT[0]),
        .I5(q_reg_29),
        .O(\ALUComponent/R_1 [18]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    q_i_9__70
       (.I0(q_reg_38),
        .I1(q_reg_i_5__63_1),
        .I2(q_reg_37),
        .I3(PCOut[26]),
        .I4(ALUSrcA),
        .I5(q_reg_78),
        .O(q_i_9__70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    q_i_9__71
       (.I0(ALUSrcB[0]),
        .I1(ALUSrcB[1]),
        .I2(ALUSrcB[2]),
        .I3(MemoryDataOut[16]),
        .O(q_i_9__71_n_0));
  LUT6 #(
    .INIT(64'h000000000200A2F0)) 
    q_i_9__72
       (.I0(data0[0]),
        .I1(ALUOut[1]),
        .I2(ALUOut[0]),
        .I3(\FSM_sequential_pr_state_reg[3]_1 [0]),
        .I4(MemtoReg),
        .I5(\FSM_sequential_pr_state_reg[3]_1 [1]),
        .O(q_i_9__72_n_0));
  CARRY4 q_reg_i_15
       (.CI(q_reg_i_24_n_0),
        .CO({q_reg_i_15_n_0,q_reg_i_15_n_1,q_reg_i_15_n_2,q_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({q_i_25_n_0,q_i_26_n_0,q_i_27_n_0,q_i_28_n_0}),
        .O(NLW_q_reg_i_15_O_UNCONNECTED[3:0]),
        .S({q_i_29_n_0,q_i_30_n_0,q_i_31_n_0,q_i_32_n_0}));
  CARRY4 q_reg_i_24
       (.CI(1'b0),
        .CO({q_reg_i_24_n_0,q_reg_i_24_n_1,q_reg_i_24_n_2,q_reg_i_24_n_3}),
        .CYINIT(1'b0),
        .DI({q_i_33_n_0,q_i_34_n_0,q_i_35_n_0,q_i_36_n_0}),
        .O(NLW_q_reg_i_24_O_UNCONNECTED[3:0]),
        .S({q_i_37_n_0,q_i_38_n_0,q_i_39_n_0,q_i_40_n_0}));
  CARRY4 q_reg_i_5__63
       (.CI(q_reg_i_6_n_0),
        .CO({CO,q_reg_i_5__63_n_1,q_reg_i_5__63_n_2,q_reg_i_5__63_n_3}),
        .CYINIT(1'b0),
        .DI({q_i_7__69_n_0,q_i_8__69_n_0,q_i_9__70_n_0,q_i_10__69_n_0}),
        .O(NLW_q_reg_i_5__63_O_UNCONNECTED[3:0]),
        .S({q_i_11__69_n_0,q_i_12__66_n_0,q_i_13__66_n_0,q_i_14__0_n_0}));
  CARRY4 q_reg_i_6
       (.CI(q_reg_i_15_n_0),
        .CO({q_reg_i_6_n_0,q_reg_i_6_n_1,q_reg_i_6_n_2,q_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({q_i_16__0_n_0,q_i_17__0_n_0,q_i_18_n_0,q_i_19_n_0}),
        .O(NLW_q_reg_i_6_O_UNCONNECTED[3:0]),
        .S({q_i_20_n_0,q_i_21_n_0,q_i_22_n_0,q_i_23_n_0}));
  CARRY4 q_reg_i_7
       (.CI(PCEn_i_8_n_0),
        .CO({NLW_q_reg_i_7_CO_UNCONNECTED[3:1],\ALUComponent/CO }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q_reg_i_7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "MultController" *) 
module Lab_4_CPU_0_0_MultController
   (\FSM_sequential_pr_state_reg[1]_0 ,
    MultDone,
    Q,
    \FSM_sequential_pr_state_reg[2] ,
    en,
    prod_wr,
    \FSM_sequential_nx_state_reg[2]_i_3 ,
    q_reg,
    out_multiplier,
    D,
    \FSM_sequential_pr_state_reg[0]_0 ,
    MultReset,
    Clock);
  output \FSM_sequential_pr_state_reg[1]_0 ;
  output MultDone;
  output [1:0]Q;
  output \FSM_sequential_pr_state_reg[2] ;
  output en;
  output prod_wr;
  input \FSM_sequential_nx_state_reg[2]_i_3 ;
  input [0:0]q_reg;
  input [0:0]out_multiplier;
  input [0:0]D;
  input \FSM_sequential_pr_state_reg[0]_0 ;
  input MultReset;
  input Clock;

  wire Clock;
  wire [0:0]D;
  wire \FSM_sequential_nx_state_reg[2]_i_3 ;
  wire \FSM_sequential_pr_state_reg[0]_0 ;
  wire \FSM_sequential_pr_state_reg[1]_0 ;
  wire \FSM_sequential_pr_state_reg[2] ;
  wire MultDone;
  wire MultReset;
  wire [1:0]Q;
  wire en;
  wire ld_mult_reg_i_1_n_0;
  wire ld_mult_reg_i_2_n_0;
  wire multiplicand_shift_reg_i_1_n_0;
  wire multiplicand_shift_reg_i_2_n_0;
  wire [0:0]nx_state;
  wire [0:0]out_multiplier;
  wire prod_wr;
  wire [0:0]q_reg;
  wire shift_multiplier;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000BBBA)) 
    \FSM_sequential_pr_state[0]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_sequential_pr_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(out_multiplier),
        .I4(MultReset),
        .O(nx_state));
  (* FSM_ENCODED_STATES = "s3:01,s1:10,s2:11,s0:00" *) 
  FDCE \FSM_sequential_pr_state_reg[0] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(MultReset),
        .D(nx_state),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "s3:01,s1:10,s2:11,s0:00" *) 
  FDCE \FSM_sequential_pr_state_reg[1] 
       (.C(Clock),
        .CE(1'b1),
        .CLR(MultReset),
        .D(D),
        .Q(Q[1]));
  LUT2 #(
    .INIT(4'h2)) 
    WrHIGH_reg_i_1
       (.I0(MultDone),
        .I1(q_reg),
        .O(\FSM_sequential_pr_state_reg[2] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    done_reg
       (.CLR(ld_mult_reg_i_2_n_0),
        .D(\FSM_sequential_nx_state_reg[2]_i_3 ),
        .G(Q[1]),
        .GE(1'b1),
        .Q(MultDone));
  LDCP ld_mult_reg
       (.CLR(ld_mult_reg_i_1_n_0),
        .D(1'b0),
        .G(multiplicand_shift_reg_i_1_n_0),
        .PRE(ld_mult_reg_i_2_n_0),
        .Q(\FSM_sequential_pr_state_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ld_mult_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(ld_mult_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ld_mult_reg_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(ld_mult_reg_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    multiplicand_shift_reg
       (.CLR(1'b0),
        .D(multiplicand_shift_reg_i_1_n_0),
        .G(multiplicand_shift_reg_i_2_n_0),
        .GE(1'b1),
        .Q(shift_multiplier));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    multiplicand_shift_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(multiplicand_shift_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    multiplicand_shift_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(multiplicand_shift_reg_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_1__132
       (.I0(\FSM_sequential_pr_state_reg[1]_0 ),
        .I1(shift_multiplier),
        .O(en));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h28)) 
    q_i_1__133
       (.I0(out_multiplier),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(prod_wr));
endmodule

(* ORIG_REF_NAME = "Multiplier" *) 
module Lab_4_CPU_0_0_Multiplier
   (ld,
    MultDone,
    MultOut,
    \FSM_sequential_pr_state_reg[2] ,
    Clock,
    MultReset,
    q_reg,
    q_reg_0,
    Q,
    q_reg_1,
    q_reg_2,
    CO,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64);
  output ld;
  output MultDone;
  output [63:0]MultOut;
  output \FSM_sequential_pr_state_reg[2] ;
  input Clock;
  input MultReset;
  input q_reg;
  input q_reg_0;
  input [0:0]Q;
  input q_reg_1;
  input q_reg_2;
  input [0:0]CO;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;

  wire [0:0]CO;
  wire Clock;
  wire \FSM_sequential_pr_state_reg[2] ;
  wire MultDone;
  wire [63:0]MultOut;
  wire MultReset;
  wire [0:0]Q;
  wire alu_n_0;
  wire alu_n_1;
  wire alu_n_10;
  wire alu_n_11;
  wire alu_n_12;
  wire alu_n_13;
  wire alu_n_14;
  wire alu_n_15;
  wire alu_n_16;
  wire alu_n_17;
  wire alu_n_18;
  wire alu_n_19;
  wire alu_n_20;
  wire alu_n_21;
  wire alu_n_22;
  wire alu_n_23;
  wire alu_n_24;
  wire alu_n_25;
  wire alu_n_26;
  wire alu_n_27;
  wire alu_n_28;
  wire alu_n_29;
  wire alu_n_3;
  wire alu_n_30;
  wire alu_n_31;
  wire alu_n_32;
  wire alu_n_33;
  wire alu_n_34;
  wire alu_n_35;
  wire alu_n_36;
  wire alu_n_37;
  wire alu_n_38;
  wire alu_n_39;
  wire alu_n_4;
  wire alu_n_40;
  wire alu_n_41;
  wire alu_n_42;
  wire alu_n_43;
  wire alu_n_44;
  wire alu_n_45;
  wire alu_n_46;
  wire alu_n_47;
  wire alu_n_48;
  wire alu_n_49;
  wire alu_n_5;
  wire alu_n_50;
  wire alu_n_51;
  wire alu_n_52;
  wire alu_n_53;
  wire alu_n_54;
  wire alu_n_55;
  wire alu_n_56;
  wire alu_n_57;
  wire alu_n_58;
  wire alu_n_59;
  wire alu_n_6;
  wire alu_n_60;
  wire alu_n_61;
  wire alu_n_62;
  wire alu_n_63;
  wire alu_n_7;
  wire alu_n_8;
  wire alu_n_9;
  wire d;
  wire en;
  wire ld;
  wire multiplicand_reg_n_100;
  wire multiplicand_reg_n_101;
  wire multiplicand_reg_n_102;
  wire multiplicand_reg_n_103;
  wire multiplicand_reg_n_104;
  wire multiplicand_reg_n_105;
  wire multiplicand_reg_n_106;
  wire multiplicand_reg_n_107;
  wire multiplicand_reg_n_108;
  wire multiplicand_reg_n_109;
  wire multiplicand_reg_n_110;
  wire multiplicand_reg_n_111;
  wire multiplicand_reg_n_112;
  wire multiplicand_reg_n_113;
  wire multiplicand_reg_n_114;
  wire multiplicand_reg_n_115;
  wire multiplicand_reg_n_116;
  wire multiplicand_reg_n_117;
  wire multiplicand_reg_n_118;
  wire multiplicand_reg_n_119;
  wire multiplicand_reg_n_120;
  wire multiplicand_reg_n_121;
  wire multiplicand_reg_n_122;
  wire multiplicand_reg_n_123;
  wire multiplicand_reg_n_124;
  wire multiplicand_reg_n_125;
  wire multiplicand_reg_n_126;
  wire multiplicand_reg_n_63;
  wire multiplicand_reg_n_64;
  wire multiplicand_reg_n_65;
  wire multiplicand_reg_n_66;
  wire multiplicand_reg_n_67;
  wire multiplicand_reg_n_68;
  wire multiplicand_reg_n_69;
  wire multiplicand_reg_n_70;
  wire multiplicand_reg_n_71;
  wire multiplicand_reg_n_72;
  wire multiplicand_reg_n_73;
  wire multiplicand_reg_n_74;
  wire multiplicand_reg_n_75;
  wire multiplicand_reg_n_76;
  wire multiplicand_reg_n_77;
  wire multiplicand_reg_n_78;
  wire multiplicand_reg_n_79;
  wire multiplicand_reg_n_80;
  wire multiplicand_reg_n_81;
  wire multiplicand_reg_n_82;
  wire multiplicand_reg_n_83;
  wire multiplicand_reg_n_84;
  wire multiplicand_reg_n_85;
  wire multiplicand_reg_n_86;
  wire multiplicand_reg_n_87;
  wire multiplicand_reg_n_88;
  wire multiplicand_reg_n_89;
  wire multiplicand_reg_n_90;
  wire multiplicand_reg_n_91;
  wire multiplicand_reg_n_92;
  wire multiplicand_reg_n_93;
  wire multiplicand_reg_n_94;
  wire multiplicand_reg_n_95;
  wire multiplicand_reg_n_96;
  wire multiplicand_reg_n_97;
  wire multiplicand_reg_n_98;
  wire multiplicand_reg_n_99;
  wire multiplier_reg_n_1;
  wire multiplier_reg_n_2;
  wire [1:1]nx_state;
  wire [0:0]out_multiplier;
  wire [1:0]pr_state;
  wire prod_wr;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [63:1]sl_map;

  Lab_4_CPU_0_0_Adder alu
       (.O({alu_n_0,alu_n_1,d,alu_n_3}),
        .S({multiplicand_reg_n_67,multiplicand_reg_n_68,multiplicand_reg_n_69,multiplicand_reg_n_70}),
        .q_reg({alu_n_4,alu_n_5,alu_n_6,alu_n_7}),
        .q_reg_0({alu_n_8,alu_n_9,alu_n_10,alu_n_11}),
        .q_reg_1({alu_n_12,alu_n_13,alu_n_14,alu_n_15}),
        .q_reg_10({alu_n_48,alu_n_49,alu_n_50,alu_n_51}),
        .q_reg_11({alu_n_52,alu_n_53,alu_n_54,alu_n_55}),
        .q_reg_12({alu_n_56,alu_n_57,alu_n_58,alu_n_59}),
        .q_reg_13({alu_n_60,alu_n_61,alu_n_62,alu_n_63}),
        .q_reg_14({multiplicand_reg_n_71,multiplicand_reg_n_72,multiplicand_reg_n_73,multiplicand_reg_n_74}),
        .q_reg_15({multiplicand_reg_n_75,multiplicand_reg_n_76,multiplicand_reg_n_77,multiplicand_reg_n_78}),
        .q_reg_16({multiplicand_reg_n_79,multiplicand_reg_n_80,multiplicand_reg_n_81,multiplicand_reg_n_82}),
        .q_reg_17({multiplicand_reg_n_83,multiplicand_reg_n_84,multiplicand_reg_n_85,multiplicand_reg_n_86}),
        .q_reg_18({multiplicand_reg_n_87,multiplicand_reg_n_88,multiplicand_reg_n_89,multiplicand_reg_n_90}),
        .q_reg_19({multiplicand_reg_n_91,multiplicand_reg_n_92,multiplicand_reg_n_93,multiplicand_reg_n_94}),
        .q_reg_2({alu_n_16,alu_n_17,alu_n_18,alu_n_19}),
        .q_reg_20({multiplicand_reg_n_95,multiplicand_reg_n_96,multiplicand_reg_n_97,multiplicand_reg_n_98}),
        .q_reg_21({multiplicand_reg_n_99,multiplicand_reg_n_100,multiplicand_reg_n_101,multiplicand_reg_n_102}),
        .q_reg_22({multiplicand_reg_n_103,multiplicand_reg_n_104,multiplicand_reg_n_105,multiplicand_reg_n_106}),
        .q_reg_23({multiplicand_reg_n_107,multiplicand_reg_n_108,multiplicand_reg_n_109,multiplicand_reg_n_110}),
        .q_reg_24({multiplicand_reg_n_111,multiplicand_reg_n_112,multiplicand_reg_n_113,multiplicand_reg_n_114}),
        .q_reg_25({multiplicand_reg_n_115,multiplicand_reg_n_116,multiplicand_reg_n_117,multiplicand_reg_n_118}),
        .q_reg_26({multiplicand_reg_n_119,multiplicand_reg_n_120,multiplicand_reg_n_121,multiplicand_reg_n_122}),
        .q_reg_27({multiplicand_reg_n_123,multiplicand_reg_n_124,multiplicand_reg_n_125,multiplicand_reg_n_126}),
        .q_reg_28({multiplicand_reg_n_63,multiplicand_reg_n_64,multiplicand_reg_n_65,multiplicand_reg_n_66}),
        .q_reg_3({alu_n_20,alu_n_21,alu_n_22,alu_n_23}),
        .q_reg_4({alu_n_24,alu_n_25,alu_n_26,alu_n_27}),
        .q_reg_5({alu_n_28,alu_n_29,alu_n_30,alu_n_31}),
        .q_reg_6({alu_n_32,alu_n_33,alu_n_34,alu_n_35}),
        .q_reg_7({alu_n_36,alu_n_37,alu_n_38,alu_n_39}),
        .q_reg_8({alu_n_40,alu_n_41,alu_n_42,alu_n_43}),
        .q_reg_9({alu_n_44,alu_n_45,alu_n_46,alu_n_47}),
        .sl_map(sl_map));
  Lab_4_CPU_0_0_MultController controller
       (.Clock(Clock),
        .D(nx_state),
        .\FSM_sequential_nx_state_reg[2]_i_3 (multiplier_reg_n_1),
        .\FSM_sequential_pr_state_reg[0]_0 (multiplier_reg_n_2),
        .\FSM_sequential_pr_state_reg[1]_0 (ld),
        .\FSM_sequential_pr_state_reg[2] (\FSM_sequential_pr_state_reg[2] ),
        .MultDone(MultDone),
        .MultReset(MultReset),
        .Q(pr_state),
        .en(en),
        .out_multiplier(out_multiplier),
        .prod_wr(prod_wr),
        .q_reg(Q));
  Lab_4_CPU_0_0_ShiftRegister__parameterized1 multiplicand_reg
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut),
        .MultReset(MultReset),
        .S({multiplicand_reg_n_67,multiplicand_reg_n_68,multiplicand_reg_n_69,multiplicand_reg_n_70}),
        .en(en),
        .q_reg({multiplicand_reg_n_63,multiplicand_reg_n_64,multiplicand_reg_n_65,multiplicand_reg_n_66}),
        .q_reg_0({multiplicand_reg_n_71,multiplicand_reg_n_72,multiplicand_reg_n_73,multiplicand_reg_n_74}),
        .q_reg_1({multiplicand_reg_n_75,multiplicand_reg_n_76,multiplicand_reg_n_77,multiplicand_reg_n_78}),
        .q_reg_10({multiplicand_reg_n_111,multiplicand_reg_n_112,multiplicand_reg_n_113,multiplicand_reg_n_114}),
        .q_reg_11({multiplicand_reg_n_115,multiplicand_reg_n_116,multiplicand_reg_n_117,multiplicand_reg_n_118}),
        .q_reg_12({multiplicand_reg_n_119,multiplicand_reg_n_120,multiplicand_reg_n_121,multiplicand_reg_n_122}),
        .q_reg_13({multiplicand_reg_n_123,multiplicand_reg_n_124,multiplicand_reg_n_125,multiplicand_reg_n_126}),
        .q_reg_14(q_reg_0),
        .q_reg_15(q_reg_1),
        .q_reg_16(q_reg_2),
        .q_reg_17(ld),
        .q_reg_18(q_reg_3),
        .q_reg_19(q_reg_4),
        .q_reg_2({multiplicand_reg_n_79,multiplicand_reg_n_80,multiplicand_reg_n_81,multiplicand_reg_n_82}),
        .q_reg_20(q_reg_5),
        .q_reg_21(q_reg_6),
        .q_reg_22(q_reg_7),
        .q_reg_23(q_reg_8),
        .q_reg_24(q_reg_9),
        .q_reg_25(q_reg_10),
        .q_reg_26(q_reg_11),
        .q_reg_27(q_reg_12),
        .q_reg_28(q_reg_13),
        .q_reg_29(q_reg_14),
        .q_reg_3({multiplicand_reg_n_83,multiplicand_reg_n_84,multiplicand_reg_n_85,multiplicand_reg_n_86}),
        .q_reg_30(q_reg_15),
        .q_reg_31(q_reg_16),
        .q_reg_32(q_reg_17),
        .q_reg_33(q_reg_18),
        .q_reg_34(q_reg_19),
        .q_reg_35(q_reg_20),
        .q_reg_36(q_reg_21),
        .q_reg_37(q_reg_22),
        .q_reg_38(q_reg_23),
        .q_reg_39(q_reg_24),
        .q_reg_4({multiplicand_reg_n_87,multiplicand_reg_n_88,multiplicand_reg_n_89,multiplicand_reg_n_90}),
        .q_reg_40(q_reg_25),
        .q_reg_41(q_reg_26),
        .q_reg_42(q_reg_27),
        .q_reg_43(q_reg_28),
        .q_reg_44(q_reg_29),
        .q_reg_45(q_reg_30),
        .q_reg_46(q_reg_31),
        .q_reg_47(q_reg_32),
        .q_reg_48(q_reg_33),
        .q_reg_49(q_reg_34),
        .q_reg_5({multiplicand_reg_n_91,multiplicand_reg_n_92,multiplicand_reg_n_93,multiplicand_reg_n_94}),
        .q_reg_50(q_reg_35),
        .q_reg_51(q_reg_36),
        .q_reg_52(q_reg_37),
        .q_reg_53(q_reg_38),
        .q_reg_54(q_reg_39),
        .q_reg_55(q_reg_40),
        .q_reg_56(q_reg_41),
        .q_reg_57(q_reg_42),
        .q_reg_58(q_reg_43),
        .q_reg_59(q_reg_44),
        .q_reg_6({multiplicand_reg_n_95,multiplicand_reg_n_96,multiplicand_reg_n_97,multiplicand_reg_n_98}),
        .q_reg_60(q_reg_45),
        .q_reg_61(q_reg_46),
        .q_reg_62(q_reg_47),
        .q_reg_63(q_reg_48),
        .q_reg_64(q_reg_49),
        .q_reg_65(q_reg_50),
        .q_reg_66(q_reg_51),
        .q_reg_67(q_reg_52),
        .q_reg_68(q_reg_53),
        .q_reg_69(q_reg_54),
        .q_reg_7({multiplicand_reg_n_99,multiplicand_reg_n_100,multiplicand_reg_n_101,multiplicand_reg_n_102}),
        .q_reg_70(q_reg_55),
        .q_reg_71(q_reg_56),
        .q_reg_72(q_reg_57),
        .q_reg_73(q_reg_58),
        .q_reg_74(q_reg_59),
        .q_reg_75(q_reg_60),
        .q_reg_76(q_reg_61),
        .q_reg_77(q_reg_62),
        .q_reg_8({multiplicand_reg_n_103,multiplicand_reg_n_104,multiplicand_reg_n_105,multiplicand_reg_n_106}),
        .q_reg_9({multiplicand_reg_n_107,multiplicand_reg_n_108,multiplicand_reg_n_109,multiplicand_reg_n_110}),
        .sl_map(sl_map));
  Lab_4_CPU_0_0_ShiftRegister multiplier_reg
       (.CO(CO),
        .Clock(Clock),
        .D(nx_state),
        .MultReset(MultReset),
        .Q(pr_state),
        .en(en),
        .out_multiplier(out_multiplier),
        .q_reg(multiplier_reg_n_1),
        .q_reg_0(multiplier_reg_n_2),
        .q_reg_1(q_reg),
        .q_reg_10(q_reg_6),
        .q_reg_11(q_reg_7),
        .q_reg_12(q_reg_8),
        .q_reg_13(q_reg_9),
        .q_reg_14(q_reg_10),
        .q_reg_15(q_reg_11),
        .q_reg_16(q_reg_12),
        .q_reg_17(q_reg_13),
        .q_reg_18(q_reg_14),
        .q_reg_19(q_reg_15),
        .q_reg_2(q_reg_63),
        .q_reg_20(q_reg_16),
        .q_reg_21(q_reg_17),
        .q_reg_22(q_reg_18),
        .q_reg_23(q_reg_19),
        .q_reg_24(q_reg_20),
        .q_reg_25(q_reg_21),
        .q_reg_26(q_reg_22),
        .q_reg_27(q_reg_23),
        .q_reg_28(q_reg_24),
        .q_reg_29(q_reg_25),
        .q_reg_3(q_reg_64),
        .q_reg_30(q_reg_26),
        .q_reg_31(q_reg_27),
        .q_reg_32(q_reg_28),
        .q_reg_33(q_reg_29),
        .q_reg_34(q_reg_30),
        .q_reg_35(q_reg_31),
        .q_reg_36(q_reg_32),
        .q_reg_37(q_reg_33),
        .q_reg_38(q_reg_34),
        .q_reg_39(q_reg_35),
        .q_reg_4(ld),
        .q_reg_40(q_reg_36),
        .q_reg_41(q_reg_37),
        .q_reg_42(q_reg_38),
        .q_reg_43(q_reg_39),
        .q_reg_44(q_reg_40),
        .q_reg_45(q_reg_41),
        .q_reg_46(q_reg_42),
        .q_reg_47(q_reg_43),
        .q_reg_48(q_reg_44),
        .q_reg_49(q_reg_45),
        .q_reg_5(q_reg_1),
        .q_reg_50(q_reg_46),
        .q_reg_51(q_reg_47),
        .q_reg_52(q_reg_48),
        .q_reg_53(q_reg_49),
        .q_reg_54(q_reg_50),
        .q_reg_55(q_reg_51),
        .q_reg_56(q_reg_52),
        .q_reg_57(q_reg_53),
        .q_reg_58(q_reg_54),
        .q_reg_59(q_reg_55),
        .q_reg_6(q_reg_2),
        .q_reg_60(q_reg_56),
        .q_reg_61(q_reg_57),
        .q_reg_62(q_reg_58),
        .q_reg_63(q_reg_59),
        .q_reg_64(q_reg_60),
        .q_reg_7(q_reg_3),
        .q_reg_8(q_reg_4),
        .q_reg_9(q_reg_5));
  Lab_4_CPU_0_0_Reg__parameterized2 product
       (.Clock(Clock),
        .MultOut(MultOut),
        .MultReset(MultReset),
        .O({alu_n_0,alu_n_1,d,alu_n_3}),
        .prod_wr(prod_wr),
        .q_reg({alu_n_4,alu_n_5,alu_n_6,alu_n_7}),
        .q_reg_0({alu_n_8,alu_n_9,alu_n_10,alu_n_11}),
        .q_reg_1({alu_n_12,alu_n_13,alu_n_14,alu_n_15}),
        .q_reg_10({alu_n_48,alu_n_49,alu_n_50,alu_n_51}),
        .q_reg_11({alu_n_52,alu_n_53,alu_n_54,alu_n_55}),
        .q_reg_12({alu_n_56,alu_n_57,alu_n_58,alu_n_59}),
        .q_reg_13({alu_n_60,alu_n_61,alu_n_62,alu_n_63}),
        .q_reg_2({alu_n_16,alu_n_17,alu_n_18,alu_n_19}),
        .q_reg_3({alu_n_20,alu_n_21,alu_n_22,alu_n_23}),
        .q_reg_4({alu_n_24,alu_n_25,alu_n_26,alu_n_27}),
        .q_reg_5({alu_n_28,alu_n_29,alu_n_30,alu_n_31}),
        .q_reg_6({alu_n_32,alu_n_33,alu_n_34,alu_n_35}),
        .q_reg_7({alu_n_36,alu_n_37,alu_n_38,alu_n_39}),
        .q_reg_8({alu_n_40,alu_n_41,alu_n_42,alu_n_43}),
        .q_reg_9({alu_n_44,alu_n_45,alu_n_46,alu_n_47}));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg
   (ALUOut,
    p_1_in__0,
    MemoryAddress,
    q_reg,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut,
    MemtoReg);
  output [1:0]ALUOut;
  output [29:0]p_1_in__0;
  output [31:0]MemoryAddress;
  output q_reg;
  input ALURegWrite;
  input [31:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [31:0]PCOut;
  input [1:0]MemtoReg;

  wire [1:0]ALUOut;
  wire ALURegWrite;
  wire [31:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [31:0]MemoryAddress;
  wire [1:0]MemtoReg;
  wire [31:0]PCOut;
  wire Reset;
  wire [29:0]p_1_in__0;
  wire q_reg;

  Lab_4_CPU_0_0_flipflop_1453 \gen_reg[0].reg 
       (.ALUOut(ALUOut[0]),
        .ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[0]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[0]),
        .PCOut(PCOut[0]),
        .Reset(Reset));
  Lab_4_CPU_0_0_flipflop_1454 \gen_reg[10].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[10]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[10]),
        .PCOut(PCOut[10]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[8]));
  Lab_4_CPU_0_0_flipflop_1455 \gen_reg[11].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[11]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[11]),
        .PCOut(PCOut[11]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[9]));
  Lab_4_CPU_0_0_flipflop_1456 \gen_reg[12].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[12]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[12]),
        .PCOut(PCOut[12]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[10]));
  Lab_4_CPU_0_0_flipflop_1457 \gen_reg[13].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[13]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[13]),
        .PCOut(PCOut[13]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[11]));
  Lab_4_CPU_0_0_flipflop_1458 \gen_reg[14].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[14]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[14]),
        .PCOut(PCOut[14]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[12]));
  Lab_4_CPU_0_0_flipflop_1459 \gen_reg[15].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[15]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[15]),
        .PCOut(PCOut[15]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[13]));
  Lab_4_CPU_0_0_flipflop_1460 \gen_reg[16].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[16]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[16]),
        .PCOut(PCOut[16]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[14]));
  Lab_4_CPU_0_0_flipflop_1461 \gen_reg[17].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[17]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[17]),
        .PCOut(PCOut[17]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[15]));
  Lab_4_CPU_0_0_flipflop_1462 \gen_reg[18].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[18]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[18]),
        .PCOut(PCOut[18]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[16]));
  Lab_4_CPU_0_0_flipflop_1463 \gen_reg[19].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[19]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[19]),
        .PCOut(PCOut[19]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[17]));
  Lab_4_CPU_0_0_flipflop_1464 \gen_reg[1].reg 
       (.ALUOut(ALUOut[1]),
        .ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[1]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[1]),
        .MemtoReg(MemtoReg),
        .PCOut(PCOut[1]),
        .Reset(Reset),
        .q_i_3__71(ALUOut[0]),
        .q_reg_0(q_reg));
  Lab_4_CPU_0_0_flipflop_1465 \gen_reg[20].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[20]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[20]),
        .PCOut(PCOut[20]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[18]));
  Lab_4_CPU_0_0_flipflop_1466 \gen_reg[21].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[21]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[21]),
        .PCOut(PCOut[21]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[19]));
  Lab_4_CPU_0_0_flipflop_1467 \gen_reg[22].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[22]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[22]),
        .PCOut(PCOut[22]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[20]));
  Lab_4_CPU_0_0_flipflop_1468 \gen_reg[23].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[23]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[23]),
        .PCOut(PCOut[23]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[21]));
  Lab_4_CPU_0_0_flipflop_1469 \gen_reg[24].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[24]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[24]),
        .PCOut(PCOut[24]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[22]));
  Lab_4_CPU_0_0_flipflop_1470 \gen_reg[25].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[25]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[25]),
        .PCOut(PCOut[25]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[23]));
  Lab_4_CPU_0_0_flipflop_1471 \gen_reg[26].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[26]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[26]),
        .PCOut(PCOut[26]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[24]));
  Lab_4_CPU_0_0_flipflop_1472 \gen_reg[27].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[27]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[27]),
        .PCOut(PCOut[27]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[25]));
  Lab_4_CPU_0_0_flipflop_1473 \gen_reg[28].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[28]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[28]),
        .PCOut(PCOut[28]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[26]));
  Lab_4_CPU_0_0_flipflop_1474 \gen_reg[29].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[29]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[29]),
        .PCOut(PCOut[29]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[27]));
  Lab_4_CPU_0_0_flipflop_1475 \gen_reg[2].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[2]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[2]),
        .PCOut(PCOut[2]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[0]));
  Lab_4_CPU_0_0_flipflop_1476 \gen_reg[30].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[30]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[30]),
        .PCOut(PCOut[30]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[28]));
  Lab_4_CPU_0_0_flipflop_1477 \gen_reg[31].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[31]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[31]),
        .PCOut(PCOut[31]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[29]));
  Lab_4_CPU_0_0_flipflop_1478 \gen_reg[3].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[3]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[3]),
        .PCOut(PCOut[3]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[1]));
  Lab_4_CPU_0_0_flipflop_1479 \gen_reg[4].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[4]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[4]),
        .PCOut(PCOut[4]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[2]));
  Lab_4_CPU_0_0_flipflop_1480 \gen_reg[5].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[5]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[5]),
        .PCOut(PCOut[5]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[3]));
  Lab_4_CPU_0_0_flipflop_1481 \gen_reg[6].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[6]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[6]),
        .PCOut(PCOut[6]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[4]));
  Lab_4_CPU_0_0_flipflop_1482 \gen_reg[7].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[7]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[7]),
        .PCOut(PCOut[7]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[5]));
  Lab_4_CPU_0_0_flipflop_1483 \gen_reg[8].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[8]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[8]),
        .PCOut(PCOut[8]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[6]));
  Lab_4_CPU_0_0_flipflop_1484 \gen_reg[9].reg 
       (.ALURegWrite(ALURegWrite),
        .ALUResult(ALUResult[9]),
        .Clock(Clock),
        .IorD(IorD),
        .MemoryAddress(MemoryAddress[9]),
        .PCOut(PCOut[9]),
        .Reset(Reset),
        .p_1_in__0(p_1_in__0[7]));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_0
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [31:0]HighRegOut;
  input WrLOW;
  input [31:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [31:0]HighRegOut;
  wire [31:0]R;
  wire Reset;
  wire WrLOW;

  Lab_4_CPU_0_0_flipflop_1421 \gen_reg[0].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[0]),
        .R(R[0]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1422 \gen_reg[10].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[10]),
        .R(R[10]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1423 \gen_reg[11].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[11]),
        .R(R[11]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1424 \gen_reg[12].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[12]),
        .R(R[12]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1425 \gen_reg[13].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[13]),
        .R(R[13]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1426 \gen_reg[14].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[14]),
        .R(R[14]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1427 \gen_reg[15].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[15]),
        .R(R[15]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1428 \gen_reg[16].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[16]),
        .R(R[16]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1429 \gen_reg[17].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[17]),
        .R(R[17]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1430 \gen_reg[18].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[18]),
        .R(R[18]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1431 \gen_reg[19].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[19]),
        .R(R[19]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1432 \gen_reg[1].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[1]),
        .R(R[1]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1433 \gen_reg[20].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[20]),
        .R(R[20]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1434 \gen_reg[21].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[21]),
        .R(R[21]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1435 \gen_reg[22].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[22]),
        .R(R[22]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1436 \gen_reg[23].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[23]),
        .R(R[23]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1437 \gen_reg[24].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[24]),
        .R(R[24]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1438 \gen_reg[25].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[25]),
        .R(R[25]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1439 \gen_reg[26].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[26]),
        .R(R[26]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1440 \gen_reg[27].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[27]),
        .R(R[27]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1441 \gen_reg[28].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[28]),
        .R(R[28]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1442 \gen_reg[29].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[29]),
        .R(R[29]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1443 \gen_reg[2].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[2]),
        .R(R[2]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1444 \gen_reg[30].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[30]),
        .R(R[30]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1445 \gen_reg[31].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[31]),
        .R(R[31]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1446 \gen_reg[3].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[3]),
        .R(R[3]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1447 \gen_reg[4].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[4]),
        .R(R[4]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1448 \gen_reg[5].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[5]),
        .R(R[5]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1449 \gen_reg[6].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[6]),
        .R(R[6]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1450 \gen_reg[7].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[7]),
        .R(R[7]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1451 \gen_reg[8].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[8]),
        .R(R[8]),
        .Reset(Reset),
        .WrLOW(WrLOW));
  Lab_4_CPU_0_0_flipflop_1452 \gen_reg[9].reg 
       (.Clock(Clock),
        .HighRegOut(HighRegOut[9]),
        .R(R[9]),
        .Reset(Reset),
        .WrLOW(WrLOW));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_1
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    p_1_in,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    r2,
    r1,
    q_reg_rep,
    q_reg_rep__0,
    q_reg_rep_0,
    q_reg_rep__0_0,
    q_reg_rep_1,
    q_reg_rep_2,
    D,
    q_reg_10,
    \FSM_sequential_pr_state_reg[3] ,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    \FSM_sequential_pr_state_reg[3]_0 ,
    q_reg_16,
    q_reg_17,
    E,
    q_reg_18,
    \FSM_sequential_pr_state_reg[0] ,
    \FSM_sequential_pr_state_reg[3]_1 ,
    q_reg_19,
    q_reg_20,
    \FSM_sequential_pr_state_reg[0]_0 ,
    q_reg_21,
    \FSM_sequential_pr_state_reg[1] ,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    \FSM_sequential_pr_state_reg[3]_2 ,
    q_reg_28,
    \FSM_sequential_pr_state_reg[3]_3 ,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    \writeRd[0].writeReg_reg ,
    \writeRd[1].writeReg_reg ,
    \writeRd[2].writeReg_reg ,
    \writeRd[3].writeReg_reg ,
    \writeRd[4].writeReg_reg ,
    \writeRd[5].writeReg_reg ,
    \writeRd[6].writeReg_reg ,
    \writeRd[8].writeReg_reg ,
    \writeRd[9].writeReg_reg ,
    \writeRd[10].writeReg_reg ,
    \writeRd[11].writeReg_reg ,
    \writeRd[12].writeReg_reg ,
    \writeRd[13].writeReg_reg ,
    \writeRd[14].writeReg_reg ,
    \writeRd[16].writeReg_reg ,
    \writeRd[17].writeReg_reg ,
    \writeRd[18].writeReg_reg ,
    \writeRd[19].writeReg_reg ,
    \writeRd[20].writeReg_reg ,
    \writeRd[21].writeReg_reg ,
    \writeRd[22].writeReg_reg ,
    \writeRd[24].writeReg_reg ,
    \writeRd[25].writeReg_reg ,
    \writeRd[26].writeReg_reg ,
    \writeRd[27].writeReg_reg ,
    \writeRd[28].writeReg_reg ,
    \writeRd[29].writeReg_reg ,
    \writeRd[30].writeReg_reg ,
    \writeRd[31].writeReg_reg ,
    \writeRd[15].writeReg_reg ,
    \writeRd[23].writeReg_reg ,
    \writeRd[7].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    Q,
    \ALUSrcB_reg[1] ,
    RegDst,
    \ALUOp_reg[1] ,
    \ALUOp_reg[1]_0 ,
    \ALUSrcB_reg[2] ,
    \PCSource_reg[1] ,
    \PCIn_reg[2]_i_1 ,
    RegWrite);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output [4:0]p_1_in;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output [4:0]r2;
  output [4:0]r1;
  output q_reg_rep;
  output q_reg_rep__0;
  output q_reg_rep_0;
  output q_reg_rep__0_0;
  output q_reg_rep_1;
  output q_reg_rep_2;
  output [3:0]D;
  output [2:0]q_reg_10;
  output \FSM_sequential_pr_state_reg[3] ;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output \FSM_sequential_pr_state_reg[3]_0 ;
  output [1:0]q_reg_16;
  output q_reg_17;
  output [0:0]E;
  output q_reg_18;
  output [0:0]\FSM_sequential_pr_state_reg[0] ;
  output \FSM_sequential_pr_state_reg[3]_1 ;
  output q_reg_19;
  output [0:0]q_reg_20;
  output \FSM_sequential_pr_state_reg[0]_0 ;
  output q_reg_21;
  output \FSM_sequential_pr_state_reg[1] ;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output [1:0]\FSM_sequential_pr_state_reg[3]_2 ;
  output q_reg_28;
  output \FSM_sequential_pr_state_reg[3]_3 ;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output [0:0]\writeRd[0].writeReg_reg ;
  output [1:1]\writeRd[1].writeReg_reg ;
  output [2:2]\writeRd[2].writeReg_reg ;
  output [3:3]\writeRd[3].writeReg_reg ;
  output [4:4]\writeRd[4].writeReg_reg ;
  output [5:5]\writeRd[5].writeReg_reg ;
  output [6:6]\writeRd[6].writeReg_reg ;
  output [8:8]\writeRd[8].writeReg_reg ;
  output [9:9]\writeRd[9].writeReg_reg ;
  output [10:10]\writeRd[10].writeReg_reg ;
  output [11:11]\writeRd[11].writeReg_reg ;
  output [12:12]\writeRd[12].writeReg_reg ;
  output [13:13]\writeRd[13].writeReg_reg ;
  output [14:14]\writeRd[14].writeReg_reg ;
  output [16:16]\writeRd[16].writeReg_reg ;
  output [17:17]\writeRd[17].writeReg_reg ;
  output [18:18]\writeRd[18].writeReg_reg ;
  output [19:19]\writeRd[19].writeReg_reg ;
  output [20:20]\writeRd[20].writeReg_reg ;
  output [21:21]\writeRd[21].writeReg_reg ;
  output [22:22]\writeRd[22].writeReg_reg ;
  output [24:24]\writeRd[24].writeReg_reg ;
  output [25:25]\writeRd[25].writeReg_reg ;
  output [26:26]\writeRd[26].writeReg_reg ;
  output [27:27]\writeRd[27].writeReg_reg ;
  output [28:28]\writeRd[28].writeReg_reg ;
  output [29:29]\writeRd[29].writeReg_reg ;
  output [30:30]\writeRd[30].writeReg_reg ;
  output [31:31]\writeRd[31].writeReg_reg ;
  output [15:15]\writeRd[15].writeReg_reg ;
  output [23:23]\writeRd[23].writeReg_reg ;
  output [7:7]\writeRd[7].writeReg_reg ;
  input IRWrite;
  input [31:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [3:0]Q;
  input \ALUSrcB_reg[1] ;
  input RegDst;
  input \ALUOp_reg[1] ;
  input \ALUOp_reg[1]_0 ;
  input \ALUSrcB_reg[2] ;
  input \PCSource_reg[1] ;
  input [0:0]\PCIn_reg[2]_i_1 ;
  input RegWrite;

  wire \ALUOp_reg[1] ;
  wire \ALUOp_reg[1]_0 ;
  wire \ALUSrcB_reg[1] ;
  wire \ALUSrcB_reg[2] ;
  wire Clock;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_pr_state_reg[0] ;
  wire \FSM_sequential_pr_state_reg[0]_0 ;
  wire \FSM_sequential_pr_state_reg[1] ;
  wire \FSM_sequential_pr_state_reg[3] ;
  wire \FSM_sequential_pr_state_reg[3]_0 ;
  wire \FSM_sequential_pr_state_reg[3]_1 ;
  wire [1:0]\FSM_sequential_pr_state_reg[3]_2 ;
  wire \FSM_sequential_pr_state_reg[3]_3 ;
  wire IRWrite;
  wire [31:0]MemoryDataIn;
  wire [5:0]Op;
  wire [0:0]\PCIn_reg[2]_i_1 ;
  wire \PCSource_reg[1] ;
  wire [3:0]Q;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire \gen_reg[0].reg_n_1 ;
  wire \gen_reg[0].reg_n_3 ;
  wire \gen_reg[0].reg_n_4 ;
  wire \gen_reg[0].reg_n_5 ;
  wire \gen_reg[17].reg_n_4 ;
  wire \gen_reg[19].reg_n_1 ;
  wire \gen_reg[1].reg_n_1 ;
  wire \gen_reg[26].reg_n_1 ;
  wire \gen_reg[26].reg_n_2 ;
  wire \gen_reg[26].reg_n_3 ;
  wire \gen_reg[26].reg_n_4 ;
  wire \gen_reg[26].reg_n_5 ;
  wire \gen_reg[27].reg_n_8 ;
  wire \gen_reg[28].reg_n_7 ;
  wire \gen_reg[28].reg_n_8 ;
  wire \gen_reg[29].reg_n_10 ;
  wire \gen_reg[29].reg_n_5 ;
  wire \gen_reg[29].reg_n_7 ;
  wire \gen_reg[29].reg_n_9 ;
  wire \gen_reg[2].reg_n_2 ;
  wire \gen_reg[31].reg_n_3 ;
  wire \gen_reg[3].reg_n_1 ;
  wire \gen_reg[3].reg_n_2 ;
  wire \gen_reg[4].reg_n_2 ;
  wire \gen_reg[4].reg_n_3 ;
  wire \gen_reg[5].reg_n_4 ;
  wire \gen_reg[5].reg_n_5 ;
  wire [4:0]p_1_in;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire [2:0]q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire [1:0]q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire [0:0]q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_rep;
  wire q_reg_rep_0;
  wire q_reg_rep_1;
  wire q_reg_rep_2;
  wire q_reg_rep__0;
  wire q_reg_rep__0_0;
  wire [4:0]r1;
  wire [4:0]r2;
  wire [4:0]rd;
  wire [0:0]\writeRd[0].writeReg_reg ;
  wire [10:10]\writeRd[10].writeReg_reg ;
  wire [11:11]\writeRd[11].writeReg_reg ;
  wire [12:12]\writeRd[12].writeReg_reg ;
  wire [13:13]\writeRd[13].writeReg_reg ;
  wire [14:14]\writeRd[14].writeReg_reg ;
  wire [15:15]\writeRd[15].writeReg_reg ;
  wire [16:16]\writeRd[16].writeReg_reg ;
  wire [17:17]\writeRd[17].writeReg_reg ;
  wire [18:18]\writeRd[18].writeReg_reg ;
  wire [19:19]\writeRd[19].writeReg_reg ;
  wire [1:1]\writeRd[1].writeReg_reg ;
  wire [20:20]\writeRd[20].writeReg_reg ;
  wire [21:21]\writeRd[21].writeReg_reg ;
  wire [22:22]\writeRd[22].writeReg_reg ;
  wire [23:23]\writeRd[23].writeReg_reg ;
  wire [24:24]\writeRd[24].writeReg_reg ;
  wire [25:25]\writeRd[25].writeReg_reg ;
  wire [26:26]\writeRd[26].writeReg_reg ;
  wire [27:27]\writeRd[27].writeReg_reg ;
  wire [28:28]\writeRd[28].writeReg_reg ;
  wire [29:29]\writeRd[29].writeReg_reg ;
  wire [2:2]\writeRd[2].writeReg_reg ;
  wire [30:30]\writeRd[30].writeReg_reg ;
  wire [31:31]\writeRd[31].writeReg_reg ;
  wire [3:3]\writeRd[3].writeReg_reg ;
  wire [4:4]\writeRd[4].writeReg_reg ;
  wire [5:5]\writeRd[5].writeReg_reg ;
  wire [6:6]\writeRd[6].writeReg_reg ;
  wire [7:7]\writeRd[7].writeReg_reg ;
  wire [8:8]\writeRd[8].writeReg_reg ;
  wire [9:9]\writeRd[9].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_1389 \gen_reg[0].reg 
       (.\ALUOp_reg[3]_i_2 (q_reg_4),
        .\ALUOp_reg[3]_i_2_0 (q_reg_1),
        .\ALUOp_reg[3]_i_2_1 (q_reg_2),
        .\ALUOp_reg[3]_i_2_2 (q_reg_0),
        .Clock(Clock),
        .\FSM_sequential_nx_state_reg[0]_i_1 (q_reg_3),
        .\FSM_sequential_nx_state_reg[0]_i_1_0 (\gen_reg[1].reg_n_1 ),
        .\FSM_sequential_nx_state_reg[0]_i_1_1 (\gen_reg[28].reg_n_7 ),
        .\FSM_sequential_nx_state_reg[0]_i_1_2 (\gen_reg[29].reg_n_9 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[0]),
        .Op(Op[1]),
        .\PCIn_reg[2]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg),
        .q_reg_1(\gen_reg[0].reg_n_1 ),
        .q_reg_2(q_reg_25),
        .q_reg_3(\gen_reg[0].reg_n_3 ),
        .q_reg_4(\gen_reg[0].reg_n_4 ),
        .q_reg_5(\gen_reg[0].reg_n_5 ),
        .q_reg_6(q_reg_58));
  Lab_4_CPU_0_0_flipflop_1390 \gen_reg[10].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[10]),
        .\PCIn_reg[12]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .p_1_in(p_1_in[4]),
        .q_reg_0(q_reg_48));
  Lab_4_CPU_0_0_flipflop_1391 \gen_reg[11].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[11]),
        .\PCIn_reg[13]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_47),
        .q_reg_2(r2[0]),
        .q_reg_3(rd[4:1]),
        .rd(rd[0]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1392 \gen_reg[12].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[12]),
        .\PCIn_reg[14]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_6),
        .q_reg_1(rd[1]),
        .q_reg_2(q_reg_46),
        .q_reg_3(r2[1]),
        .rd({rd[4:2],rd[0]}),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1393 \gen_reg[13].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[13]),
        .\PCIn_reg[15]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_45),
        .q_reg_2(r2[2]),
        .q_reg_3({rd[4:3],rd[1:0]}),
        .q_reg_4(\gen_reg[17].reg_n_4 ),
        .rd(rd[2]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1394 \gen_reg[14].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[14]),
        .\PCIn_reg[16]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_8),
        .q_reg_1(rd[3]),
        .q_reg_2(q_reg_44),
        .q_reg_3(r2[3]),
        .q_reg_4(\gen_reg[17].reg_n_4 ),
        .rd({rd[4],rd[2]}),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1395 \gen_reg[15].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[15]),
        .\PCIn_reg[17]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_43),
        .q_reg_2(r2[4]),
        .q_reg_3(rd[3:0]),
        .q_reg_4(\gen_reg[17].reg_n_4 ),
        .rd(rd[4]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1396 \gen_reg[16].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[16]),
        .\PCIn_reg[18]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(r2[0]),
        .q_reg_1(q_reg_42),
        .q_reg_rep_0(q_reg_rep),
        .q_reg_rep__0_0(q_reg_rep__0));
  Lab_4_CPU_0_0_flipflop_1397 \gen_reg[17].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[17]),
        .\PCIn_reg[19]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .Reset(Reset),
        .q_reg_0(r2[1]),
        .q_reg_1(q_reg_41),
        .q_reg_2(\gen_reg[17].reg_n_4 ),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_5),
        .q_reg_rep_0(q_reg_rep_0),
        .q_reg_rep__0_0(q_reg_rep__0_0),
        .r2(r2[0]));
  Lab_4_CPU_0_0_flipflop_1398 \gen_reg[18].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[18]),
        .\PCIn_reg[20]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(r2[2]),
        .q_reg_1(q_reg_40));
  Lab_4_CPU_0_0_flipflop_1399 \gen_reg[19].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[19]),
        .\PCIn_reg[21]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(r2[3]),
        .q_reg_1(\gen_reg[19].reg_n_1 ),
        .q_reg_2(q_reg_39),
        .q_reg_3(q_reg_8),
        .q_reg_4(q_reg_7),
        .q_reg_5(\gen_reg[17].reg_n_4 ),
        .q_reg_6(q_reg_9),
        .r2({r2[4],r2[2]}),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1400 \gen_reg[1].reg 
       (.Clock(Clock),
        .\FSM_sequential_nx_state_reg[0]_i_2 (q_reg_1),
        .\FSM_sequential_nx_state_reg[0]_i_2_0 (q_reg_2),
        .\FSM_sequential_nx_state_reg[0]_i_2_1 (q_reg_4),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[1]),
        .\PCIn_reg[3]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_0),
        .q_reg_1(\gen_reg[1].reg_n_1 ),
        .q_reg_2(q_reg_57));
  Lab_4_CPU_0_0_flipflop_1401 \gen_reg[20].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[20]),
        .\PCIn_reg[22]_i_1 (\PCIn_reg[2]_i_1 ),
        .RegDst(RegDst),
        .RegWrite(RegWrite),
        .Reset(Reset),
        .q_reg_0(q_reg_38),
        .q_reg_1(q_reg_9),
        .q_reg_2(r2[1]),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_rep__0),
        .q_reg_5(q_reg_5),
        .q_reg_6(\gen_reg[19].reg_n_1 ),
        .q_reg_7({rd[3:2],rd[0]}),
        .r2(r2[4]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1402 \gen_reg[21].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[21]),
        .\PCIn_reg[23]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_37),
        .q_reg_rep_0(q_reg_rep_1),
        .r1(r1[0]));
  Lab_4_CPU_0_0_flipflop_1403 \gen_reg[22].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[22]),
        .\PCIn_reg[24]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_36),
        .q_reg_rep_0(q_reg_rep_2),
        .r1(r1[1]));
  Lab_4_CPU_0_0_flipflop_1404 \gen_reg[23].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[23]),
        .\PCIn_reg[25]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_35),
        .r1(r1[2]));
  Lab_4_CPU_0_0_flipflop_1405 \gen_reg[24].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[24]),
        .\PCIn_reg[26]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_34),
        .r1(r1[3]));
  Lab_4_CPU_0_0_flipflop_1406 \gen_reg[25].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[25]),
        .\PCIn_reg[27]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_33),
        .r1(r1[4]));
  Lab_4_CPU_0_0_flipflop_1407 \gen_reg[26].reg 
       (.\ALUOp_reg[2]_i_1 (q_reg_4),
        .\ALUOp_reg[2]_i_1_0 (\gen_reg[4].reg_n_3 ),
        .\ALUOp_reg[2]_i_1_1 (\gen_reg[2].reg_n_2 ),
        .Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[26]),
        .Op(Op[0]),
        .Reset(Reset),
        .WrCLO_reg_i_3(Op[5:1]),
        .q_reg_0(\gen_reg[26].reg_n_1 ),
        .q_reg_1(\gen_reg[26].reg_n_2 ),
        .q_reg_2(\gen_reg[26].reg_n_3 ),
        .q_reg_3(\gen_reg[26].reg_n_4 ),
        .q_reg_4(\gen_reg[26].reg_n_5 ));
  Lab_4_CPU_0_0_flipflop_1408 \gen_reg[27].reg 
       (.\ALUSrcB_reg[1] (\gen_reg[31].reg_n_3 ),
        .\ALUSrcB_reg[1]_0 (\ALUSrcB_reg[1] ),
        .Clock(Clock),
        .\FSM_sequential_nx_state_reg[1]_i_6 (q_reg_12),
        .\FSM_sequential_nx_state_reg[3]_i_1 (q_reg_22),
        .\FSM_sequential_nx_state_reg[3]_i_2 (\gen_reg[1].reg_n_1 ),
        .\FSM_sequential_pr_state_reg[1] (\FSM_sequential_pr_state_reg[1] ),
        .\FSM_sequential_pr_state_reg[3] (\FSM_sequential_pr_state_reg[3] ),
        .\FSM_sequential_pr_state_reg[3]_0 (\FSM_sequential_pr_state_reg[3]_2 ),
        .\FSM_sequential_pr_state_reg[3]_1 (\FSM_sequential_pr_state_reg[3]_3 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[27]),
        .\MemtoReg_reg[0] (\gen_reg[28].reg_n_8 ),
        .\MemtoReg_reg[0]_i_1_0 (q_reg_0),
        .\MemtoReg_reg[0]_i_1_1 (\gen_reg[3].reg_n_2 ),
        .\MemtoReg_reg[1] (\gen_reg[26].reg_n_3 ),
        .\MemtoReg_reg[2]_i_1 (\gen_reg[26].reg_n_1 ),
        .\MemtoReg_reg[2]_i_1_0 (\gen_reg[0].reg_n_1 ),
        .\MemtoReg_reg[2]_i_1_1 (\gen_reg[26].reg_n_4 ),
        .Op({Op[5:2],Op[0]}),
        .Q(Q),
        .RegDst_reg_i_2(q_reg_4),
        .RegDst_reg_i_2_0(q_reg_2),
        .RegDst_reg_i_2_1(q_reg_3),
        .RegDst_reg_i_2_2(q_reg),
        .RegDst_reg_i_2_3(\gen_reg[29].reg_n_10 ),
        .Reset(Reset),
        .q_reg_0(Op[1]),
        .q_reg_1(q_reg_10[1]),
        .q_reg_2(q_reg_11),
        .q_reg_3(q_reg_24),
        .q_reg_4(q_reg_26),
        .q_reg_5(q_reg_27),
        .q_reg_6(\gen_reg[27].reg_n_8 ),
        .q_reg_7(q_reg_28),
        .q_reg_8(q_reg_18));
  Lab_4_CPU_0_0_flipflop_1409 \gen_reg[28].reg 
       (.\ALUOp_reg[1] (\ALUOp_reg[1] ),
        .\ALUOp_reg[1]_0 (\ALUOp_reg[1]_0 ),
        .\ALUOp_reg[1]_1 (\gen_reg[4].reg_n_2 ),
        .ALURegWrite_reg_i_2(\gen_reg[31].reg_n_3 ),
        .Clock(Clock),
        .D(D[1]),
        .\FSM_sequential_pr_state_reg[0] (\FSM_sequential_pr_state_reg[0]_0 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[28]),
        .\MemtoReg_reg[0]_i_1 ({Op[5:3],Op[1:0]}),
        .Op(Op[2]),
        .\PCSource_reg[1] (\PCSource_reg[1] ),
        .Q({Q[3],Q[0]}),
        .Reset(Reset),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_17),
        .q_reg_2(q_reg_20),
        .q_reg_3(\gen_reg[28].reg_n_7 ),
        .q_reg_4(\gen_reg[28].reg_n_8 ));
  Lab_4_CPU_0_0_flipflop_1410 \gen_reg[29].reg 
       (.\ALUOp_reg[0] (\gen_reg[0].reg_n_4 ),
        .\ALUOp_reg[0]_0 (q_reg_15),
        .\ALUOp_reg[3] (q_reg_21),
        .\ALUSrcB_reg[2] (\gen_reg[31].reg_n_3 ),
        .\ALUSrcB_reg[2]_0 (\ALUSrcB_reg[1] ),
        .Clock(Clock),
        .D({D[3],D[0]}),
        .\FSM_sequential_nx_state_reg[2]_i_1 (q_reg_17),
        .\FSM_sequential_nx_state_reg[2]_i_1_0 (\gen_reg[3].reg_n_1 ),
        .\FSM_sequential_pr_state_reg[3] (\FSM_sequential_pr_state_reg[3]_1 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[29]),
        .Op({Op[5:4],Op[2:0]}),
        .Q({Q[3],Q[1:0]}),
        .RegDst_reg_i_3(q_reg_1),
        .RegDst_reg_i_3_0(q_reg_0),
        .RegDst_reg_i_3_1(q_reg_2),
        .Reset(Reset),
        .UpperImm_reg(\PCSource_reg[1] ),
        .q_reg_0(Op[3]),
        .q_reg_1(q_reg_19),
        .q_reg_2(\gen_reg[29].reg_n_5 ),
        .q_reg_3(q_reg_23),
        .q_reg_4(\gen_reg[29].reg_n_7 ),
        .q_reg_5(q_reg_10[2]),
        .q_reg_6(\gen_reg[29].reg_n_9 ),
        .q_reg_7(\gen_reg[29].reg_n_10 ));
  Lab_4_CPU_0_0_flipflop_1411 \gen_reg[2].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[2]),
        .\PCIn_reg[4]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .SHAMTSel_reg_i_2(q_reg_0),
        .SHAMTSel_reg_i_2_0(q_reg),
        .SHAMTSel_reg_i_2_1(\gen_reg[5].reg_n_4 ),
        .SHAMTSel_reg_i_2_2({Op[3],Op[1]}),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_21),
        .q_reg_2(\gen_reg[2].reg_n_2 ),
        .q_reg_3(q_reg_56));
  Lab_4_CPU_0_0_flipflop_1412 \gen_reg[30].reg 
       (.\ALUOp_reg[3] (\gen_reg[0].reg_n_3 ),
        .\ALUSrcB_reg[2] (\ALUSrcB_reg[2] ),
        .\ALUSrcB_reg[2]_0 (q_reg_18),
        .\ALUSrcB_reg[2]_1 (\gen_reg[0].reg_n_1 ),
        .\ALUSrcB_reg[2]_2 (\PCSource_reg[1] ),
        .Clock(Clock),
        .E(E),
        .\FSM_sequential_pr_state_reg[0] (\FSM_sequential_pr_state_reg[0] ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[30]),
        .\MemtoReg_reg[2]_i_2 ({Op[5],Op[3:0]}),
        .Op(Op[4]),
        .Reset(Reset),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_32));
  Lab_4_CPU_0_0_flipflop_1413 \gen_reg[31].reg 
       (.\ALUOp_reg[2] (\gen_reg[29].reg_n_7 ),
        .\ALUOp_reg[2]_0 (\gen_reg[26].reg_n_2 ),
        .ALUSrcA_reg_i_2(q_reg_14),
        .\ALUSrcB_reg[0] (\gen_reg[29].reg_n_5 ),
        .Clock(Clock),
        .D(D[2]),
        .\FSM_sequential_pr_state_reg[3] (q_reg_10[0]),
        .\FSM_sequential_pr_state_reg[3]_0 (\FSM_sequential_pr_state_reg[3]_0 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[31]),
        .Op(Op[4:0]),
        .Q({Q[3:2],Q[0]}),
        .Reset(Reset),
        .q_reg_0(Op[5]),
        .q_reg_1(\gen_reg[31].reg_n_3 ),
        .q_reg_2(q_reg_29),
        .q_reg_3(q_reg_22),
        .q_reg_4(q_reg_31));
  Lab_4_CPU_0_0_flipflop_1414 \gen_reg[3].reg 
       (.Clock(Clock),
        .\FSM_sequential_nx_state_reg[2]_i_4 (q_reg),
        .\FSM_sequential_nx_state_reg[2]_i_4_0 (q_reg_0),
        .\FSM_sequential_nx_state_reg[2]_i_4_1 (Op[1]),
        .\FSM_sequential_nx_state_reg[2]_i_4_2 (q_reg_1),
        .\FSM_sequential_nx_state_reg[2]_i_4_3 (\gen_reg[5].reg_n_5 ),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[3]),
        .\MemtoReg_reg[0]_i_2 (q_reg_3),
        .\MemtoReg_reg[0]_i_2_0 (q_reg_4),
        .\PCIn_reg[5]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .q_reg_0(q_reg_2),
        .q_reg_1(\gen_reg[3].reg_n_1 ),
        .q_reg_2(\gen_reg[3].reg_n_2 ),
        .q_reg_3(q_reg_55));
  Lab_4_CPU_0_0_flipflop_1415 \gen_reg[4].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[4]),
        .\PCIn_reg[6]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .SHAMTSel_reg(q_reg_2),
        .SHAMTSel_reg_0(q_reg_4),
        .SHAMTSel_reg_1(q_reg),
        .SHAMTSel_reg_2(q_reg_0),
        .SHAMTSel_reg_3(q_reg_1),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_30),
        .q_reg_2(\gen_reg[4].reg_n_2 ),
        .q_reg_3(\gen_reg[4].reg_n_3 ),
        .q_reg_4(q_reg_54));
  Lab_4_CPU_0_0_flipflop_1416 \gen_reg[5].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[5]),
        .\MemtoReg_reg[2]_i_2 (\gen_reg[26].reg_n_1 ),
        .\MemtoReg_reg[2]_i_2_0 (\gen_reg[26].reg_n_4 ),
        .\MemtoReg_reg[2]_i_2_1 (\gen_reg[27].reg_n_8 ),
        .\PCIn_reg[7]_i_1 (\PCIn_reg[2]_i_1 ),
        .PCWrite_reg_i_1(q_reg_2),
        .PCWrite_reg_i_1_0(q_reg_3),
        .PCWrite_reg_i_1_1(q_reg_1),
        .PCWrite_reg_i_1_2(q_reg),
        .PCWrite_reg_i_1_3(q_reg_0),
        .Reset(Reset),
        .WrCLO_reg_i_2(\gen_reg[0].reg_n_5 ),
        .WrCLO_reg_i_2_0(\gen_reg[26].reg_n_5 ),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_13),
        .q_reg_2(q_reg_14),
        .q_reg_3(q_reg_15),
        .q_reg_4(\gen_reg[5].reg_n_4 ),
        .q_reg_5(\gen_reg[5].reg_n_5 ),
        .q_reg_6(q_reg_53));
  Lab_4_CPU_0_0_flipflop_1417 \gen_reg[6].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[6]),
        .\PCIn_reg[8]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .p_1_in(p_1_in[0]),
        .q_reg_0(q_reg_52));
  Lab_4_CPU_0_0_flipflop_1418 \gen_reg[7].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[7]),
        .\PCIn_reg[9]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .p_1_in(p_1_in[1]),
        .q_reg_0(q_reg_51));
  Lab_4_CPU_0_0_flipflop_1419 \gen_reg[8].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[8]),
        .\PCIn_reg[10]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .p_1_in(p_1_in[2]),
        .q_reg_0(q_reg_50));
  Lab_4_CPU_0_0_flipflop_1420 \gen_reg[9].reg 
       (.Clock(Clock),
        .IRWrite(IRWrite),
        .MemoryDataIn(MemoryDataIn[9]),
        .\PCIn_reg[11]_i_1 (\PCIn_reg[2]_i_1 ),
        .Reset(Reset),
        .p_1_in(p_1_in[3]),
        .q_reg_0(q_reg_49));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_10
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_63,
    data21,
    data22,
    data23,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_i_4__15,
    q_reg_i_4__15_0,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    r2,
    q_reg_95,
    q_reg_i_4__31,
    q_reg_i_4__31_0,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_i_4__41,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_105,
    q_reg_106,
    q_reg_i_4__42,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_63;
  input [31:0]data21;
  input [31:0]data22;
  input [31:0]data23;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_i_4__15;
  input q_reg_i_4__15_0;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input [2:0]r2;
  input q_reg_95;
  input q_reg_i_4__31;
  input q_reg_i_4__31_0;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_i_4__41;
  input q_reg_99;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input q_reg_103;
  input q_reg_104;
  input q_reg_105;
  input q_reg_106;
  input q_reg_i_4__42;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input q_reg_125;
  input q_reg_126;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data21;
  wire [31:0]data22;
  wire [31:0]data23;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_i_4__15;
  wire q_reg_i_4__15_0;
  wire q_reg_i_4__31;
  wire q_reg_i_4__31_0;
  wire q_reg_i_4__41;
  wire q_reg_i_4__42;
  wire [2:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_967 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data21(data21[0]),
        .data22(data22[0]),
        .data23(data23[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_2(q_reg_63),
        .q_reg_3(q_reg_95),
        .q_reg_i_4__31_0(q_reg_i_4__31),
        .q_reg_i_4__31_1(q_reg_i_4__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_968 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data21(data21[10]),
        .data22(data22[10]),
        .data23(data23[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_73),
        .q_reg_3(q_reg_105),
        .q_reg_i_4__41_0(q_reg_i_4__31),
        .q_reg_i_4__41_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_969 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data21(data21[11]),
        .data22(data22[11]),
        .data23(data23[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_2(q_reg_74),
        .q_reg_3(q_reg_106),
        .q_reg_i_4__42_0(q_reg_i_4__42),
        .q_reg_i_4__42_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_970 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data21(data21[12]),
        .data22(data22[12]),
        .data23(data23[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_2(q_reg_75),
        .q_reg_3(q_reg_107),
        .q_reg_i_4__43_0(q_reg_i_4__42),
        .q_reg_i_4__43_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_971 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data21(data21[13]),
        .data22(data22[13]),
        .data23(data23[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_76),
        .q_reg_3(q_reg_108),
        .q_reg_i_4__44_0(q_reg_i_4__42),
        .q_reg_i_4__44_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_972 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data21(data21[14]),
        .data22(data22[14]),
        .data23(data23[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_2(q_reg_77),
        .q_reg_3(q_reg_109),
        .q_reg_i_4__45_0(q_reg_i_4__42),
        .q_reg_i_4__45_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_973 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data21(data21[15]),
        .data22(data22[15]),
        .data23(data23[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_78),
        .q_reg_3(q_reg_110),
        .q_reg_i_4__46_0(q_reg_i_4__42),
        .q_reg_i_4__46_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_974 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data21(data21[16]),
        .data22(data22[16]),
        .data23(data23[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_2(q_reg_79),
        .q_reg_3(q_reg_111),
        .q_reg_i_4__15_0(q_reg_i_4__15),
        .q_reg_i_4__15_1(q_reg_i_4__15_0),
        .q_reg_i_4__47_0(q_reg_i_4__42),
        .q_reg_i_4__47_1(q_reg_i_4__41),
        .r1(r1[2]),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_975 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data21(data21[17]),
        .data22(data22[17]),
        .data23(data23[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_80),
        .q_reg_3(q_reg_112),
        .q_reg_i_4__16_0(q_reg_i_4__15),
        .q_reg_i_4__16_1(q_reg_i_4__15_0),
        .q_reg_i_4__48_0(q_reg_i_4__42),
        .q_reg_i_4__48_1(q_reg_i_4__41),
        .r1(r1[2]),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_976 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data21(data21[18]),
        .data22(data22[18]),
        .data23(data23[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_2(q_reg_81),
        .q_reg_3(q_reg_113),
        .q_reg_i_4__17_0(q_reg_i_4__15),
        .q_reg_i_4__17_1(q_reg_i_4__15_0),
        .q_reg_i_4__49_0(q_reg_i_4__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_977 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data21(data21[19]),
        .data22(data22[19]),
        .data23(data23[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_2(q_reg_82),
        .q_reg_3(q_reg_114),
        .q_reg_i_4__18_0(q_reg_i_4__15),
        .q_reg_i_4__18_1(q_reg_i_4__15_0),
        .q_reg_i_4__50_0(q_reg_i_4__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_978 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data21(data21[1]),
        .data22(data22[1]),
        .data23(data23[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_2(q_reg_64),
        .q_reg_3(q_reg_96),
        .q_reg_i_4__32_0(q_reg_i_4__31),
        .q_reg_i_4__32_1(q_reg_i_4__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_979 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data21(data21[20]),
        .data22(data22[20]),
        .data23(data23[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_2(q_reg_83),
        .q_reg_3(q_reg_115),
        .q_reg_i_4__19_0(q_reg_i_4__15),
        .q_reg_i_4__19_1(q_reg_i_4__15_0),
        .q_reg_i_4__51_0(q_reg_i_4__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_980 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data21(data21[21]),
        .data22(data22[21]),
        .data23(data23[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_84),
        .q_reg_3(q_reg_116),
        .q_reg_i_4__20_0(q_reg_i_4__15),
        .q_reg_i_4__20_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_981 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data21(data21[22]),
        .data22(data22[22]),
        .data23(data23[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_2(q_reg_85),
        .q_reg_3(q_reg_117),
        .q_reg_i_4__21_0(q_reg_i_4__15),
        .q_reg_i_4__21_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_982 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data21(data21[23]),
        .data22(data22[23]),
        .data23(data23[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_2(q_reg_86),
        .q_reg_3(q_reg_118),
        .q_reg_i_4__22_0(q_reg_i_4__15),
        .q_reg_i_4__22_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_983 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data21(data21[24]),
        .data22(data22[24]),
        .data23(data23[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_2(q_reg_87),
        .q_reg_3(q_reg_119),
        .q_reg_i_4__23_0(q_reg_i_4__15),
        .q_reg_i_4__23_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_984 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data21(data21[25]),
        .data22(data22[25]),
        .data23(data23[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_2(q_reg_88),
        .q_reg_3(q_reg_120),
        .q_reg_i_4__24_0(q_reg_i_4__15),
        .q_reg_i_4__24_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_985 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data21(data21[26]),
        .data22(data22[26]),
        .data23(data23[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_89),
        .q_reg_3(q_reg_121),
        .q_reg_i_4__25_0(q_reg_i_4__15),
        .q_reg_i_4__25_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_986 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data21(data21[27]),
        .data22(data22[27]),
        .data23(data23[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_2(q_reg_90),
        .q_reg_3(q_reg_122),
        .q_reg_i_4__26_0(q_reg_i_4__15),
        .q_reg_i_4__26_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_987 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data21(data21[28]),
        .data22(data22[28]),
        .data23(data23[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_2(q_reg_91),
        .q_reg_3(q_reg_123),
        .q_reg_i_4__27_0(q_reg_i_4__15),
        .q_reg_i_4__27_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_988 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data21(data21[29]),
        .data22(data22[29]),
        .data23(data23[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_92),
        .q_reg_3(q_reg_124),
        .q_reg_i_4__28_0(q_reg_i_4__15),
        .q_reg_i_4__28_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_989 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data21(data21[2]),
        .data22(data22[2]),
        .data23(data23[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_65),
        .q_reg_3(q_reg_97),
        .q_reg_i_4__33_0(q_reg_i_4__31),
        .q_reg_i_4__33_1(q_reg_i_4__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_990 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data21(data21[30]),
        .data22(data22[30]),
        .data23(data23[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_2(q_reg_93),
        .q_reg_3(q_reg_125),
        .q_reg_i_4__29_0(q_reg_i_4__15),
        .q_reg_i_4__29_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_991 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data21(data21[31]),
        .data22(data22[31]),
        .data23(data23[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_2(q_reg_94),
        .q_reg_3(q_reg_126),
        .q_reg_i_4__30_0(q_reg_i_4__15),
        .q_reg_i_4__30_1(q_reg_i_4__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_992 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data21(data21[3]),
        .data22(data22[3]),
        .data23(data23[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_2(q_reg_66),
        .q_reg_3(q_reg_98),
        .q_reg_i_4__34_0(q_reg_i_4__31),
        .q_reg_i_4__34_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_993 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data21(data21[4]),
        .data22(data22[4]),
        .data23(data23[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_2(q_reg_67),
        .q_reg_3(q_reg_99),
        .q_reg_i_4__35_0(q_reg_i_4__31),
        .q_reg_i_4__35_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_994 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data21(data21[5]),
        .data22(data22[5]),
        .data23(data23[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_2(q_reg_68),
        .q_reg_3(q_reg_100),
        .q_reg_i_4__36_0(q_reg_i_4__31),
        .q_reg_i_4__36_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_995 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data21(data21[6]),
        .data22(data22[6]),
        .data23(data23[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_2(q_reg_69),
        .q_reg_3(q_reg_101),
        .q_reg_i_4__37_0(q_reg_i_4__31),
        .q_reg_i_4__37_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_996 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data21(data21[7]),
        .data22(data22[7]),
        .data23(data23[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_2(q_reg_70),
        .q_reg_3(q_reg_102),
        .q_reg_i_4__38_0(q_reg_i_4__31),
        .q_reg_i_4__38_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_997 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data21(data21[8]),
        .data22(data22[8]),
        .data23(data23[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_2(q_reg_71),
        .q_reg_3(q_reg_103),
        .q_reg_i_4__39_0(q_reg_i_4__31),
        .q_reg_i_4__39_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_998 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data21(data21[9]),
        .data22(data22[9]),
        .data23(data23[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_72),
        .q_reg_3(q_reg_104),
        .q_reg_i_4__40_0(q_reg_i_4__31),
        .q_reg_i_4__40_1(q_reg_i_4__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_11
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_935 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data19(data19[0]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_936 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data19(data19[10]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_937 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data19(data19[11]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_938 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data19(data19[12]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_939 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data19(data19[13]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_940 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data19(data19[14]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_941 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data19(data19[15]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_942 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data19(data19[16]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_943 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data19(data19[17]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_944 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data19(data19[18]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_945 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data19(data19[19]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_946 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data19(data19[1]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_947 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data19(data19[20]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_948 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data19(data19[21]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_949 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data19(data19[22]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_950 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data19(data19[23]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_951 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data19(data19[24]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_952 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data19(data19[25]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_953 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data19(data19[26]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_954 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data19(data19[27]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_955 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data19(data19[28]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_956 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data19(data19[29]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_957 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data19(data19[2]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_958 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data19(data19[30]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_959 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data19(data19[31]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_960 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data19(data19[3]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_961 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data19(data19[4]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_962 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data19(data19[5]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_963 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data19(data19[6]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_964 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data19(data19[7]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_965 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data19(data19[8]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_966 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data19(data19[9]),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_12
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_903 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data18(data18[0]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_904 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data18(data18[10]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_905 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data18(data18[11]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_906 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data18(data18[12]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_907 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data18(data18[13]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_908 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data18(data18[14]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_909 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data18(data18[15]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_910 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data18(data18[16]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_911 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data18(data18[17]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_912 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data18(data18[18]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_913 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data18(data18[19]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_914 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data18(data18[1]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_915 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data18(data18[20]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_916 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data18(data18[21]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_917 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data18(data18[22]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_918 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data18(data18[23]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_919 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data18(data18[24]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_920 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data18(data18[25]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_921 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data18(data18[26]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_922 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data18(data18[27]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_923 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data18(data18[28]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_924 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data18(data18[29]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_925 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data18(data18[2]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_926 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data18(data18[30]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_927 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data18(data18[31]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_928 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data18(data18[3]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_929 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data18(data18[4]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_930 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data18(data18[5]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_931 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data18(data18[6]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_932 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data18(data18[7]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_933 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data18(data18[8]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_934 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data18(data18[9]),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_13
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_871 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data17(data17[0]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_872 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data17(data17[10]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_873 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data17(data17[11]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_874 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data17(data17[12]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_875 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data17(data17[13]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_876 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data17(data17[14]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_877 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data17(data17[15]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_878 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data17(data17[16]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_879 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data17(data17[17]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_880 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data17(data17[18]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_881 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data17(data17[19]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_882 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data17(data17[1]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_883 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data17(data17[20]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_884 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data17(data17[21]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_885 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data17(data17[22]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_886 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data17(data17[23]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_887 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data17(data17[24]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_888 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data17(data17[25]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_889 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data17(data17[26]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_890 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data17(data17[27]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_891 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data17(data17[28]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_892 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data17(data17[29]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_893 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data17(data17[2]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_894 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data17(data17[30]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_895 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data17(data17[31]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_896 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data17(data17[3]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_897 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data17(data17[4]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_898 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data17(data17[5]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_899 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data17(data17[6]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_900 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data17(data17[7]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_901 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data17(data17[8]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_902 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data17(data17[9]),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_14
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__15,
    q_reg_i_4__15_0,
    q_reg_i_4__31,
    q_reg_i_4__31_0,
    q_reg_i_4__41,
    q_reg_i_4__42,
    r2);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [31:0]data17;
  input [1:0]r1;
  input [31:0]data18;
  input [31:0]data19;
  input q_reg_i_4__15;
  input q_reg_i_4__15_0;
  input q_reg_i_4__31;
  input q_reg_i_4__31_0;
  input q_reg_i_4__41;
  input q_reg_i_4__42;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data17;
  wire [31:0]data18;
  wire [31:0]data19;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_4__15;
  wire q_reg_i_4__15_0;
  wire q_reg_i_4__31;
  wire q_reg_i_4__31_0;
  wire q_reg_i_4__41;
  wire q_reg_i_4__42;
  wire [1:0]r1;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_839 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data17(data17[0]),
        .data18(data18[0]),
        .data19(data19[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_i_4__31(q_reg_i_4__31),
        .q_reg_i_4__31_0(q_reg_i_4__31_0),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_840 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data17(data17[10]),
        .data18(data18[10]),
        .data19(data19[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_i_4__41(q_reg_i_4__31),
        .q_reg_i_4__41_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_841 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data17(data17[11]),
        .data18(data18[11]),
        .data19(data19[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_i_4__42(q_reg_i_4__42),
        .q_reg_i_4__42_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_842 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data17(data17[12]),
        .data18(data18[12]),
        .data19(data19[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_i_4__43(q_reg_i_4__42),
        .q_reg_i_4__43_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_843 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data17(data17[13]),
        .data18(data18[13]),
        .data19(data19[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_i_4__44(q_reg_i_4__42),
        .q_reg_i_4__44_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_844 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data17(data17[14]),
        .data18(data18[14]),
        .data19(data19[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_i_4__45(q_reg_i_4__42),
        .q_reg_i_4__45_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_845 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data17(data17[15]),
        .data18(data18[15]),
        .data19(data19[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_i_4__46(q_reg_i_4__42),
        .q_reg_i_4__46_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_846 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data17(data17[16]),
        .data18(data18[16]),
        .data19(data19[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_i_4__15(q_reg_i_4__15),
        .q_reg_i_4__15_0(q_reg_i_4__15_0),
        .q_reg_i_4__47(q_reg_i_4__42),
        .q_reg_i_4__47_0(q_reg_i_4__41),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_847 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data17(data17[17]),
        .data18(data18[17]),
        .data19(data19[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_i_4__16(q_reg_i_4__15),
        .q_reg_i_4__16_0(q_reg_i_4__15_0),
        .q_reg_i_4__48(q_reg_i_4__42),
        .q_reg_i_4__48_0(q_reg_i_4__41),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_848 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data17(data17[18]),
        .data18(data18[18]),
        .data19(data19[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_i_4__17(q_reg_i_4__15),
        .q_reg_i_4__17_0(q_reg_i_4__15_0),
        .q_reg_i_4__49(q_reg_i_4__42),
        .r2(r2[0]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_849 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data17(data17[19]),
        .data18(data18[19]),
        .data19(data19[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_i_4__18(q_reg_i_4__15),
        .q_reg_i_4__18_0(q_reg_i_4__15_0),
        .q_reg_i_4__50(q_reg_i_4__42),
        .r2(r2[0]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_850 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data17(data17[1]),
        .data18(data18[1]),
        .data19(data19[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_i_4__32(q_reg_i_4__31),
        .q_reg_i_4__32_0(q_reg_i_4__31_0),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_851 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data17(data17[20]),
        .data18(data18[20]),
        .data19(data19[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_i_4__19(q_reg_i_4__15),
        .q_reg_i_4__19_0(q_reg_i_4__15_0),
        .q_reg_i_4__51(q_reg_i_4__42),
        .r2(r2[0]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_852 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data17(data17[21]),
        .data18(data18[21]),
        .data19(data19[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_i_4__20(q_reg_i_4__15),
        .q_reg_i_4__20_0(q_reg_i_4__15_0),
        .q_reg_i_4__52(q_reg_i_4__42),
        .r2(r2[0]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_853 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data17(data17[22]),
        .data18(data18[22]),
        .data19(data19[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_i_4__21(q_reg_i_4__15),
        .q_reg_i_4__21_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_854 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data17(data17[23]),
        .data18(data18[23]),
        .data19(data19[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_i_4__22(q_reg_i_4__15),
        .q_reg_i_4__22_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_855 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data17(data17[24]),
        .data18(data18[24]),
        .data19(data19[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_i_4__23(q_reg_i_4__15),
        .q_reg_i_4__23_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_856 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data17(data17[25]),
        .data18(data18[25]),
        .data19(data19[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_i_4__24(q_reg_i_4__15),
        .q_reg_i_4__24_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_857 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data17(data17[26]),
        .data18(data18[26]),
        .data19(data19[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_i_4__25(q_reg_i_4__15),
        .q_reg_i_4__25_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_858 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data17(data17[27]),
        .data18(data18[27]),
        .data19(data19[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_i_4__26(q_reg_i_4__15),
        .q_reg_i_4__26_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_859 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data17(data17[28]),
        .data18(data18[28]),
        .data19(data19[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_i_4__27(q_reg_i_4__15),
        .q_reg_i_4__27_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_860 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data17(data17[29]),
        .data18(data18[29]),
        .data19(data19[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_i_4__28(q_reg_i_4__15),
        .q_reg_i_4__28_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_861 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data17(data17[2]),
        .data18(data18[2]),
        .data19(data19[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_i_4__33(q_reg_i_4__31),
        .q_reg_i_4__33_0(q_reg_i_4__31_0),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_862 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data17(data17[30]),
        .data18(data18[30]),
        .data19(data19[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_i_4__29(q_reg_i_4__15),
        .q_reg_i_4__29_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_863 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data17(data17[31]),
        .data18(data18[31]),
        .data19(data19[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_i_4__30(q_reg_i_4__15),
        .q_reg_i_4__30_0(q_reg_i_4__15_0),
        .r2(r2),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_864 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data17(data17[3]),
        .data18(data18[3]),
        .data19(data19[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_i_4__34(q_reg_i_4__31),
        .q_reg_i_4__34_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_865 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data17(data17[4]),
        .data18(data18[4]),
        .data19(data19[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_i_4__35(q_reg_i_4__31),
        .q_reg_i_4__35_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_866 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data17(data17[5]),
        .data18(data18[5]),
        .data19(data19[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_i_4__36(q_reg_i_4__31),
        .q_reg_i_4__36_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_867 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data17(data17[6]),
        .data18(data18[6]),
        .data19(data19[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_i_4__37(q_reg_i_4__31),
        .q_reg_i_4__37_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_868 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data17(data17[7]),
        .data18(data18[7]),
        .data19(data19[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_i_4__38(q_reg_i_4__31),
        .q_reg_i_4__38_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_869 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data17(data17[8]),
        .data18(data18[8]),
        .data19(data19[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_i_4__39(q_reg_i_4__31),
        .q_reg_i_4__39_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_870 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data17(data17[9]),
        .data18(data18[9]),
        .data19(data19[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_i_4__40(q_reg_i_4__31),
        .q_reg_i_4__40_0(q_reg_i_4__41),
        .r1(r1),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_15
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_807 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data15(data15[0]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_808 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data15(data15[10]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_809 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data15(data15[11]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_810 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data15(data15[12]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_811 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data15(data15[13]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_812 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data15(data15[14]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_813 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data15(data15[15]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_814 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data15(data15[16]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_815 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data15(data15[17]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_816 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data15(data15[18]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_817 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data15(data15[19]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_818 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data15(data15[1]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_819 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data15(data15[20]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_820 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data15(data15[21]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_821 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data15(data15[22]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_822 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data15(data15[23]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_823 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data15(data15[24]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_824 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data15(data15[25]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_825 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data15(data15[26]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_826 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data15(data15[27]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_827 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data15(data15[28]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_828 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data15(data15[29]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_829 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data15(data15[2]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_830 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data15(data15[30]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_831 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data15(data15[31]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_832 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data15(data15[3]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_833 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data15(data15[4]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_834 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data15(data15[5]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_835 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data15(data15[6]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_836 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data15(data15[7]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_837 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data15(data15[8]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_838 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data15(data15[9]),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_16
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_775 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data14(data14[0]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_776 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data14(data14[10]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_777 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data14(data14[11]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_778 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data14(data14[12]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_779 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data14(data14[13]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_780 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data14(data14[14]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_781 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data14(data14[15]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_782 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data14(data14[16]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_783 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data14(data14[17]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_784 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data14(data14[18]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_785 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data14(data14[19]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_786 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data14(data14[1]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_787 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data14(data14[20]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_788 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data14(data14[21]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_789 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data14(data14[22]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_790 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data14(data14[23]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_791 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data14(data14[24]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_792 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data14(data14[25]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_793 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data14(data14[26]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_794 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data14(data14[27]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_795 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data14(data14[28]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_796 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data14(data14[29]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_797 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data14(data14[2]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_798 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data14(data14[30]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_799 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data14(data14[31]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_800 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data14(data14[3]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_801 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data14(data14[4]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_802 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data14(data14[5]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_803 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data14(data14[6]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_804 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data14(data14[7]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_805 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data14(data14[8]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_806 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data14(data14[9]),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_17
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_743 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data13(data13[0]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_744 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data13(data13[10]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_745 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data13(data13[11]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_746 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data13(data13[12]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_747 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data13(data13[13]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_748 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data13(data13[14]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_749 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data13(data13[15]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_750 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data13(data13[16]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_751 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data13(data13[17]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_752 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data13(data13[18]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_753 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data13(data13[19]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_754 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data13(data13[1]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_755 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data13(data13[20]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_756 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data13(data13[21]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_757 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data13(data13[22]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_758 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data13(data13[23]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_759 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data13(data13[24]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_760 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data13(data13[25]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_761 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data13(data13[26]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_762 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data13(data13[27]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_763 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data13(data13[28]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_764 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data13(data13[29]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_765 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data13(data13[2]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_766 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data13(data13[30]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_767 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data13(data13[31]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_768 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data13(data13[3]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_769 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data13(data13[4]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_770 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data13(data13[5]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_771 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data13(data13[6]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_772 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data13(data13[7]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_773 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data13(data13[8]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_774 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data13(data13[9]),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_18
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_63,
    data13,
    data14,
    data15,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_i_3__15,
    q_reg_i_3__15_0,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    r2,
    q_reg_95,
    q_reg_i_3__31,
    q_reg_i_3__31_0,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_99,
    q_reg_i_3__41,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_105,
    q_reg_106,
    q_reg_i_3__42,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_63;
  input [31:0]data13;
  input [31:0]data14;
  input [31:0]data15;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_i_3__15;
  input q_reg_i_3__15_0;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input [2:0]r2;
  input q_reg_95;
  input q_reg_i_3__31;
  input q_reg_i_3__31_0;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_99;
  input q_reg_i_3__41;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input q_reg_103;
  input q_reg_104;
  input q_reg_105;
  input q_reg_106;
  input q_reg_i_3__42;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input q_reg_125;
  input q_reg_126;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data13;
  wire [31:0]data14;
  wire [31:0]data15;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_i_3__15;
  wire q_reg_i_3__15_0;
  wire q_reg_i_3__31;
  wire q_reg_i_3__31_0;
  wire q_reg_i_3__41;
  wire q_reg_i_3__42;
  wire [2:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_711 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data13(data13[0]),
        .data14(data14[0]),
        .data15(data15[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_2(q_reg_63),
        .q_reg_3(q_reg_95),
        .q_reg_i_3__31_0(q_reg_i_3__31),
        .q_reg_i_3__31_1(q_reg_i_3__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_712 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data13(data13[10]),
        .data14(data14[10]),
        .data15(data15[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_73),
        .q_reg_3(q_reg_105),
        .q_reg_i_3__41_0(q_reg_i_3__31),
        .q_reg_i_3__41_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_713 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data13(data13[11]),
        .data14(data14[11]),
        .data15(data15[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_2(q_reg_74),
        .q_reg_3(q_reg_106),
        .q_reg_i_3__42_0(q_reg_i_3__42),
        .q_reg_i_3__42_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_714 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data13(data13[12]),
        .data14(data14[12]),
        .data15(data15[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_2(q_reg_75),
        .q_reg_3(q_reg_107),
        .q_reg_i_3__43_0(q_reg_i_3__42),
        .q_reg_i_3__43_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_715 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data13(data13[13]),
        .data14(data14[13]),
        .data15(data15[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_76),
        .q_reg_3(q_reg_108),
        .q_reg_i_3__44_0(q_reg_i_3__42),
        .q_reg_i_3__44_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_716 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data13(data13[14]),
        .data14(data14[14]),
        .data15(data15[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_2(q_reg_77),
        .q_reg_3(q_reg_109),
        .q_reg_i_3__45_0(q_reg_i_3__42),
        .q_reg_i_3__45_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_717 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data13(data13[15]),
        .data14(data14[15]),
        .data15(data15[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_78),
        .q_reg_3(q_reg_110),
        .q_reg_i_3__46_0(q_reg_i_3__42),
        .q_reg_i_3__46_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_718 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data13(data13[16]),
        .data14(data14[16]),
        .data15(data15[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_2(q_reg_79),
        .q_reg_3(q_reg_111),
        .q_reg_i_3__15_0(q_reg_i_3__15),
        .q_reg_i_3__15_1(q_reg_i_3__15_0),
        .q_reg_i_3__47_0(q_reg_i_3__42),
        .q_reg_i_3__47_1(q_reg_i_3__41),
        .r1(r1[2]),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_719 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data13(data13[17]),
        .data14(data14[17]),
        .data15(data15[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_80),
        .q_reg_3(q_reg_112),
        .q_reg_i_3__16_0(q_reg_i_3__15),
        .q_reg_i_3__16_1(q_reg_i_3__15_0),
        .q_reg_i_3__48_0(q_reg_i_3__42),
        .q_reg_i_3__48_1(q_reg_i_3__41),
        .r1(r1[2]),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_720 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data13(data13[18]),
        .data14(data14[18]),
        .data15(data15[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_2(q_reg_81),
        .q_reg_3(q_reg_113),
        .q_reg_i_3__17_0(q_reg_i_3__15),
        .q_reg_i_3__17_1(q_reg_i_3__15_0),
        .q_reg_i_3__49_0(q_reg_i_3__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_721 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data13(data13[19]),
        .data14(data14[19]),
        .data15(data15[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_2(q_reg_82),
        .q_reg_3(q_reg_114),
        .q_reg_i_3__18_0(q_reg_i_3__15),
        .q_reg_i_3__18_1(q_reg_i_3__15_0),
        .q_reg_i_3__50_0(q_reg_i_3__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_722 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data13(data13[1]),
        .data14(data14[1]),
        .data15(data15[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_2(q_reg_64),
        .q_reg_3(q_reg_96),
        .q_reg_i_3__32_0(q_reg_i_3__31),
        .q_reg_i_3__32_1(q_reg_i_3__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_723 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data13(data13[20]),
        .data14(data14[20]),
        .data15(data15[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_2(q_reg_83),
        .q_reg_3(q_reg_115),
        .q_reg_i_3__19_0(q_reg_i_3__15),
        .q_reg_i_3__19_1(q_reg_i_3__15_0),
        .q_reg_i_3__51_0(q_reg_i_3__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_724 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data13(data13[21]),
        .data14(data14[21]),
        .data15(data15[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_84),
        .q_reg_3(q_reg_116),
        .q_reg_i_3__20_0(q_reg_i_3__15),
        .q_reg_i_3__20_1(q_reg_i_3__15_0),
        .q_reg_i_3__52_0(q_reg_i_3__42),
        .r1(r1[2]),
        .r2({r2[2],r2[0]}),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_725 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data13(data13[22]),
        .data14(data14[22]),
        .data15(data15[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_2(q_reg_85),
        .q_reg_3(q_reg_117),
        .q_reg_i_3__21_0(q_reg_i_3__15),
        .q_reg_i_3__21_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_726 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data13(data13[23]),
        .data14(data14[23]),
        .data15(data15[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_2(q_reg_86),
        .q_reg_3(q_reg_118),
        .q_reg_i_3__22_0(q_reg_i_3__15),
        .q_reg_i_3__22_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_727 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data13(data13[24]),
        .data14(data14[24]),
        .data15(data15[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_2(q_reg_87),
        .q_reg_3(q_reg_119),
        .q_reg_i_3__23_0(q_reg_i_3__15),
        .q_reg_i_3__23_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_728 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data13(data13[25]),
        .data14(data14[25]),
        .data15(data15[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_2(q_reg_88),
        .q_reg_3(q_reg_120),
        .q_reg_i_3__24_0(q_reg_i_3__15),
        .q_reg_i_3__24_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_729 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data13(data13[26]),
        .data14(data14[26]),
        .data15(data15[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_89),
        .q_reg_3(q_reg_121),
        .q_reg_i_3__25_0(q_reg_i_3__15),
        .q_reg_i_3__25_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_730 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data13(data13[27]),
        .data14(data14[27]),
        .data15(data15[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_2(q_reg_90),
        .q_reg_3(q_reg_122),
        .q_reg_i_3__26_0(q_reg_i_3__15),
        .q_reg_i_3__26_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_731 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data13(data13[28]),
        .data14(data14[28]),
        .data15(data15[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_2(q_reg_91),
        .q_reg_3(q_reg_123),
        .q_reg_i_3__27_0(q_reg_i_3__15),
        .q_reg_i_3__27_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_732 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data13(data13[29]),
        .data14(data14[29]),
        .data15(data15[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_92),
        .q_reg_3(q_reg_124),
        .q_reg_i_3__28_0(q_reg_i_3__15),
        .q_reg_i_3__28_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_733 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data13(data13[2]),
        .data14(data14[2]),
        .data15(data15[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_65),
        .q_reg_3(q_reg_97),
        .q_reg_i_3__33_0(q_reg_i_3__31),
        .q_reg_i_3__33_1(q_reg_i_3__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_734 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data13(data13[30]),
        .data14(data14[30]),
        .data15(data15[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_2(q_reg_93),
        .q_reg_3(q_reg_125),
        .q_reg_i_3__29_0(q_reg_i_3__15),
        .q_reg_i_3__29_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_735 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data13(data13[31]),
        .data14(data14[31]),
        .data15(data15[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_2(q_reg_94),
        .q_reg_3(q_reg_126),
        .q_reg_i_3__30_0(q_reg_i_3__15),
        .q_reg_i_3__30_1(q_reg_i_3__15_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_736 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data13(data13[3]),
        .data14(data14[3]),
        .data15(data15[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_2(q_reg_66),
        .q_reg_3(q_reg_98),
        .q_reg_i_3__34_0(q_reg_i_3__31),
        .q_reg_i_3__34_1(q_reg_i_3__31_0),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_737 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data13(data13[4]),
        .data14(data14[4]),
        .data15(data15[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_2(q_reg_67),
        .q_reg_3(q_reg_99),
        .q_reg_i_3__35_0(q_reg_i_3__31),
        .q_reg_i_3__35_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_738 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data13(data13[5]),
        .data14(data14[5]),
        .data15(data15[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_2(q_reg_68),
        .q_reg_3(q_reg_100),
        .q_reg_i_3__36_0(q_reg_i_3__31),
        .q_reg_i_3__36_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_739 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data13(data13[6]),
        .data14(data14[6]),
        .data15(data15[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_2(q_reg_69),
        .q_reg_3(q_reg_101),
        .q_reg_i_3__37_0(q_reg_i_3__31),
        .q_reg_i_3__37_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_740 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data13(data13[7]),
        .data14(data14[7]),
        .data15(data15[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_2(q_reg_70),
        .q_reg_3(q_reg_102),
        .q_reg_i_3__38_0(q_reg_i_3__31),
        .q_reg_i_3__38_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_741 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data13(data13[8]),
        .data14(data14[8]),
        .data15(data15[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_2(q_reg_71),
        .q_reg_3(q_reg_103),
        .q_reg_i_3__39_0(q_reg_i_3__31),
        .q_reg_i_3__39_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_742 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data13(data13[9]),
        .data14(data14[9]),
        .data15(data15[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_72),
        .q_reg_3(q_reg_104),
        .q_reg_i_3__40_0(q_reg_i_3__31),
        .q_reg_i_3__40_1(q_reg_i_3__41),
        .r1(r1),
        .r2(r2[2]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_19
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_679 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data30(data30[0]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_680 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data30(data30[10]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_681 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data30(data30[11]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_682 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data30(data30[12]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_683 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data30(data30[13]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_684 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data30(data30[14]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_685 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data30(data30[15]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_686 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data30(data30[16]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_687 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data30(data30[17]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_688 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data30(data30[18]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_689 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data30(data30[19]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_690 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data30(data30[1]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_691 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data30(data30[20]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_692 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data30(data30[21]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_693 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data30(data30[22]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_694 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data30(data30[23]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_695 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data30(data30[24]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_696 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data30(data30[25]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_697 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data30(data30[26]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_698 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data30(data30[27]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_699 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data30(data30[28]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_700 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data30(data30[29]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_701 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data30(data30[2]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_702 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data30(data30[30]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_703 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data30(data30[31]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_704 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data30(data30[3]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_705 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data30(data30[4]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_706 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data30(data30[5]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_707 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data30(data30[6]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_708 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data30(data30[7]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_709 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data30(data30[8]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_710 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data30(data30[9]),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_2
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  input WrLOW;
  input [31:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [31:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;

  Lab_4_CPU_0_0_flipflop_1357 \gen_reg[0].reg 
       (.Clock(Clock),
        .R(R[0]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg));
  Lab_4_CPU_0_0_flipflop_1358 \gen_reg[10].reg 
       (.Clock(Clock),
        .R(R[10]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_9));
  Lab_4_CPU_0_0_flipflop_1359 \gen_reg[11].reg 
       (.Clock(Clock),
        .R(R[11]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_10));
  Lab_4_CPU_0_0_flipflop_1360 \gen_reg[12].reg 
       (.Clock(Clock),
        .R(R[12]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_11));
  Lab_4_CPU_0_0_flipflop_1361 \gen_reg[13].reg 
       (.Clock(Clock),
        .R(R[13]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_12));
  Lab_4_CPU_0_0_flipflop_1362 \gen_reg[14].reg 
       (.Clock(Clock),
        .R(R[14]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_13));
  Lab_4_CPU_0_0_flipflop_1363 \gen_reg[15].reg 
       (.Clock(Clock),
        .R(R[15]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_14));
  Lab_4_CPU_0_0_flipflop_1364 \gen_reg[16].reg 
       (.Clock(Clock),
        .R(R[16]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_15));
  Lab_4_CPU_0_0_flipflop_1365 \gen_reg[17].reg 
       (.Clock(Clock),
        .R(R[17]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_16));
  Lab_4_CPU_0_0_flipflop_1366 \gen_reg[18].reg 
       (.Clock(Clock),
        .R(R[18]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_17));
  Lab_4_CPU_0_0_flipflop_1367 \gen_reg[19].reg 
       (.Clock(Clock),
        .R(R[19]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_18));
  Lab_4_CPU_0_0_flipflop_1368 \gen_reg[1].reg 
       (.Clock(Clock),
        .R(R[1]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_0));
  Lab_4_CPU_0_0_flipflop_1369 \gen_reg[20].reg 
       (.Clock(Clock),
        .R(R[20]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_19));
  Lab_4_CPU_0_0_flipflop_1370 \gen_reg[21].reg 
       (.Clock(Clock),
        .R(R[21]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_20));
  Lab_4_CPU_0_0_flipflop_1371 \gen_reg[22].reg 
       (.Clock(Clock),
        .R(R[22]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_21));
  Lab_4_CPU_0_0_flipflop_1372 \gen_reg[23].reg 
       (.Clock(Clock),
        .R(R[23]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_22));
  Lab_4_CPU_0_0_flipflop_1373 \gen_reg[24].reg 
       (.Clock(Clock),
        .R(R[24]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_23));
  Lab_4_CPU_0_0_flipflop_1374 \gen_reg[25].reg 
       (.Clock(Clock),
        .R(R[25]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_24));
  Lab_4_CPU_0_0_flipflop_1375 \gen_reg[26].reg 
       (.Clock(Clock),
        .R(R[26]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_25));
  Lab_4_CPU_0_0_flipflop_1376 \gen_reg[27].reg 
       (.Clock(Clock),
        .R(R[27]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_26));
  Lab_4_CPU_0_0_flipflop_1377 \gen_reg[28].reg 
       (.Clock(Clock),
        .R(R[28]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_27));
  Lab_4_CPU_0_0_flipflop_1378 \gen_reg[29].reg 
       (.Clock(Clock),
        .R(R[29]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_28));
  Lab_4_CPU_0_0_flipflop_1379 \gen_reg[2].reg 
       (.Clock(Clock),
        .R(R[2]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_1));
  Lab_4_CPU_0_0_flipflop_1380 \gen_reg[30].reg 
       (.Clock(Clock),
        .R(R[30]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_29));
  Lab_4_CPU_0_0_flipflop_1381 \gen_reg[31].reg 
       (.Clock(Clock),
        .R(R[31]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_30));
  Lab_4_CPU_0_0_flipflop_1382 \gen_reg[3].reg 
       (.Clock(Clock),
        .R(R[3]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_2));
  Lab_4_CPU_0_0_flipflop_1383 \gen_reg[4].reg 
       (.Clock(Clock),
        .R(R[4]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1384 \gen_reg[5].reg 
       (.Clock(Clock),
        .R(R[5]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1385 \gen_reg[6].reg 
       (.Clock(Clock),
        .R(R[6]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_5));
  Lab_4_CPU_0_0_flipflop_1386 \gen_reg[7].reg 
       (.Clock(Clock),
        .R(R[7]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_6));
  Lab_4_CPU_0_0_flipflop_1387 \gen_reg[8].reg 
       (.Clock(Clock),
        .R(R[8]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_7));
  Lab_4_CPU_0_0_flipflop_1388 \gen_reg[9].reg 
       (.Clock(Clock),
        .R(R[9]),
        .Reset(Reset),
        .WrLOW(WrLOW),
        .q_reg_0(q_reg_8));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_20
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_647 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data11(data11[0]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_648 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data11(data11[10]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_649 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data11(data11[11]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_650 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data11(data11[12]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_651 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data11(data11[13]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_652 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data11(data11[14]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_653 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data11(data11[15]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_654 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data11(data11[16]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_655 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data11(data11[17]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_656 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data11(data11[18]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_657 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data11(data11[19]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_658 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data11(data11[1]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_659 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data11(data11[20]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_660 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data11(data11[21]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_661 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data11(data11[22]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_662 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data11(data11[23]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_663 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data11(data11[24]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_664 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data11(data11[25]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_665 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data11(data11[26]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_666 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data11(data11[27]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_667 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data11(data11[28]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_668 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data11(data11[29]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_669 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data11(data11[2]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_670 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data11(data11[30]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_671 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data11(data11[31]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_672 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data11(data11[3]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_673 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data11(data11[4]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_674 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data11(data11[5]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_675 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data11(data11[6]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_676 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data11(data11[7]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_677 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data11(data11[8]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_678 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data11(data11[9]),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_21
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_615 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data10(data10[0]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_616 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data10(data10[10]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_617 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data10(data10[11]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_618 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data10(data10[12]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_619 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data10(data10[13]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_620 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data10(data10[14]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_621 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data10(data10[15]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_622 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data10(data10[16]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_623 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data10(data10[17]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_624 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data10(data10[18]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_625 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data10(data10[19]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_626 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data10(data10[1]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_627 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data10(data10[20]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_628 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data10(data10[21]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_629 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data10(data10[22]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_630 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data10(data10[23]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_631 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data10(data10[24]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_632 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data10(data10[25]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_633 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data10(data10[26]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_634 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data10(data10[27]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_635 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data10(data10[28]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_636 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data10(data10[29]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_637 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data10(data10[2]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_638 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data10(data10[30]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_639 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data10(data10[31]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_640 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data10(data10[3]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_641 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data10(data10[4]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_642 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data10(data10[5]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_643 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data10(data10[6]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_644 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data10(data10[7]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_645 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data10(data10[8]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_646 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data10(data10[9]),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_22
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_583 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data9(data9[0]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_584 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data9(data9[10]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_585 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data9(data9[11]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_586 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data9(data9[12]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_587 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data9(data9[13]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_588 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data9(data9[14]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_589 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data9(data9[15]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_590 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data9(data9[16]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_591 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data9(data9[17]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_592 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data9(data9[18]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_593 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data9(data9[19]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_594 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data9(data9[1]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_595 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data9(data9[20]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_596 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data9(data9[21]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_597 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data9(data9[22]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_598 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data9(data9[23]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_599 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data9(data9[24]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_600 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data9(data9[25]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_601 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data9(data9[26]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_602 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data9(data9[27]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_603 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data9(data9[28]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_604 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data9(data9[29]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_605 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data9(data9[2]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_606 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data9(data9[30]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_607 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data9(data9[31]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_608 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data9(data9[3]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_609 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data9(data9[4]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_610 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data9(data9[5]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_611 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data9(data9[6]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_612 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data9(data9[7]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_613 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data9(data9[8]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_614 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data9(data9[9]),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_23
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__15,
    q_reg_i_3__15_0,
    q_reg_i_3__31,
    q_reg_i_3__31_0,
    q_reg_i_3__41,
    q_reg_i_3__42,
    r2);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [31:0]data9;
  input [1:0]r1;
  input [31:0]data10;
  input [31:0]data11;
  input q_reg_i_3__15;
  input q_reg_i_3__15_0;
  input q_reg_i_3__31;
  input q_reg_i_3__31_0;
  input q_reg_i_3__41;
  input q_reg_i_3__42;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data10;
  wire [31:0]data11;
  wire [31:0]data9;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_3__15;
  wire q_reg_i_3__15_0;
  wire q_reg_i_3__31;
  wire q_reg_i_3__31_0;
  wire q_reg_i_3__41;
  wire q_reg_i_3__42;
  wire [1:0]r1;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_551 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data10(data10[0]),
        .data11(data11[0]),
        .data9(data9[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_i_3__31(q_reg_i_3__31),
        .q_reg_i_3__31_0(q_reg_i_3__31_0),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_552 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data10(data10[10]),
        .data11(data11[10]),
        .data9(data9[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_i_3__41(q_reg_i_3__31),
        .q_reg_i_3__41_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_553 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data10(data10[11]),
        .data11(data11[11]),
        .data9(data9[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_i_3__42(q_reg_i_3__42),
        .q_reg_i_3__42_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_554 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data10(data10[12]),
        .data11(data11[12]),
        .data9(data9[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_i_3__43(q_reg_i_3__42),
        .q_reg_i_3__43_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_555 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data10(data10[13]),
        .data11(data11[13]),
        .data9(data9[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_i_3__44(q_reg_i_3__42),
        .q_reg_i_3__44_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_556 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data10(data10[14]),
        .data11(data11[14]),
        .data9(data9[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_i_3__45(q_reg_i_3__42),
        .q_reg_i_3__45_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_557 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data10(data10[15]),
        .data11(data11[15]),
        .data9(data9[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_i_3__46(q_reg_i_3__42),
        .q_reg_i_3__46_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_558 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data10(data10[16]),
        .data11(data11[16]),
        .data9(data9[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_i_3__15(q_reg_i_3__15),
        .q_reg_i_3__15_0(q_reg_i_3__15_0),
        .q_reg_i_3__47(q_reg_i_3__42),
        .q_reg_i_3__47_0(q_reg_i_3__41),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_559 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data10(data10[17]),
        .data11(data11[17]),
        .data9(data9[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_i_3__16(q_reg_i_3__15),
        .q_reg_i_3__16_0(q_reg_i_3__15_0),
        .q_reg_i_3__48(q_reg_i_3__42),
        .q_reg_i_3__48_0(q_reg_i_3__41),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_560 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data10(data10[18]),
        .data11(data11[18]),
        .data9(data9[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_i_3__17(q_reg_i_3__15),
        .q_reg_i_3__17_0(q_reg_i_3__15_0),
        .q_reg_i_3__49(q_reg_i_3__42),
        .r2(r2[0]),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_561 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data10(data10[19]),
        .data11(data11[19]),
        .data9(data9[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_i_3__18(q_reg_i_3__15),
        .q_reg_i_3__18_0(q_reg_i_3__15_0),
        .q_reg_i_3__50(q_reg_i_3__42),
        .r2(r2[0]),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_562 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data10(data10[1]),
        .data11(data11[1]),
        .data9(data9[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_i_3__32(q_reg_i_3__31),
        .q_reg_i_3__32_0(q_reg_i_3__31_0),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_563 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data10(data10[20]),
        .data11(data11[20]),
        .data9(data9[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_i_3__19(q_reg_i_3__15),
        .q_reg_i_3__19_0(q_reg_i_3__15_0),
        .q_reg_i_3__51(q_reg_i_3__42),
        .r2(r2[0]),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_564 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data10(data10[21]),
        .data11(data11[21]),
        .data9(data9[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_i_3__20(q_reg_i_3__15),
        .q_reg_i_3__20_0(q_reg_i_3__15_0),
        .q_reg_i_3__52(q_reg_i_3__42),
        .r2(r2[0]),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_565 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data10(data10[22]),
        .data11(data11[22]),
        .data9(data9[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_i_3__21(q_reg_i_3__15),
        .q_reg_i_3__21_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_566 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data10(data10[23]),
        .data11(data11[23]),
        .data9(data9[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_i_3__22(q_reg_i_3__15),
        .q_reg_i_3__22_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_567 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data10(data10[24]),
        .data11(data11[24]),
        .data9(data9[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_i_3__23(q_reg_i_3__15),
        .q_reg_i_3__23_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_568 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data10(data10[25]),
        .data11(data11[25]),
        .data9(data9[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_i_3__24(q_reg_i_3__15),
        .q_reg_i_3__24_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_569 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data10(data10[26]),
        .data11(data11[26]),
        .data9(data9[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_i_3__25(q_reg_i_3__15),
        .q_reg_i_3__25_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_570 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data10(data10[27]),
        .data11(data11[27]),
        .data9(data9[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_i_3__26(q_reg_i_3__15),
        .q_reg_i_3__26_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_571 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data10(data10[28]),
        .data11(data11[28]),
        .data9(data9[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_i_3__27(q_reg_i_3__15),
        .q_reg_i_3__27_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_572 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data10(data10[29]),
        .data11(data11[29]),
        .data9(data9[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_i_3__28(q_reg_i_3__15),
        .q_reg_i_3__28_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_573 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data10(data10[2]),
        .data11(data11[2]),
        .data9(data9[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_i_3__33(q_reg_i_3__31),
        .q_reg_i_3__33_0(q_reg_i_3__31_0),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_574 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data10(data10[30]),
        .data11(data11[30]),
        .data9(data9[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_i_3__29(q_reg_i_3__15),
        .q_reg_i_3__29_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_575 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data10(data10[31]),
        .data11(data11[31]),
        .data9(data9[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_i_3__30(q_reg_i_3__15),
        .q_reg_i_3__30_0(q_reg_i_3__15_0),
        .r2(r2),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_576 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data10(data10[3]),
        .data11(data11[3]),
        .data9(data9[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_i_3__34(q_reg_i_3__31),
        .q_reg_i_3__34_0(q_reg_i_3__31_0),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_577 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data10(data10[4]),
        .data11(data11[4]),
        .data9(data9[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_i_3__35(q_reg_i_3__31),
        .q_reg_i_3__35_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_578 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data10(data10[5]),
        .data11(data11[5]),
        .data9(data9[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_i_3__36(q_reg_i_3__31),
        .q_reg_i_3__36_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_579 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data10(data10[6]),
        .data11(data11[6]),
        .data9(data9[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_i_3__37(q_reg_i_3__31),
        .q_reg_i_3__37_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_580 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data10(data10[7]),
        .data11(data11[7]),
        .data9(data9[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_i_3__38(q_reg_i_3__31),
        .q_reg_i_3__38_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_581 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data10(data10[8]),
        .data11(data11[8]),
        .data9(data9[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_i_3__39(q_reg_i_3__31),
        .q_reg_i_3__39_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_582 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data10(data10[9]),
        .data11(data11[9]),
        .data9(data9[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_i_3__40(q_reg_i_3__31),
        .q_reg_i_3__40_0(q_reg_i_3__41),
        .r1(r1),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_24
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_519 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data7(data7[0]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_520 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data7(data7[10]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_521 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data7(data7[11]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_522 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data7(data7[12]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_523 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data7(data7[13]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_524 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data7(data7[14]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_525 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data7(data7[15]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_526 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data7(data7[16]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_527 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data7(data7[17]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_528 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data7(data7[18]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_529 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data7(data7[19]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_530 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data7(data7[1]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_531 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data7(data7[20]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_532 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data7(data7[21]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_533 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data7(data7[22]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_534 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data7(data7[23]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_535 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data7(data7[24]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_536 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data7(data7[25]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_537 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data7(data7[26]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_538 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data7(data7[27]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_539 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data7(data7[28]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_540 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data7(data7[29]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_541 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data7(data7[2]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_542 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data7(data7[30]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_543 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data7(data7[31]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_544 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data7(data7[3]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_545 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data7(data7[4]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_546 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data7(data7[5]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_547 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data7(data7[6]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_548 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data7(data7[7]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_549 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data7(data7[8]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_550 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data7(data7[9]),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_25
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_487 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data6(data6[0]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_488 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data6(data6[10]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_489 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data6(data6[11]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_490 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data6(data6[12]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_491 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data6(data6[13]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_492 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data6(data6[14]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_493 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data6(data6[15]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_494 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data6(data6[16]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_495 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data6(data6[17]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_496 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data6(data6[18]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_497 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data6(data6[19]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_498 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data6(data6[1]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_499 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data6(data6[20]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_500 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data6(data6[21]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_501 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data6(data6[22]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_502 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data6(data6[23]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_503 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data6(data6[24]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_504 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data6(data6[25]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_505 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data6(data6[26]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_506 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data6(data6[27]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_507 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data6(data6[28]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_508 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data6(data6[29]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_509 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data6(data6[2]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_510 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data6(data6[30]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_511 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data6(data6[31]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_512 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data6(data6[3]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_513 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data6(data6[4]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_514 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data6(data6[5]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_515 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data6(data6[6]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_516 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data6(data6[7]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_517 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data6(data6[8]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_518 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data6(data6[9]),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_26
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_455 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data5(data5[0]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_456 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data5(data5[10]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_457 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data5(data5[11]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_458 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data5(data5[12]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_459 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data5(data5[13]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_460 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data5(data5[14]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_461 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data5(data5[15]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_462 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data5(data5[16]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_463 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data5(data5[17]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_464 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data5(data5[18]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_465 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data5(data5[19]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_466 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data5(data5[1]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_467 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data5(data5[20]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_468 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data5(data5[21]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_469 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data5(data5[22]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_470 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data5(data5[23]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_471 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data5(data5[24]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_472 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data5(data5[25]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_473 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data5(data5[26]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_474 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data5(data5[27]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_475 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data5(data5[28]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_476 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data5(data5[29]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_477 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data5(data5[2]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_478 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data5(data5[30]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_479 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data5(data5[31]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_480 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data5(data5[3]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_481 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data5(data5[4]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_482 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data5(data5[5]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_483 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data5(data5[6]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_484 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data5(data5[7]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_485 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data5(data5[8]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_486 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data5(data5[9]),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_27
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    CLOResult,
    DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_12,
    r1,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    data5,
    data6,
    data7,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_i_2__15,
    q_reg_i_2__15_0,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    q_reg_95,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_105,
    q_reg_106,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126,
    q_reg_127,
    q_reg_128,
    q_reg_129,
    q_reg_130,
    q_reg_131,
    q_reg_132,
    q_reg_133,
    q_reg_134,
    q_reg_135,
    q_reg_136,
    q_reg_137,
    q_reg_138,
    q_reg_139,
    q_reg_140,
    r2,
    q_reg_141,
    q_reg_142,
    q_reg_143,
    q_reg_i_2__31,
    q_reg_i_2__31_0,
    q_reg_144,
    q_reg_145,
    q_reg_146,
    q_reg_147,
    q_reg_148,
    q_reg_149,
    q_reg_150,
    q_reg_151,
    q_reg_152,
    q_reg_153,
    q_reg_154,
    q_reg_155,
    q_reg_156,
    q_reg_157,
    q_reg_158,
    q_reg_159,
    q_reg_i_2__41,
    q_reg_160,
    q_reg_161,
    q_reg_162,
    q_reg_163,
    q_reg_164,
    q_reg_165,
    q_reg_166,
    q_reg_167,
    q_reg_168,
    q_reg_169,
    q_reg_170,
    q_reg_171,
    q_reg_172,
    q_reg_173,
    q_reg_174,
    q_reg_175,
    q_reg_176,
    q_reg_177,
    q_reg_178,
    q_reg_179,
    q_reg_180,
    q_reg_181,
    q_reg_182,
    q_reg_183,
    q_reg_184,
    q_reg_185,
    q_reg_186,
    q_reg_187,
    q_reg_i_2__42,
    q_reg_188,
    q_reg_189,
    q_reg_190,
    q_reg_191,
    q_reg_192,
    q_reg_193,
    q_reg_194,
    q_reg_195,
    q_reg_196,
    q_reg_197,
    q_reg_198,
    q_reg_199,
    q_reg_200,
    q_reg_201,
    q_reg_202,
    q_reg_203,
    q_reg_204,
    q_reg_205,
    q_reg_206,
    q_reg_207,
    q_reg_208,
    q_reg_209,
    q_reg_210,
    q_reg_211,
    q_reg_212,
    q_reg_213,
    q_reg_214,
    q_reg_215,
    q_reg_216,
    q_reg_217,
    q_reg_218,
    q_reg_219,
    q_reg_220,
    q_reg_221,
    q_reg_222,
    q_reg_223,
    q_reg_224,
    q_reg_225,
    q_reg_226,
    q_reg_227,
    q_reg_228,
    q_reg_229,
    q_reg_230,
    q_reg_231,
    q_reg_232,
    q_reg_233,
    q_reg_234,
    q_reg_235,
    q_reg_236,
    q_reg_237,
    q_reg_238,
    q_reg_239,
    q_reg_240,
    q_reg_241,
    q_reg_242,
    q_reg_243,
    q_reg_244,
    q_reg_245,
    q_reg_246,
    q_reg_247,
    q_reg_248,
    q_reg_249,
    q_reg_250,
    q_reg_251,
    q_reg_252,
    q_reg_253,
    q_reg_254,
    q_reg_255,
    q_reg_256,
    q_reg_257,
    q_reg_258,
    q_reg_259,
    q_reg_260,
    q_reg_261,
    q_reg_262,
    q_reg_263,
    q_reg_264,
    q_reg_265,
    q_reg_266,
    q_reg_267);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output [5:0]CLOResult;
  output [18:0]DataIn;
  output [31:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input q_reg_12;
  input [4:0]r1;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input [31:0]data5;
  input [31:0]data6;
  input [31:0]data7;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_i_2__15;
  input q_reg_i_2__15_0;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input q_reg_95;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_99;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input q_reg_103;
  input q_reg_104;
  input q_reg_105;
  input q_reg_106;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input q_reg_125;
  input q_reg_126;
  input q_reg_127;
  input q_reg_128;
  input q_reg_129;
  input q_reg_130;
  input q_reg_131;
  input q_reg_132;
  input q_reg_133;
  input q_reg_134;
  input q_reg_135;
  input q_reg_136;
  input q_reg_137;
  input q_reg_138;
  input q_reg_139;
  input q_reg_140;
  input [4:0]r2;
  input q_reg_141;
  input q_reg_142;
  input q_reg_143;
  input q_reg_i_2__31;
  input q_reg_i_2__31_0;
  input q_reg_144;
  input q_reg_145;
  input q_reg_146;
  input q_reg_147;
  input q_reg_148;
  input q_reg_149;
  input q_reg_150;
  input q_reg_151;
  input q_reg_152;
  input q_reg_153;
  input q_reg_154;
  input q_reg_155;
  input q_reg_156;
  input q_reg_157;
  input q_reg_158;
  input q_reg_159;
  input q_reg_i_2__41;
  input q_reg_160;
  input q_reg_161;
  input q_reg_162;
  input q_reg_163;
  input q_reg_164;
  input q_reg_165;
  input q_reg_166;
  input q_reg_167;
  input q_reg_168;
  input q_reg_169;
  input q_reg_170;
  input q_reg_171;
  input q_reg_172;
  input q_reg_173;
  input q_reg_174;
  input q_reg_175;
  input q_reg_176;
  input q_reg_177;
  input q_reg_178;
  input q_reg_179;
  input q_reg_180;
  input q_reg_181;
  input q_reg_182;
  input q_reg_183;
  input q_reg_184;
  input q_reg_185;
  input q_reg_186;
  input q_reg_187;
  input q_reg_i_2__42;
  input q_reg_188;
  input q_reg_189;
  input q_reg_190;
  input q_reg_191;
  input q_reg_192;
  input q_reg_193;
  input q_reg_194;
  input q_reg_195;
  input q_reg_196;
  input q_reg_197;
  input q_reg_198;
  input q_reg_199;
  input q_reg_200;
  input q_reg_201;
  input q_reg_202;
  input q_reg_203;
  input q_reg_204;
  input q_reg_205;
  input q_reg_206;
  input q_reg_207;
  input q_reg_208;
  input q_reg_209;
  input q_reg_210;
  input q_reg_211;
  input q_reg_212;
  input q_reg_213;
  input q_reg_214;
  input q_reg_215;
  input q_reg_216;
  input q_reg_217;
  input q_reg_218;
  input q_reg_219;
  input q_reg_220;
  input q_reg_221;
  input q_reg_222;
  input q_reg_223;
  input q_reg_224;
  input q_reg_225;
  input q_reg_226;
  input q_reg_227;
  input q_reg_228;
  input q_reg_229;
  input q_reg_230;
  input q_reg_231;
  input q_reg_232;
  input q_reg_233;
  input q_reg_234;
  input q_reg_235;
  input q_reg_236;
  input q_reg_237;
  input q_reg_238;
  input q_reg_239;
  input q_reg_240;
  input q_reg_241;
  input q_reg_242;
  input q_reg_243;
  input q_reg_244;
  input q_reg_245;
  input q_reg_246;
  input q_reg_247;
  input q_reg_248;
  input q_reg_249;
  input q_reg_250;
  input q_reg_251;
  input q_reg_252;
  input q_reg_253;
  input q_reg_254;
  input q_reg_255;
  input q_reg_256;
  input q_reg_257;
  input q_reg_258;
  input q_reg_259;
  input q_reg_260;
  input q_reg_261;
  input q_reg_262;
  input q_reg_263;
  input q_reg_264;
  input q_reg_265;
  input q_reg_266;
  input q_reg_267;

  wire [5:0]CLOResult;
  wire Clock;
  wire [18:0]DataIn;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data5;
  wire [31:0]data6;
  wire [31:0]data7;
  wire \gen_reg[0].reg_n_2 ;
  wire \gen_reg[10].reg_n_2 ;
  wire \gen_reg[10].reg_n_3 ;
  wire \gen_reg[12].reg_n_2 ;
  wire \gen_reg[14].reg_n_3 ;
  wire \gen_reg[14].reg_n_4 ;
  wire \gen_reg[16].reg_n_2 ;
  wire \gen_reg[16].reg_n_3 ;
  wire \gen_reg[17].reg_n_2 ;
  wire \gen_reg[18].reg_n_2 ;
  wire \gen_reg[20].reg_n_2 ;
  wire \gen_reg[20].reg_n_3 ;
  wire \gen_reg[20].reg_n_4 ;
  wire \gen_reg[21].reg_n_0 ;
  wire \gen_reg[21].reg_n_2 ;
  wire \gen_reg[24].reg_n_2 ;
  wire \gen_reg[25].reg_n_0 ;
  wire \gen_reg[25].reg_n_2 ;
  wire \gen_reg[25].reg_n_7 ;
  wire \gen_reg[26].reg_n_0 ;
  wire \gen_reg[26].reg_n_2 ;
  wire \gen_reg[29].reg_n_0 ;
  wire \gen_reg[29].reg_n_3 ;
  wire \gen_reg[2].reg_n_2 ;
  wire \gen_reg[2].reg_n_3 ;
  wire \gen_reg[30].reg_n_2 ;
  wire \gen_reg[4].reg_n_2 ;
  wire \gen_reg[4].reg_n_3 ;
  wire \gen_reg[6].reg_n_2 ;
  wire \gen_reg[6].reg_n_3 ;
  wire \gen_reg[6].reg_n_4 ;
  wire \gen_reg[8].reg_n_2 ;
  wire \gen_reg[8].reg_n_3 ;
  wire \gen_reg[9].reg_n_2 ;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_127;
  wire q_reg_128;
  wire q_reg_129;
  wire q_reg_13;
  wire q_reg_130;
  wire q_reg_131;
  wire q_reg_132;
  wire q_reg_133;
  wire q_reg_134;
  wire q_reg_135;
  wire q_reg_136;
  wire q_reg_137;
  wire q_reg_138;
  wire q_reg_139;
  wire q_reg_14;
  wire q_reg_140;
  wire q_reg_141;
  wire q_reg_142;
  wire q_reg_143;
  wire q_reg_144;
  wire q_reg_145;
  wire q_reg_146;
  wire q_reg_147;
  wire q_reg_148;
  wire q_reg_149;
  wire q_reg_15;
  wire q_reg_150;
  wire q_reg_151;
  wire q_reg_152;
  wire q_reg_153;
  wire q_reg_154;
  wire q_reg_155;
  wire q_reg_156;
  wire q_reg_157;
  wire q_reg_158;
  wire q_reg_159;
  wire q_reg_16;
  wire q_reg_160;
  wire q_reg_161;
  wire q_reg_162;
  wire q_reg_163;
  wire q_reg_164;
  wire q_reg_165;
  wire q_reg_166;
  wire q_reg_167;
  wire q_reg_168;
  wire q_reg_169;
  wire q_reg_17;
  wire q_reg_170;
  wire q_reg_171;
  wire q_reg_172;
  wire q_reg_173;
  wire q_reg_174;
  wire q_reg_175;
  wire q_reg_176;
  wire q_reg_177;
  wire q_reg_178;
  wire q_reg_179;
  wire q_reg_18;
  wire q_reg_180;
  wire q_reg_181;
  wire q_reg_182;
  wire q_reg_183;
  wire q_reg_184;
  wire q_reg_185;
  wire q_reg_186;
  wire q_reg_187;
  wire q_reg_188;
  wire q_reg_189;
  wire q_reg_19;
  wire q_reg_190;
  wire q_reg_191;
  wire q_reg_192;
  wire q_reg_193;
  wire q_reg_194;
  wire q_reg_195;
  wire q_reg_196;
  wire q_reg_197;
  wire q_reg_198;
  wire q_reg_199;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_200;
  wire q_reg_201;
  wire q_reg_202;
  wire q_reg_203;
  wire q_reg_204;
  wire q_reg_205;
  wire q_reg_206;
  wire q_reg_207;
  wire q_reg_208;
  wire q_reg_209;
  wire q_reg_21;
  wire q_reg_210;
  wire q_reg_211;
  wire q_reg_212;
  wire q_reg_213;
  wire q_reg_214;
  wire q_reg_215;
  wire q_reg_216;
  wire q_reg_217;
  wire q_reg_218;
  wire q_reg_219;
  wire q_reg_22;
  wire q_reg_220;
  wire q_reg_221;
  wire q_reg_222;
  wire q_reg_223;
  wire q_reg_224;
  wire q_reg_225;
  wire q_reg_226;
  wire q_reg_227;
  wire q_reg_228;
  wire q_reg_229;
  wire q_reg_23;
  wire q_reg_230;
  wire q_reg_231;
  wire q_reg_232;
  wire q_reg_233;
  wire q_reg_234;
  wire q_reg_235;
  wire q_reg_236;
  wire q_reg_237;
  wire q_reg_238;
  wire q_reg_239;
  wire q_reg_24;
  wire q_reg_240;
  wire q_reg_241;
  wire q_reg_242;
  wire q_reg_243;
  wire q_reg_244;
  wire q_reg_245;
  wire q_reg_246;
  wire q_reg_247;
  wire q_reg_248;
  wire q_reg_249;
  wire q_reg_25;
  wire q_reg_250;
  wire q_reg_251;
  wire q_reg_252;
  wire q_reg_253;
  wire q_reg_254;
  wire q_reg_255;
  wire q_reg_256;
  wire q_reg_257;
  wire q_reg_258;
  wire q_reg_259;
  wire q_reg_26;
  wire q_reg_260;
  wire q_reg_261;
  wire q_reg_262;
  wire q_reg_263;
  wire q_reg_264;
  wire q_reg_265;
  wire q_reg_266;
  wire q_reg_267;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_i_2__15;
  wire q_reg_i_2__15_0;
  wire q_reg_i_2__31;
  wire q_reg_i_2__31_0;
  wire q_reg_i_2__41;
  wire q_reg_i_2__42;
  wire [4:0]r1;
  wire [4:0]r2;
  wire [31:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_423 \gen_reg[0].reg 
       (.Clock(Clock),
        .DataIn(DataIn[0]),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data5(data5[0]),
        .data6(data6[0]),
        .data7(data7[0]),
        .q_i_8(DataIn[1]),
        .q_reg_0(\gen_reg[0].reg_n_2 ),
        .q_reg_1(q_reg_12),
        .q_reg_2(q_reg_13),
        .q_reg_3(q_reg_14),
        .q_reg_4(q_reg_15),
        .q_reg_5(q_reg_140),
        .q_reg_6(q_reg_141),
        .q_reg_7(q_reg_142),
        .q_reg_8(q_reg_143),
        .q_reg_i_2__31_0(q_reg_i_2__31),
        .q_reg_i_2__31_1(q_reg_i_2__31_0),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[0]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_424 \gen_reg[10].reg 
       (.Clock(Clock),
        .DataIn(DataIn[10]),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data5(data5[10]),
        .data6(data6[10]),
        .data7(data7[10]),
        .q_i_12(\gen_reg[10].reg_n_2 ),
        .q_i_7(DataIn[11]),
        .q_i_7__1(\gen_reg[8].reg_n_3 ),
        .q_reg_0(\gen_reg[10].reg_n_3 ),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_53),
        .q_reg_3(q_reg_54),
        .q_reg_4(q_reg_55),
        .q_reg_5(q_reg_180),
        .q_reg_6(q_reg_181),
        .q_reg_7(q_reg_182),
        .q_reg_8(q_reg_183),
        .q_reg_i_2__41_0(q_reg_i_2__31),
        .q_reg_i_2__41_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[10]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_425 \gen_reg[11].reg 
       (.Clock(Clock),
        .DataIn(DataIn[11]),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data5(data5[11]),
        .data6(data6[11]),
        .data7(data7[11]),
        .q_reg_0(q_reg_56),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_58),
        .q_reg_3(q_reg_59),
        .q_reg_4(q_reg_184),
        .q_reg_5(q_reg_185),
        .q_reg_6(q_reg_186),
        .q_reg_7(q_reg_187),
        .q_reg_i_2__42_0(q_reg_i_2__42),
        .q_reg_i_2__42_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[11]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_426 \gen_reg[12].reg 
       (.Clock(Clock),
        .DataIn(DataIn[12]),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data5(data5[12]),
        .data6(data6[12]),
        .data7(data7[12]),
        .q_i_6__0(DataIn[13]),
        .q_reg_0(\gen_reg[12].reg_n_2 ),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_61),
        .q_reg_3(q_reg_62),
        .q_reg_4(q_reg_63),
        .q_reg_5(q_reg_188),
        .q_reg_6(q_reg_189),
        .q_reg_7(q_reg_190),
        .q_reg_8(q_reg_191),
        .q_reg_i_2__43_0(q_reg_i_2__42),
        .q_reg_i_2__43_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[12]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_427 \gen_reg[13].reg 
       (.CLOResult(CLOResult[0]),
        .Clock(Clock),
        .DataIn(DataIn[13]),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data5(data5[13]),
        .data6(data6[13]),
        .data7(data7[13]),
        .q_reg_0(q_reg_64),
        .q_reg_1(q_reg_65),
        .q_reg_10(\gen_reg[21].reg_n_2 ),
        .q_reg_11(\gen_reg[29].reg_n_3 ),
        .q_reg_12(\gen_reg[9].reg_n_2 ),
        .q_reg_2(q_reg_66),
        .q_reg_3(q_reg_67),
        .q_reg_4(q_reg_192),
        .q_reg_5(q_reg_193),
        .q_reg_6(q_reg_194),
        .q_reg_7(q_reg_195),
        .q_reg_8(\gen_reg[25].reg_n_7 ),
        .q_reg_9({DataIn[16:14],DataIn[12:11]}),
        .q_reg_i_2__44_0(q_reg_i_2__42),
        .q_reg_i_2__44_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[13]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_428 \gen_reg[14].reg 
       (.CLOResult(CLOResult[1]),
        .Clock(Clock),
        .DataIn(DataIn[14]),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data5(data5[14]),
        .data6(data6[14]),
        .data7(data7[14]),
        .q_i_11(\gen_reg[14].reg_n_3 ),
        .q_i_2_0(DataIn[15]),
        .q_i_9(\gen_reg[14].reg_n_4 ),
        .q_reg_0(q_reg_68),
        .q_reg_1(q_reg_69),
        .q_reg_10(\gen_reg[24].reg_n_2 ),
        .q_reg_11(\gen_reg[26].reg_n_2 ),
        .q_reg_12(\gen_reg[30].reg_n_2 ),
        .q_reg_13(\gen_reg[8].reg_n_2 ),
        .q_reg_14(\gen_reg[12].reg_n_2 ),
        .q_reg_15(\gen_reg[16].reg_n_3 ),
        .q_reg_16(\gen_reg[18].reg_n_2 ),
        .q_reg_17(\gen_reg[20].reg_n_4 ),
        .q_reg_18(\gen_reg[6].reg_n_3 ),
        .q_reg_19(\gen_reg[2].reg_n_2 ),
        .q_reg_2(q_reg_70),
        .q_reg_20(\gen_reg[10].reg_n_2 ),
        .q_reg_21(\gen_reg[17].reg_n_2 ),
        .q_reg_22(\gen_reg[16].reg_n_2 ),
        .q_reg_3(q_reg_71),
        .q_reg_4(q_reg_196),
        .q_reg_5(q_reg_197),
        .q_reg_6(q_reg_198),
        .q_reg_7(q_reg_199),
        .q_reg_8(DataIn[18]),
        .q_reg_9(q_reg_8),
        .q_reg_i_2__45_0(q_reg_i_2__42),
        .q_reg_i_2__45_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[14]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_429 \gen_reg[15].reg 
       (.Clock(Clock),
        .DataIn(DataIn[15]),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data5(data5[15]),
        .data6(data6[15]),
        .data7(data7[15]),
        .q_reg_0(q_reg_72),
        .q_reg_1(q_reg_73),
        .q_reg_2(q_reg_74),
        .q_reg_3(q_reg_75),
        .q_reg_4(q_reg_200),
        .q_reg_5(q_reg_201),
        .q_reg_6(q_reg_202),
        .q_reg_7(q_reg_203),
        .q_reg_i_2__46_0(q_reg_i_2__42),
        .q_reg_i_2__46_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[15]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_430 \gen_reg[16].reg 
       (.Clock(Clock),
        .DataIn(DataIn[17]),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data5(data5[16]),
        .data6(data6[16]),
        .data7(data7[16]),
        .q_i_5(q_reg_11),
        .q_reg_0(DataIn[16]),
        .q_reg_1(\gen_reg[16].reg_n_2 ),
        .q_reg_10(q_reg_207),
        .q_reg_2(\gen_reg[16].reg_n_3 ),
        .q_reg_3(q_reg_76),
        .q_reg_4(q_reg_77),
        .q_reg_5(q_reg_78),
        .q_reg_6(q_reg_79),
        .q_reg_7(q_reg_204),
        .q_reg_8(q_reg_205),
        .q_reg_9(q_reg_206),
        .q_reg_i_2__15_0(q_reg_i_2__15),
        .q_reg_i_2__15_1(q_reg_i_2__15_0),
        .q_reg_i_2__47_0(q_reg_i_2__42),
        .q_reg_i_2__47_1(q_reg_i_2__41),
        .r1(r1[4:2]),
        .r2(r2[4:2]),
        .r2Out(r2Out[16]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_431 \gen_reg[17].reg 
       (.Clock(Clock),
        .DataIn(DataIn[17]),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data5(data5[17]),
        .data6(data6[17]),
        .data7(data7[17]),
        .q_i_5(q_reg_10),
        .q_reg_0(\gen_reg[17].reg_n_2 ),
        .q_reg_1(q_reg_80),
        .q_reg_2(q_reg_81),
        .q_reg_3(q_reg_82),
        .q_reg_4(q_reg_83),
        .q_reg_5(q_reg_208),
        .q_reg_6(q_reg_209),
        .q_reg_7(q_reg_210),
        .q_reg_8(q_reg_211),
        .q_reg_i_2__16_0(q_reg_i_2__15),
        .q_reg_i_2__16_1(q_reg_i_2__15_0),
        .q_reg_i_2__48_0(q_reg_i_2__42),
        .q_reg_i_2__48_1(q_reg_i_2__41),
        .r1(r1[4:2]),
        .r2(r2[4:2]),
        .r2Out(r2Out[17]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_432 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data5(data5[18]),
        .data6(data6[18]),
        .data7(data7[18]),
        .q_i_2(q_reg_10),
        .q_reg_0(q_reg_11),
        .q_reg_1(\gen_reg[18].reg_n_2 ),
        .q_reg_2(q_reg_84),
        .q_reg_3(q_reg_85),
        .q_reg_4(q_reg_86),
        .q_reg_5(q_reg_87),
        .q_reg_6(q_reg_212),
        .q_reg_7(q_reg_213),
        .q_reg_8(q_reg_214),
        .q_reg_9(q_reg_215),
        .q_reg_i_2__17_0(q_reg_i_2__15),
        .q_reg_i_2__17_1(q_reg_i_2__15_0),
        .q_reg_i_2__49_0(q_reg_i_2__42),
        .r1(r1[4:2]),
        .r2({r2[4:2],r2[0]}),
        .r2Out(r2Out[18]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_433 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data5(data5[19]),
        .data6(data6[19]),
        .data7(data7[19]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_88),
        .q_reg_2(q_reg_89),
        .q_reg_3(q_reg_90),
        .q_reg_4(q_reg_91),
        .q_reg_5(q_reg_216),
        .q_reg_6(q_reg_217),
        .q_reg_7(q_reg_218),
        .q_reg_8(q_reg_219),
        .q_reg_i_2__18_0(q_reg_i_2__15),
        .q_reg_i_2__18_1(q_reg_i_2__15_0),
        .q_reg_i_2__50_0(q_reg_i_2__42),
        .r1(r1[4:2]),
        .r2({r2[4:2],r2[0]}),
        .r2Out(r2Out[19]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_434 \gen_reg[1].reg 
       (.Clock(Clock),
        .DataIn(DataIn[1]),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data5(data5[1]),
        .data6(data6[1]),
        .data7(data7[1]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_17),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19),
        .q_reg_4(q_reg_144),
        .q_reg_5(q_reg_145),
        .q_reg_6(q_reg_146),
        .q_reg_7(q_reg_147),
        .q_reg_i_2__32_0(q_reg_i_2__31),
        .q_reg_i_2__32_1(q_reg_i_2__31_0),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[1]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_435 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data5(data5[20]),
        .data6(data6[20]),
        .data7(data7[20]),
        .q_i_11(\gen_reg[20].reg_n_2 ),
        .q_i_2(q_reg_7),
        .q_reg_0(q_reg_9),
        .q_reg_1(\gen_reg[20].reg_n_3 ),
        .q_reg_10(q_reg_223),
        .q_reg_11(\gen_reg[16].reg_n_2 ),
        .q_reg_12(DataIn[18]),
        .q_reg_2(\gen_reg[20].reg_n_4 ),
        .q_reg_3(q_reg_92),
        .q_reg_4(q_reg_93),
        .q_reg_5(q_reg_94),
        .q_reg_6(q_reg_95),
        .q_reg_7(q_reg_220),
        .q_reg_8(q_reg_221),
        .q_reg_9(q_reg_222),
        .q_reg_i_2__19_0(q_reg_i_2__15),
        .q_reg_i_2__19_1(q_reg_i_2__15_0),
        .q_reg_i_2__51_0(q_reg_i_2__42),
        .r1(r1[4:2]),
        .r2({r2[4:2],r2[0]}),
        .r2Out(r2Out[20]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_436 \gen_reg[21].reg 
       (.CLOResult(CLOResult[2]),
        .Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data5(data5[21]),
        .data6(data6[21]),
        .data7(data7[21]),
        .q_reg_0(\gen_reg[21].reg_n_0 ),
        .q_reg_1(q_reg_7),
        .q_reg_10(\gen_reg[25].reg_n_2 ),
        .q_reg_11(\gen_reg[20].reg_n_3 ),
        .q_reg_12(\gen_reg[14].reg_n_3 ),
        .q_reg_13(q_reg_96),
        .q_reg_14(q_reg_97),
        .q_reg_15(q_reg_98),
        .q_reg_16(q_reg_99),
        .q_reg_17(q_reg_224),
        .q_reg_18(q_reg_225),
        .q_reg_19(q_reg_226),
        .q_reg_2(\gen_reg[21].reg_n_2 ),
        .q_reg_20(q_reg_227),
        .q_reg_3(q_reg_8),
        .q_reg_4(\gen_reg[17].reg_n_2 ),
        .q_reg_5(\gen_reg[25].reg_n_0 ),
        .q_reg_6(q_reg_9),
        .q_reg_7(q_reg_10),
        .q_reg_8(q_reg_11),
        .q_reg_9(\gen_reg[29].reg_n_0 ),
        .q_reg_i_2__20_0(q_reg_i_2__15),
        .q_reg_i_2__20_1(q_reg_i_2__15_0),
        .q_reg_i_2__52_0(q_reg_i_2__42),
        .r1(r1[4:2]),
        .r2({r2[4:2],r2[0]}),
        .r2Out(r2Out[21]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_437 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data5(data5[22]),
        .data6(data6[22]),
        .data7(data7[22]),
        .q_reg_0(DataIn[18]),
        .q_reg_1(q_reg_100),
        .q_reg_2(q_reg_101),
        .q_reg_3(q_reg_102),
        .q_reg_4(q_reg_103),
        .q_reg_5(q_reg_228),
        .q_reg_6(q_reg_229),
        .q_reg_7(q_reg_230),
        .q_reg_8(q_reg_231),
        .q_reg_i_2__21_0(q_reg_i_2__15),
        .q_reg_i_2__21_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[22]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_438 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data5(data5[23]),
        .data6(data6[23]),
        .data7(data7[23]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_104),
        .q_reg_2(q_reg_105),
        .q_reg_3(q_reg_106),
        .q_reg_4(q_reg_107),
        .q_reg_5(q_reg_232),
        .q_reg_6(q_reg_233),
        .q_reg_7(q_reg_234),
        .q_reg_8(q_reg_235),
        .q_reg_i_2__22_0(q_reg_i_2__15),
        .q_reg_i_2__22_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[23]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_439 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data5(data5[24]),
        .data6(data6[24]),
        .data7(data7[24]),
        .q_reg_0(q_reg_6),
        .q_reg_1(\gen_reg[24].reg_n_2 ),
        .q_reg_10(q_reg_5),
        .q_reg_2(q_reg_108),
        .q_reg_3(q_reg_109),
        .q_reg_4(q_reg_110),
        .q_reg_5(q_reg_111),
        .q_reg_6(q_reg_236),
        .q_reg_7(q_reg_237),
        .q_reg_8(q_reg_238),
        .q_reg_9(q_reg_239),
        .q_reg_i_2__23_0(q_reg_i_2__15),
        .q_reg_i_2__23_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[24]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_440 \gen_reg[25].reg 
       (.CLOResult(CLOResult[5:3]),
        .Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data5(data5[25]),
        .data6(data6[25]),
        .data7(data7[25]),
        .q_i_5__39(\gen_reg[25].reg_n_7 ),
        .q_reg_0(\gen_reg[25].reg_n_0 ),
        .q_reg_1(q_reg_5),
        .q_reg_10(q_reg_114),
        .q_reg_11(q_reg_115),
        .q_reg_12(q_reg_240),
        .q_reg_13(q_reg_241),
        .q_reg_14(q_reg_242),
        .q_reg_15(q_reg_243),
        .q_reg_16(\gen_reg[26].reg_n_0 ),
        .q_reg_17(\gen_reg[20].reg_n_2 ),
        .q_reg_18(\gen_reg[21].reg_n_0 ),
        .q_reg_19(\gen_reg[6].reg_n_2 ),
        .q_reg_2(\gen_reg[25].reg_n_2 ),
        .q_reg_20(\gen_reg[14].reg_n_4 ),
        .q_reg_3(q_reg_4),
        .q_reg_4(q_reg),
        .q_reg_5(q_reg_0),
        .q_reg_6(q_reg_3),
        .q_reg_7(q_reg_6),
        .q_reg_8(q_reg_112),
        .q_reg_9(q_reg_113),
        .q_reg_i_2__24_0(q_reg_i_2__15),
        .q_reg_i_2__24_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[25]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_441 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data5(data5[26]),
        .data6(data6[26]),
        .data7(data7[26]),
        .q_reg_0(\gen_reg[26].reg_n_0 ),
        .q_reg_1(q_reg_3),
        .q_reg_10(q_reg_118),
        .q_reg_11(q_reg_119),
        .q_reg_12(q_reg_244),
        .q_reg_13(q_reg_245),
        .q_reg_14(q_reg_246),
        .q_reg_15(q_reg_247),
        .q_reg_2(\gen_reg[26].reg_n_2 ),
        .q_reg_3(q_reg_1),
        .q_reg_4(q_reg_2),
        .q_reg_5(q_reg_6),
        .q_reg_6(q_reg_4),
        .q_reg_7(q_reg_0),
        .q_reg_8(q_reg_116),
        .q_reg_9(q_reg_117),
        .q_reg_i_2__25_0(q_reg_i_2__15),
        .q_reg_i_2__25_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[26]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_442 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data5(data5[27]),
        .data6(data6[27]),
        .data7(data7[27]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_120),
        .q_reg_2(q_reg_121),
        .q_reg_3(q_reg_122),
        .q_reg_4(q_reg_123),
        .q_reg_5(q_reg_248),
        .q_reg_6(q_reg_249),
        .q_reg_7(q_reg_250),
        .q_reg_8(q_reg_251),
        .q_reg_i_2__26_0(q_reg_i_2__15),
        .q_reg_i_2__26_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[27]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_443 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data5(data5[28]),
        .data6(data6[28]),
        .data7(data7[28]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_124),
        .q_reg_2(q_reg_125),
        .q_reg_3(q_reg_126),
        .q_reg_4(q_reg_127),
        .q_reg_5(q_reg_252),
        .q_reg_6(q_reg_253),
        .q_reg_7(q_reg_254),
        .q_reg_8(q_reg_255),
        .q_reg_i_2__27_0(q_reg_i_2__15),
        .q_reg_i_2__27_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[28]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_444 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data5(data5[29]),
        .data6(data6[29]),
        .data7(data7[29]),
        .q_i_5__0_0(q_reg_3),
        .q_i_5__0_1(q_reg_4),
        .q_reg_0(\gen_reg[29].reg_n_0 ),
        .q_reg_1(q_reg),
        .q_reg_10(q_reg_256),
        .q_reg_11(q_reg_257),
        .q_reg_12(q_reg_258),
        .q_reg_13(q_reg_259),
        .q_reg_14(q_reg_6),
        .q_reg_15(DataIn[18]),
        .q_reg_16(q_reg_8),
        .q_reg_17(\gen_reg[25].reg_n_0 ),
        .q_reg_2(\gen_reg[29].reg_n_3 ),
        .q_reg_3(q_reg_0),
        .q_reg_4(q_reg_1),
        .q_reg_5(q_reg_2),
        .q_reg_6(q_reg_128),
        .q_reg_7(q_reg_129),
        .q_reg_8(q_reg_130),
        .q_reg_9(q_reg_131),
        .q_reg_i_2__28_0(q_reg_i_2__15),
        .q_reg_i_2__28_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[29]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_445 \gen_reg[2].reg 
       (.Clock(Clock),
        .DataIn(DataIn[2]),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data5(data5[2]),
        .data6(data6[2]),
        .data7(data7[2]),
        .q_i_14(\gen_reg[2].reg_n_2 ),
        .q_i_5(\gen_reg[0].reg_n_2 ),
        .q_i_7(DataIn[3]),
        .q_reg_0(\gen_reg[2].reg_n_3 ),
        .q_reg_1(q_reg_20),
        .q_reg_2(q_reg_21),
        .q_reg_3(q_reg_22),
        .q_reg_4(q_reg_23),
        .q_reg_5(q_reg_148),
        .q_reg_6(q_reg_149),
        .q_reg_7(q_reg_150),
        .q_reg_8(q_reg_151),
        .q_reg_i_2__33_0(q_reg_i_2__31),
        .q_reg_i_2__33_1(q_reg_i_2__31_0),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[2]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_446 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data5(data5[30]),
        .data6(data6[30]),
        .data7(data7[30]),
        .q_reg_0(q_reg_1),
        .q_reg_1(\gen_reg[30].reg_n_2 ),
        .q_reg_10(q_reg_0),
        .q_reg_11(q_reg),
        .q_reg_12(q_reg_2),
        .q_reg_2(q_reg_132),
        .q_reg_3(q_reg_133),
        .q_reg_4(q_reg_134),
        .q_reg_5(q_reg_135),
        .q_reg_6(q_reg_260),
        .q_reg_7(q_reg_261),
        .q_reg_8(q_reg_262),
        .q_reg_9(q_reg_263),
        .q_reg_i_2__29_0(q_reg_i_2__15),
        .q_reg_i_2__29_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[30]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_447 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data5(data5[31]),
        .data6(data6[31]),
        .data7(data7[31]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_136),
        .q_reg_2(q_reg_137),
        .q_reg_3(q_reg_138),
        .q_reg_4(q_reg_139),
        .q_reg_5(q_reg_264),
        .q_reg_6(q_reg_265),
        .q_reg_7(q_reg_266),
        .q_reg_8(q_reg_267),
        .q_reg_i_2__30_0(q_reg_i_2__15),
        .q_reg_i_2__30_1(q_reg_i_2__15_0),
        .r1(r1[4:2]),
        .r2(r2),
        .r2Out(r2Out[31]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_448 \gen_reg[3].reg 
       (.Clock(Clock),
        .DataIn(DataIn[3]),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data5(data5[3]),
        .data6(data6[3]),
        .data7(data7[3]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_25),
        .q_reg_2(q_reg_26),
        .q_reg_3(q_reg_27),
        .q_reg_4(q_reg_152),
        .q_reg_5(q_reg_153),
        .q_reg_6(q_reg_154),
        .q_reg_7(q_reg_155),
        .q_reg_i_2__34_0(q_reg_i_2__31),
        .q_reg_i_2__34_1(q_reg_i_2__31_0),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[3]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_449 \gen_reg[4].reg 
       (.Clock(Clock),
        .DataIn(DataIn[4]),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data5(data5[4]),
        .data6(data6[4]),
        .data7(data7[4]),
        .q_i_6__2({DataIn[5],DataIn[3:0]}),
        .q_reg_0(\gen_reg[4].reg_n_2 ),
        .q_reg_1(\gen_reg[4].reg_n_3 ),
        .q_reg_2(q_reg_28),
        .q_reg_3(q_reg_29),
        .q_reg_4(q_reg_30),
        .q_reg_5(q_reg_31),
        .q_reg_6(q_reg_156),
        .q_reg_7(q_reg_157),
        .q_reg_8(q_reg_158),
        .q_reg_9(q_reg_159),
        .q_reg_i_2__35_0(q_reg_i_2__31),
        .q_reg_i_2__35_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[4]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_450 \gen_reg[5].reg 
       (.Clock(Clock),
        .DataIn(DataIn[5]),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data5(data5[5]),
        .data6(data6[5]),
        .data7(data7[5]),
        .q_reg_0(q_reg_32),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_34),
        .q_reg_3(q_reg_35),
        .q_reg_4(q_reg_160),
        .q_reg_5(q_reg_161),
        .q_reg_6(q_reg_162),
        .q_reg_7(q_reg_163),
        .q_reg_i_2__36_0(q_reg_i_2__31),
        .q_reg_i_2__36_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[5]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_451 \gen_reg[6].reg 
       (.Clock(Clock),
        .DataIn(DataIn[6]),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data5(data5[6]),
        .data6(data6[6]),
        .data7(data7[6]),
        .q_i_13(\gen_reg[6].reg_n_3 ),
        .q_i_5(\gen_reg[4].reg_n_2 ),
        .q_i_7(DataIn[7]),
        .q_i_8(\gen_reg[6].reg_n_2 ),
        .q_reg_0(\gen_reg[6].reg_n_4 ),
        .q_reg_1(q_reg_36),
        .q_reg_2(q_reg_37),
        .q_reg_3(q_reg_38),
        .q_reg_4(q_reg_39),
        .q_reg_5(q_reg_164),
        .q_reg_6(q_reg_165),
        .q_reg_7(q_reg_166),
        .q_reg_8(q_reg_167),
        .q_reg_9(\gen_reg[2].reg_n_2 ),
        .q_reg_i_2__37_0(q_reg_i_2__31),
        .q_reg_i_2__37_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[6]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_452 \gen_reg[7].reg 
       (.Clock(Clock),
        .DataIn(DataIn[7]),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data5(data5[7]),
        .data6(data6[7]),
        .data7(data7[7]),
        .q_reg_0(q_reg_40),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_42),
        .q_reg_3(q_reg_43),
        .q_reg_4(q_reg_168),
        .q_reg_5(q_reg_169),
        .q_reg_6(q_reg_170),
        .q_reg_7(q_reg_171),
        .q_reg_i_2__38_0(q_reg_i_2__31),
        .q_reg_i_2__38_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[7]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_453 \gen_reg[8].reg 
       (.Clock(Clock),
        .DataIn(DataIn[8]),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data5(data5[8]),
        .data6(data6[8]),
        .data7(data7[8]),
        .q_i_17(\gen_reg[8].reg_n_2 ),
        .q_i_2(\gen_reg[4].reg_n_2 ),
        .q_i_2_0(\gen_reg[0].reg_n_2 ),
        .q_i_2_1(\gen_reg[2].reg_n_3 ),
        .q_i_2_2(\gen_reg[6].reg_n_4 ),
        .q_i_2_3(\gen_reg[10].reg_n_3 ),
        .q_i_9(DataIn[9]),
        .q_reg_0(\gen_reg[8].reg_n_3 ),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_45),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_172),
        .q_reg_6(q_reg_173),
        .q_reg_7(q_reg_174),
        .q_reg_8(q_reg_175),
        .q_reg_i_2__39_0(q_reg_i_2__31),
        .q_reg_i_2__39_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[8]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_454 \gen_reg[9].reg 
       (.Clock(Clock),
        .DataIn(DataIn[9]),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data5(data5[9]),
        .data6(data6[9]),
        .data7(data7[9]),
        .q_i_2__0({DataIn[10],DataIn[8:6]}),
        .q_i_2__0_0(\gen_reg[4].reg_n_3 ),
        .q_reg_0(\gen_reg[9].reg_n_2 ),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_49),
        .q_reg_3(q_reg_50),
        .q_reg_4(q_reg_51),
        .q_reg_5(q_reg_176),
        .q_reg_6(q_reg_177),
        .q_reg_7(q_reg_178),
        .q_reg_8(q_reg_179),
        .q_reg_i_2__40_0(q_reg_i_2__31),
        .q_reg_i_2__40_1(q_reg_i_2__41),
        .r1(r1),
        .r2(r2[4:2]),
        .r2Out(r2Out[9]),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_28
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_391 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data3(data3[0]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_392 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data3(data3[10]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_393 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data3(data3[11]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_394 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data3(data3[12]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_395 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data3(data3[13]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_396 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data3(data3[14]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_397 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data3(data3[15]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_398 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data3(data3[16]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_399 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data3(data3[17]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_400 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data3(data3[18]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_401 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data3(data3[19]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_402 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data3(data3[1]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_403 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data3(data3[20]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_404 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data3(data3[21]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_405 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data3(data3[22]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_406 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data3(data3[23]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_407 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data3(data3[24]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_408 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data3(data3[25]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_409 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data3(data3[26]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_410 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data3(data3[27]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_411 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data3(data3[28]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_412 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data3(data3[29]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_413 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data3(data3[2]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_414 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data3(data3[30]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_415 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data3(data3[31]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_416 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data3(data3[3]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_417 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data3(data3[4]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_418 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data3(data3[5]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_419 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data3(data3[6]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_420 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data3(data3[7]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_421 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data3(data3[8]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_422 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data3(data3[9]),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_29
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_359 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data2(data2[0]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_360 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data2(data2[10]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_361 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data2(data2[11]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_362 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data2(data2[12]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_363 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data2(data2[13]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_364 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data2(data2[14]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_365 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data2(data2[15]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_366 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data2(data2[16]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_367 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data2(data2[17]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_368 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data2(data2[18]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_369 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data2(data2[19]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_370 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data2(data2[1]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_371 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data2(data2[20]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_372 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data2(data2[21]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_373 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data2(data2[22]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_374 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data2(data2[23]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_375 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data2(data2[24]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_376 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data2(data2[25]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_377 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data2(data2[26]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_378 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data2(data2[27]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_379 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data2(data2[28]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_380 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data2(data2[29]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_381 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data2(data2[2]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_382 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data2(data2[30]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_383 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data2(data2[31]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_384 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data2(data2[3]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_385 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data2(data2[4]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_386 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data2(data2[5]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_387 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data2(data2[6]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_388 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data2(data2[7]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_389 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data2(data2[8]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_390 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data2(data2[9]),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_3
   (data0,
    data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [15:0]data0;
  output [15:0]data1;
  input MemRegWrite;
  input [31:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [31:0]MemoryDataIn;
  wire Reset;
  wire [15:0]data0;
  wire [15:0]data1;

  Lab_4_CPU_0_0_flipflop_1325 \gen_reg[0].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[0]),
        .Reset(Reset),
        .data0(data0[0]));
  Lab_4_CPU_0_0_flipflop_1326 \gen_reg[10].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[10]),
        .Reset(Reset),
        .data0(data0[10]));
  Lab_4_CPU_0_0_flipflop_1327 \gen_reg[11].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[11]),
        .Reset(Reset),
        .data0(data0[11]));
  Lab_4_CPU_0_0_flipflop_1328 \gen_reg[12].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[12]),
        .Reset(Reset),
        .data0(data0[12]));
  Lab_4_CPU_0_0_flipflop_1329 \gen_reg[13].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[13]),
        .Reset(Reset),
        .data0(data0[13]));
  Lab_4_CPU_0_0_flipflop_1330 \gen_reg[14].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[14]),
        .Reset(Reset),
        .data0(data0[14]));
  Lab_4_CPU_0_0_flipflop_1331 \gen_reg[15].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[15]),
        .Reset(Reset),
        .data0(data0[15]));
  Lab_4_CPU_0_0_flipflop_1332 \gen_reg[16].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[16]),
        .Reset(Reset),
        .data1(data1[0]));
  Lab_4_CPU_0_0_flipflop_1333 \gen_reg[17].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[17]),
        .Reset(Reset),
        .data1(data1[1]));
  Lab_4_CPU_0_0_flipflop_1334 \gen_reg[18].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[18]),
        .Reset(Reset),
        .data1(data1[2]));
  Lab_4_CPU_0_0_flipflop_1335 \gen_reg[19].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[19]),
        .Reset(Reset),
        .data1(data1[3]));
  Lab_4_CPU_0_0_flipflop_1336 \gen_reg[1].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[1]),
        .Reset(Reset),
        .data0(data0[1]));
  Lab_4_CPU_0_0_flipflop_1337 \gen_reg[20].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[20]),
        .Reset(Reset),
        .data1(data1[4]));
  Lab_4_CPU_0_0_flipflop_1338 \gen_reg[21].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[21]),
        .Reset(Reset),
        .data1(data1[5]));
  Lab_4_CPU_0_0_flipflop_1339 \gen_reg[22].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[22]),
        .Reset(Reset),
        .data1(data1[6]));
  Lab_4_CPU_0_0_flipflop_1340 \gen_reg[23].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[23]),
        .Reset(Reset),
        .data1(data1[7]));
  Lab_4_CPU_0_0_flipflop_1341 \gen_reg[24].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[24]),
        .Reset(Reset),
        .data1(data1[8]));
  Lab_4_CPU_0_0_flipflop_1342 \gen_reg[25].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[25]),
        .Reset(Reset),
        .data1(data1[9]));
  Lab_4_CPU_0_0_flipflop_1343 \gen_reg[26].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[26]),
        .Reset(Reset),
        .data1(data1[10]));
  Lab_4_CPU_0_0_flipflop_1344 \gen_reg[27].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[27]),
        .Reset(Reset),
        .data1(data1[11]));
  Lab_4_CPU_0_0_flipflop_1345 \gen_reg[28].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[28]),
        .Reset(Reset),
        .data1(data1[12]));
  Lab_4_CPU_0_0_flipflop_1346 \gen_reg[29].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[29]),
        .Reset(Reset),
        .data1(data1[13]));
  Lab_4_CPU_0_0_flipflop_1347 \gen_reg[2].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[2]),
        .Reset(Reset),
        .data0(data0[2]));
  Lab_4_CPU_0_0_flipflop_1348 \gen_reg[30].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[30]),
        .Reset(Reset),
        .data1(data1[14]));
  Lab_4_CPU_0_0_flipflop_1349 \gen_reg[31].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[31]),
        .Reset(Reset),
        .data1(data1[15]));
  Lab_4_CPU_0_0_flipflop_1350 \gen_reg[3].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[3]),
        .Reset(Reset),
        .data0(data0[3]));
  Lab_4_CPU_0_0_flipflop_1351 \gen_reg[4].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[4]),
        .Reset(Reset),
        .data0(data0[4]));
  Lab_4_CPU_0_0_flipflop_1352 \gen_reg[5].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[5]),
        .Reset(Reset),
        .data0(data0[5]));
  Lab_4_CPU_0_0_flipflop_1353 \gen_reg[6].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[6]),
        .Reset(Reset),
        .data0(data0[6]));
  Lab_4_CPU_0_0_flipflop_1354 \gen_reg[7].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[7]),
        .Reset(Reset),
        .data0(data0[7]));
  Lab_4_CPU_0_0_flipflop_1355 \gen_reg[8].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[8]),
        .Reset(Reset),
        .data0(data0[8]));
  Lab_4_CPU_0_0_flipflop_1356 \gen_reg[9].reg 
       (.Clock(Clock),
        .MemRegWrite(MemRegWrite),
        .MemoryDataIn(MemoryDataIn[9]),
        .Reset(Reset),
        .data0(data0[9]));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_30
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_327 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data29(data29[0]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_328 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data29(data29[10]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_329 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data29(data29[11]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_330 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data29(data29[12]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_331 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data29(data29[13]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_332 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data29(data29[14]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_333 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data29(data29[15]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_334 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data29(data29[16]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_335 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data29(data29[17]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_336 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data29(data29[18]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_337 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data29(data29[19]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_338 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data29(data29[1]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_339 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data29(data29[20]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_340 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data29(data29[21]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_341 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data29(data29[22]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_342 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data29(data29[23]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_343 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data29(data29[24]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_344 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data29(data29[25]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_345 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data29(data29[26]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_346 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data29(data29[27]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_347 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data29(data29[28]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_348 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data29(data29[29]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_349 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data29(data29[2]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_350 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data29(data29[30]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_351 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data29(data29[31]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_352 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data29(data29[3]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_353 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data29(data29[4]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_354 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data29(data29[5]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_355 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data29(data29[6]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_356 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data29(data29[7]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_357 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data29(data29[8]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_358 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data29(data29[9]),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_31
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_295 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data1(data1[0]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_296 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data1(data1[10]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_297 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data1(data1[11]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_298 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data1(data1[12]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_299 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data1(data1[13]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_300 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data1(data1[14]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_301 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data1(data1[15]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_302 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data1(data1[16]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_303 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data1(data1[17]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_304 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data1(data1[18]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_305 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data1(data1[19]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_306 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data1(data1[1]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_307 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data1(data1[20]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_308 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data1(data1[21]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_309 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data1(data1[22]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_310 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data1(data1[23]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_311 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data1(data1[24]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_312 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data1(data1[25]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_313 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data1(data1[26]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_314 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data1(data1[27]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_315 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data1(data1[28]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_316 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data1(data1[29]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_317 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data1(data1[2]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_318 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data1(data1[30]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_319 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data1(data1[31]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_320 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data1(data1[3]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_321 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data1(data1[4]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_322 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data1(data1[5]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_323 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data1(data1[6]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_324 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data1(data1[7]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_325 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data1(data1[8]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_326 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data1(data1[9]),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_32
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__15,
    q_reg_i_2__15_0,
    r2,
    q_reg_i_2__31,
    q_reg_i_2__41,
    q_reg_i_2__41_0,
    q_reg_i_2__42);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [31:0]data1;
  input [1:0]r1;
  input [31:0]data2;
  input [31:0]data3;
  input q_reg_i_2__15;
  input q_reg_i_2__15_0;
  input [1:0]r2;
  input q_reg_i_2__31;
  input q_reg_i_2__41;
  input q_reg_i_2__41_0;
  input q_reg_i_2__42;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data1;
  wire [31:0]data2;
  wire [31:0]data3;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__15;
  wire q_reg_i_2__15_0;
  wire q_reg_i_2__31;
  wire q_reg_i_2__41;
  wire q_reg_i_2__41_0;
  wire q_reg_i_2__42;
  wire [1:0]r1;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_263 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data1(data1[0]),
        .data2(data2[0]),
        .data3(data3[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_i_2__31(q_reg_i_2__31),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_264 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data1(data1[10]),
        .data2(data2[10]),
        .data3(data3[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_i_2__41(q_reg_i_2__41),
        .q_reg_i_2__41_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_265 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data1(data1[11]),
        .data2(data2[11]),
        .data3(data3[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_i_2__42(q_reg_i_2__42),
        .q_reg_i_2__42_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_266 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data1(data1[12]),
        .data2(data2[12]),
        .data3(data3[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_i_2__43(q_reg_i_2__42),
        .q_reg_i_2__43_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_267 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data1(data1[13]),
        .data2(data2[13]),
        .data3(data3[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_i_2__44(q_reg_i_2__42),
        .q_reg_i_2__44_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_268 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data1(data1[14]),
        .data2(data2[14]),
        .data3(data3[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_i_2__45(q_reg_i_2__42),
        .q_reg_i_2__45_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_269 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data1(data1[15]),
        .data2(data2[15]),
        .data3(data3[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_i_2__46(q_reg_i_2__42),
        .q_reg_i_2__46_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_270 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data1(data1[16]),
        .data2(data2[16]),
        .data3(data3[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_i_2__15(q_reg_i_2__15),
        .q_reg_i_2__15_0(q_reg_i_2__15_0),
        .q_reg_i_2__47(q_reg_i_2__42),
        .q_reg_i_2__47_0(q_reg_i_2__41_0),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_271 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data1(data1[17]),
        .data2(data2[17]),
        .data3(data3[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_i_2__16(q_reg_i_2__15),
        .q_reg_i_2__16_0(q_reg_i_2__15_0),
        .q_reg_i_2__48(q_reg_i_2__42),
        .q_reg_i_2__48_0(q_reg_i_2__41_0),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_272 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data1(data1[18]),
        .data2(data2[18]),
        .data3(data3[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_i_2__17(q_reg_i_2__15),
        .q_reg_i_2__17_0(q_reg_i_2__15_0),
        .q_reg_i_2__49(q_reg_i_2__42),
        .r2(r2[0]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_273 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data1(data1[19]),
        .data2(data2[19]),
        .data3(data3[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_i_2__18(q_reg_i_2__15),
        .q_reg_i_2__18_0(q_reg_i_2__15_0),
        .q_reg_i_2__50(q_reg_i_2__42),
        .r2(r2[0]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_274 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data1(data1[1]),
        .data2(data2[1]),
        .data3(data3[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_i_2__32(q_reg_i_2__41),
        .q_reg_i_2__32_0(q_reg_i_2__31),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_275 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data1(data1[20]),
        .data2(data2[20]),
        .data3(data3[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_i_2__19(q_reg_i_2__15),
        .q_reg_i_2__19_0(q_reg_i_2__15_0),
        .q_reg_i_2__51(q_reg_i_2__42),
        .r2(r2[0]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_276 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data1(data1[21]),
        .data2(data2[21]),
        .data3(data3[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_i_2__20(q_reg_i_2__15),
        .q_reg_i_2__20_0(q_reg_i_2__15_0),
        .q_reg_i_2__52(q_reg_i_2__42),
        .r2(r2[0]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_277 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data1(data1[22]),
        .data2(data2[22]),
        .data3(data3[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_i_2__21(q_reg_i_2__15),
        .q_reg_i_2__21_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_278 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data1(data1[23]),
        .data2(data2[23]),
        .data3(data3[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_i_2__22(q_reg_i_2__15),
        .q_reg_i_2__22_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_279 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data1(data1[24]),
        .data2(data2[24]),
        .data3(data3[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_i_2__23(q_reg_i_2__15),
        .q_reg_i_2__23_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_280 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data1(data1[25]),
        .data2(data2[25]),
        .data3(data3[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_i_2__24(q_reg_i_2__15),
        .q_reg_i_2__24_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_281 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data1(data1[26]),
        .data2(data2[26]),
        .data3(data3[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_i_2__25(q_reg_i_2__15),
        .q_reg_i_2__25_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_282 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data1(data1[27]),
        .data2(data2[27]),
        .data3(data3[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_i_2__26(q_reg_i_2__15),
        .q_reg_i_2__26_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_283 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data1(data1[28]),
        .data2(data2[28]),
        .data3(data3[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_i_2__27(q_reg_i_2__15),
        .q_reg_i_2__27_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_284 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data1(data1[29]),
        .data2(data2[29]),
        .data3(data3[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_i_2__28(q_reg_i_2__15),
        .q_reg_i_2__28_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_285 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data1(data1[2]),
        .data2(data2[2]),
        .data3(data3[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_i_2__33(q_reg_i_2__41),
        .q_reg_i_2__33_0(q_reg_i_2__31),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_286 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data1(data1[30]),
        .data2(data2[30]),
        .data3(data3[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_i_2__29(q_reg_i_2__15),
        .q_reg_i_2__29_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_287 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data1(data1[31]),
        .data2(data2[31]),
        .data3(data3[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_i_2__30(q_reg_i_2__15),
        .q_reg_i_2__30_0(q_reg_i_2__15_0),
        .r2(r2),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_288 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data1(data1[3]),
        .data2(data2[3]),
        .data3(data3[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_i_2__34(q_reg_i_2__41),
        .q_reg_i_2__34_0(q_reg_i_2__31),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_289 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data1(data1[4]),
        .data2(data2[4]),
        .data3(data3[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_i_2__35(q_reg_i_2__41),
        .q_reg_i_2__35_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_290 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data1(data1[5]),
        .data2(data2[5]),
        .data3(data3[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_i_2__36(q_reg_i_2__41),
        .q_reg_i_2__36_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_291 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data1(data1[6]),
        .data2(data2[6]),
        .data3(data3[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_i_2__37(q_reg_i_2__41),
        .q_reg_i_2__37_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_292 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data1(data1[7]),
        .data2(data2[7]),
        .data3(data3[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_i_2__38(q_reg_i_2__41),
        .q_reg_i_2__38_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_293 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data1(data1[8]),
        .data2(data2[8]),
        .data3(data3[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_i_2__39(q_reg_i_2__41),
        .q_reg_i_2__39_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_294 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data1(data1[9]),
        .data2(data2[9]),
        .data3(data3[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_i_2__40(q_reg_i_2__41),
        .q_reg_i_2__40_0(q_reg_i_2__41_0),
        .r1(r1),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_33
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_63,
    data29,
    data30,
    data31,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77,
    q_reg_78,
    q_reg_79,
    q_reg_i_5__15,
    q_reg_i_5__15_0,
    q_reg_80,
    q_reg_81,
    q_reg_82,
    q_reg_83,
    q_reg_84,
    q_reg_85,
    q_reg_86,
    q_reg_87,
    q_reg_88,
    q_reg_89,
    q_reg_90,
    q_reg_91,
    q_reg_92,
    q_reg_93,
    q_reg_94,
    r2,
    q_reg_95,
    q_reg_i_5__31,
    q_reg_i_5__31_0,
    q_reg_96,
    q_reg_97,
    q_reg_98,
    q_reg_99,
    q_reg_100,
    q_reg_101,
    q_reg_102,
    q_reg_103,
    q_reg_104,
    q_reg_105,
    q_reg_i_5__41,
    q_reg_106,
    q_reg_107,
    q_reg_108,
    q_reg_109,
    q_reg_110,
    q_reg_111,
    q_reg_112,
    q_reg_113,
    q_reg_114,
    q_reg_115,
    q_reg_116,
    q_reg_117,
    q_reg_118,
    q_reg_119,
    q_reg_120,
    q_reg_121,
    q_reg_122,
    q_reg_123,
    q_reg_124,
    q_reg_125,
    q_reg_126);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_63;
  input [31:0]data29;
  input [31:0]data30;
  input [31:0]data31;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;
  input q_reg_78;
  input q_reg_79;
  input q_reg_i_5__15;
  input q_reg_i_5__15_0;
  input q_reg_80;
  input q_reg_81;
  input q_reg_82;
  input q_reg_83;
  input q_reg_84;
  input q_reg_85;
  input q_reg_86;
  input q_reg_87;
  input q_reg_88;
  input q_reg_89;
  input q_reg_90;
  input q_reg_91;
  input q_reg_92;
  input q_reg_93;
  input q_reg_94;
  input [1:0]r2;
  input q_reg_95;
  input q_reg_i_5__31;
  input q_reg_i_5__31_0;
  input q_reg_96;
  input q_reg_97;
  input q_reg_98;
  input q_reg_99;
  input q_reg_100;
  input q_reg_101;
  input q_reg_102;
  input q_reg_103;
  input q_reg_104;
  input q_reg_105;
  input q_reg_i_5__41;
  input q_reg_106;
  input q_reg_107;
  input q_reg_108;
  input q_reg_109;
  input q_reg_110;
  input q_reg_111;
  input q_reg_112;
  input q_reg_113;
  input q_reg_114;
  input q_reg_115;
  input q_reg_116;
  input q_reg_117;
  input q_reg_118;
  input q_reg_119;
  input q_reg_120;
  input q_reg_121;
  input q_reg_122;
  input q_reg_123;
  input q_reg_124;
  input q_reg_125;
  input q_reg_126;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data29;
  wire [31:0]data30;
  wire [31:0]data31;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_100;
  wire q_reg_101;
  wire q_reg_102;
  wire q_reg_103;
  wire q_reg_104;
  wire q_reg_105;
  wire q_reg_106;
  wire q_reg_107;
  wire q_reg_108;
  wire q_reg_109;
  wire q_reg_11;
  wire q_reg_110;
  wire q_reg_111;
  wire q_reg_112;
  wire q_reg_113;
  wire q_reg_114;
  wire q_reg_115;
  wire q_reg_116;
  wire q_reg_117;
  wire q_reg_118;
  wire q_reg_119;
  wire q_reg_12;
  wire q_reg_120;
  wire q_reg_121;
  wire q_reg_122;
  wire q_reg_123;
  wire q_reg_124;
  wire q_reg_125;
  wire q_reg_126;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire q_reg_78;
  wire q_reg_79;
  wire q_reg_8;
  wire q_reg_80;
  wire q_reg_81;
  wire q_reg_82;
  wire q_reg_83;
  wire q_reg_84;
  wire q_reg_85;
  wire q_reg_86;
  wire q_reg_87;
  wire q_reg_88;
  wire q_reg_89;
  wire q_reg_9;
  wire q_reg_90;
  wire q_reg_91;
  wire q_reg_92;
  wire q_reg_93;
  wire q_reg_94;
  wire q_reg_95;
  wire q_reg_96;
  wire q_reg_97;
  wire q_reg_98;
  wire q_reg_99;
  wire q_reg_i_5__15;
  wire q_reg_i_5__15_0;
  wire q_reg_i_5__31;
  wire q_reg_i_5__31_0;
  wire q_reg_i_5__41;
  wire [2:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_231 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data29(data29[0]),
        .data30(data30[0]),
        .data31(data31[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_2(q_reg_63),
        .q_reg_3(q_reg_95),
        .q_reg_i_5__31_0(q_reg_i_5__31),
        .q_reg_i_5__31_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_232 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data29(data29[10]),
        .data30(data30[10]),
        .data31(data31[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_73),
        .q_reg_3(q_reg_105),
        .q_reg_i_5__41_0(q_reg_i_5__41),
        .q_reg_i_5__41_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_233 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data29(data29[11]),
        .data30(data30[11]),
        .data31(data31[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_2(q_reg_74),
        .q_reg_3(q_reg_106),
        .q_reg_i_5__42_0(q_reg_i_5__41),
        .q_reg_i_5__42_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_234 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data29(data29[12]),
        .data30(data30[12]),
        .data31(data31[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_2(q_reg_75),
        .q_reg_3(q_reg_107),
        .q_reg_i_5__43_0(q_reg_i_5__41),
        .q_reg_i_5__43_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_235 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data29(data29[13]),
        .data30(data30[13]),
        .data31(data31[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_76),
        .q_reg_3(q_reg_108),
        .q_reg_i_5__44_0(q_reg_i_5__41),
        .q_reg_i_5__44_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_236 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data29(data29[14]),
        .data30(data30[14]),
        .data31(data31[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_2(q_reg_77),
        .q_reg_3(q_reg_109),
        .q_reg_i_5__45_0(q_reg_i_5__41),
        .q_reg_i_5__45_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_237 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data29(data29[15]),
        .data30(data30[15]),
        .data31(data31[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_78),
        .q_reg_3(q_reg_110),
        .q_reg_i_5__46_0(q_reg_i_5__41),
        .q_reg_i_5__46_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_238 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data29(data29[16]),
        .data30(data30[16]),
        .data31(data31[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_2(q_reg_79),
        .q_reg_3(q_reg_111),
        .q_reg_i_5__15_0(q_reg_i_5__15),
        .q_reg_i_5__15_1(q_reg_i_5__15_0),
        .q_reg_i_5__47_0(q_reg_i_5__41),
        .q_reg_i_5__47_1(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_239 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data29(data29[17]),
        .data30(data30[17]),
        .data31(data31[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_80),
        .q_reg_3(q_reg_112),
        .q_reg_i_5__16_0(q_reg_i_5__15),
        .q_reg_i_5__16_1(q_reg_i_5__15_0),
        .q_reg_i_5__48_0(q_reg_i_5__41),
        .q_reg_i_5__48_1(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_240 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data29(data29[18]),
        .data30(data30[18]),
        .data31(data31[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_2(q_reg_81),
        .q_reg_3(q_reg_113),
        .q_reg_i_5__17_0(q_reg_i_5__15),
        .q_reg_i_5__17_1(q_reg_i_5__15_0),
        .q_reg_i_5__49_0(q_reg_i_5__41),
        .q_reg_i_5__49_1(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_241 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data29(data29[19]),
        .data30(data30[19]),
        .data31(data31[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_2(q_reg_82),
        .q_reg_3(q_reg_114),
        .q_reg_i_5__18_0(q_reg_i_5__15),
        .q_reg_i_5__18_1(q_reg_i_5__15_0),
        .q_reg_i_5__50_0(q_reg_i_5__41),
        .q_reg_i_5__50_1(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_242 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data29(data29[1]),
        .data30(data30[1]),
        .data31(data31[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_2(q_reg_64),
        .q_reg_3(q_reg_96),
        .q_reg_i_5__32_0(q_reg_i_5__31),
        .q_reg_i_5__32_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_243 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data29(data29[20]),
        .data30(data30[20]),
        .data31(data31[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_2(q_reg_83),
        .q_reg_3(q_reg_115),
        .q_reg_i_5__19_0(q_reg_i_5__15),
        .q_reg_i_5__19_1(q_reg_i_5__15_0),
        .q_reg_i_5__51_0(q_reg_i_5__41),
        .q_reg_i_5__51_1(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_244 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data29(data29[21]),
        .data30(data30[21]),
        .data31(data31[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_84),
        .q_reg_3(q_reg_116),
        .q_reg_i_5__20_0(q_reg_i_5__15),
        .q_reg_i_5__20_1(q_reg_i_5__15_0),
        .q_reg_i_5__52_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_245 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data29(data29[22]),
        .data30(data30[22]),
        .data31(data31[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_2(q_reg_85),
        .q_reg_3(q_reg_117),
        .q_reg_i_5__21_0(q_reg_i_5__15),
        .q_reg_i_5__21_1(q_reg_i_5__15_0),
        .q_reg_i_5__53_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_246 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data29(data29[23]),
        .data30(data30[23]),
        .data31(data31[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_2(q_reg_86),
        .q_reg_3(q_reg_118),
        .q_reg_i_5__22_0(q_reg_i_5__15),
        .q_reg_i_5__22_1(q_reg_i_5__15_0),
        .q_reg_i_5__54_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_247 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data29(data29[24]),
        .data30(data30[24]),
        .data31(data31[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_2(q_reg_87),
        .q_reg_3(q_reg_119),
        .q_reg_i_5__23_0(q_reg_i_5__15),
        .q_reg_i_5__23_1(q_reg_i_5__15_0),
        .q_reg_i_5__55_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_248 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data29(data29[25]),
        .data30(data30[25]),
        .data31(data31[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_2(q_reg_88),
        .q_reg_3(q_reg_120),
        .q_reg_i_5__24_0(q_reg_i_5__15),
        .q_reg_i_5__24_1(q_reg_i_5__15_0),
        .q_reg_i_5__56_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_249 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data29(data29[26]),
        .data30(data30[26]),
        .data31(data31[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_89),
        .q_reg_3(q_reg_121),
        .q_reg_i_5__25_0(q_reg_i_5__15),
        .q_reg_i_5__25_1(q_reg_i_5__15_0),
        .q_reg_i_5__57_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_250 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data29(data29[27]),
        .data30(data30[27]),
        .data31(data31[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_2(q_reg_90),
        .q_reg_3(q_reg_122),
        .q_reg_i_5__26_0(q_reg_i_5__15),
        .q_reg_i_5__26_1(q_reg_i_5__15_0),
        .q_reg_i_5__58_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_251 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data29(data29[28]),
        .data30(data30[28]),
        .data31(data31[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_2(q_reg_91),
        .q_reg_3(q_reg_123),
        .q_reg_i_5__27_0(q_reg_i_5__15),
        .q_reg_i_5__27_1(q_reg_i_5__15_0),
        .q_reg_i_5__59_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_252 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data29(data29[29]),
        .data30(data30[29]),
        .data31(data31[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_92),
        .q_reg_3(q_reg_124),
        .q_reg_i_5__28_0(q_reg_i_5__15),
        .q_reg_i_5__28_1(q_reg_i_5__15_0),
        .q_reg_i_5__60_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_253 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data29(data29[2]),
        .data30(data30[2]),
        .data31(data31[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_2(q_reg_65),
        .q_reg_3(q_reg_97),
        .q_reg_i_5__33_0(q_reg_i_5__31),
        .q_reg_i_5__33_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_254 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data29(data29[30]),
        .data30(data30[30]),
        .data31(data31[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_2(q_reg_93),
        .q_reg_3(q_reg_125),
        .q_reg_i_5__29_0(q_reg_i_5__15),
        .q_reg_i_5__29_1(q_reg_i_5__15_0),
        .q_reg_i_5__61_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_255 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data29(data29[31]),
        .data30(data30[31]),
        .data31(data31[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_2(q_reg_94),
        .q_reg_3(q_reg_126),
        .q_reg_i_5__30_0(q_reg_i_5__15),
        .q_reg_i_5__30_1(q_reg_i_5__15_0),
        .q_reg_i_5__62_0(q_reg_i_5__31_0),
        .r1(r1[2]),
        .r2(r2),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_256 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data29(data29[3]),
        .data30(data30[3]),
        .data31(data31[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_2(q_reg_66),
        .q_reg_3(q_reg_98),
        .q_reg_i_5__34_0(q_reg_i_5__31),
        .q_reg_i_5__34_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_257 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data29(data29[4]),
        .data30(data30[4]),
        .data31(data31[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_2(q_reg_67),
        .q_reg_3(q_reg_99),
        .q_reg_i_5__35_0(q_reg_i_5__31),
        .q_reg_i_5__35_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_258 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data29(data29[5]),
        .data30(data30[5]),
        .data31(data31[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_2(q_reg_68),
        .q_reg_3(q_reg_100),
        .q_reg_i_5__36_0(q_reg_i_5__31),
        .q_reg_i_5__36_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_259 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data29(data29[6]),
        .data30(data30[6]),
        .data31(data31[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_2(q_reg_69),
        .q_reg_3(q_reg_101),
        .q_reg_i_5__37_0(q_reg_i_5__31),
        .q_reg_i_5__37_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_260 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data29(data29[7]),
        .data30(data30[7]),
        .data31(data31[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_2(q_reg_70),
        .q_reg_3(q_reg_102),
        .q_reg_i_5__38_0(q_reg_i_5__31),
        .q_reg_i_5__38_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_261 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data29(data29[8]),
        .data30(data30[8]),
        .data31(data31[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_2(q_reg_71),
        .q_reg_3(q_reg_103),
        .q_reg_i_5__39_0(q_reg_i_5__31),
        .q_reg_i_5__39_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_262 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data29(data29[9]),
        .data30(data30[9]),
        .data31(data31[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_72),
        .q_reg_3(q_reg_104),
        .q_reg_i_5__40_0(q_reg_i_5__31),
        .q_reg_i_5__40_1(q_reg_i_5__31_0),
        .r1(r1),
        .r2(r2[1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_34
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_199 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data27(data27[0]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_200 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data27(data27[10]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_201 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data27(data27[11]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_202 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data27(data27[12]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_203 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data27(data27[13]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_204 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data27(data27[14]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_205 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data27(data27[15]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_206 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data27(data27[16]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_207 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data27(data27[17]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_208 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data27(data27[18]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_209 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data27(data27[19]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_210 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data27(data27[1]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_211 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data27(data27[20]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_212 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data27(data27[21]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_213 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data27(data27[22]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_214 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data27(data27[23]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_215 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data27(data27[24]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_216 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data27(data27[25]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_217 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data27(data27[26]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_218 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data27(data27[27]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_219 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data27(data27[28]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_220 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data27(data27[29]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_221 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data27(data27[2]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_222 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data27(data27[30]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_223 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data27(data27[31]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_224 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data27(data27[3]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_225 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data27(data27[4]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_226 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data27(data27[5]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_227 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data27(data27[6]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_228 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data27(data27[7]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_229 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data27(data27[8]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_230 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data27(data27[9]),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_35
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_167 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data26(data26[0]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_168 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data26(data26[10]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_169 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data26(data26[11]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_170 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data26(data26[12]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_171 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data26(data26[13]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_172 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data26(data26[14]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_173 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data26(data26[15]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_174 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data26(data26[16]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_175 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data26(data26[17]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_176 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data26(data26[18]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_177 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data26(data26[19]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_178 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data26(data26[1]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_179 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data26(data26[20]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_180 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data26(data26[21]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_181 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data26(data26[22]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_182 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data26(data26[23]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_183 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data26(data26[24]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_184 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data26(data26[25]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_185 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data26(data26[26]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_186 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data26(data26[27]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_187 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data26(data26[28]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_188 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data26(data26[29]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_189 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data26(data26[2]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_190 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data26(data26[30]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_191 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data26(data26[31]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_192 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data26(data26[3]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_193 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data26(data26[4]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_194 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data26(data26[5]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_195 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data26(data26[6]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_196 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data26(data26[7]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_197 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data26(data26[8]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_198 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data26(data26[9]),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_36
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_135 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data25(data25[0]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_136 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data25(data25[10]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_137 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data25(data25[11]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_138 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data25(data25[12]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_139 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data25(data25[13]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_140 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data25(data25[14]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_141 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data25(data25[15]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_142 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data25(data25[16]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_143 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data25(data25[17]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_144 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data25(data25[18]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_145 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data25(data25[19]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_146 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data25(data25[1]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_147 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data25(data25[20]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_148 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data25(data25[21]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_149 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data25(data25[22]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_150 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data25(data25[23]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_151 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data25(data25[24]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_152 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data25(data25[25]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_153 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data25(data25[26]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_154 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data25(data25[27]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_155 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data25(data25[28]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_156 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data25(data25[29]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_157 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data25(data25[2]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_158 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data25(data25[30]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_159 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data25(data25[31]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_160 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data25(data25[3]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_161 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data25(data25[4]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_162 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data25(data25[5]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_163 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data25(data25[6]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_164 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data25(data25[7]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_165 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data25(data25[8]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_166 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data25(data25[9]),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_37
   (q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__15,
    q_reg_i_5__15_0,
    q_reg_i_5__31,
    r2,
    q_reg_i_5__41,
    q_reg_i_5__42);
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output q_reg_31;
  output q_reg_32;
  output q_reg_33;
  output q_reg_34;
  output q_reg_35;
  output q_reg_36;
  output q_reg_37;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [31:0]data25;
  input [1:0]r1;
  input [31:0]data26;
  input [31:0]data27;
  input q_reg_i_5__15;
  input q_reg_i_5__15_0;
  input q_reg_i_5__31;
  input [1:0]r2;
  input q_reg_i_5__41;
  input q_reg_i_5__42;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data25;
  wire [31:0]data26;
  wire [31:0]data27;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_5__15;
  wire q_reg_i_5__15_0;
  wire q_reg_i_5__31;
  wire q_reg_i_5__41;
  wire q_reg_i_5__42;
  wire [1:0]r1;
  wire [1:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_103 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data25(data25[0]),
        .data26(data26[0]),
        .data27(data27[0]),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_31),
        .q_reg_i_5__31(q_reg_i_5__31),
        .r1(r1),
        .r2(r2[0]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_104 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data25(data25[10]),
        .data26(data26[10]),
        .data27(data27[10]),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_41),
        .q_reg_i_5__41(q_reg_i_5__31),
        .q_reg_i_5__41_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_105 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data25(data25[11]),
        .data26(data26[11]),
        .data27(data27[11]),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_42),
        .q_reg_i_5__42(q_reg_i_5__42),
        .q_reg_i_5__42_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_106 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data25(data25[12]),
        .data26(data26[12]),
        .data27(data27[12]),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_43),
        .q_reg_i_5__43(q_reg_i_5__42),
        .q_reg_i_5__43_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_107 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data25(data25[13]),
        .data26(data26[13]),
        .data27(data27[13]),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_44),
        .q_reg_i_5__44(q_reg_i_5__42),
        .q_reg_i_5__44_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_108 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data25(data25[14]),
        .data26(data26[14]),
        .data27(data27[14]),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_45),
        .q_reg_i_5__45(q_reg_i_5__42),
        .q_reg_i_5__45_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_109 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data25(data25[15]),
        .data26(data26[15]),
        .data27(data27[15]),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_46),
        .q_reg_i_5__46(q_reg_i_5__42),
        .q_reg_i_5__46_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_110 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data25(data25[16]),
        .data26(data26[16]),
        .data27(data27[16]),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_47),
        .q_reg_i_5__15(q_reg_i_5__15),
        .q_reg_i_5__15_0(q_reg_i_5__15_0),
        .q_reg_i_5__47(q_reg_i_5__42),
        .q_reg_i_5__47_0(q_reg_i_5__41),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_111 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data25(data25[17]),
        .data26(data26[17]),
        .data27(data27[17]),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_48),
        .q_reg_i_5__16(q_reg_i_5__15),
        .q_reg_i_5__16_0(q_reg_i_5__15_0),
        .q_reg_i_5__48(q_reg_i_5__42),
        .q_reg_i_5__48_0(q_reg_i_5__41),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_112 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data25(data25[18]),
        .data26(data26[18]),
        .data27(data27[18]),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_49),
        .q_reg_i_5__17(q_reg_i_5__15),
        .q_reg_i_5__17_0(q_reg_i_5__15_0),
        .q_reg_i_5__49(q_reg_i_5__42),
        .q_reg_i_5__49_0(q_reg_i_5__41),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_113 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data25(data25[19]),
        .data26(data26[19]),
        .data27(data27[19]),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_50),
        .q_reg_i_5__18(q_reg_i_5__15),
        .q_reg_i_5__18_0(q_reg_i_5__15_0),
        .q_reg_i_5__50(q_reg_i_5__42),
        .q_reg_i_5__50_0(q_reg_i_5__41),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_114 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data25(data25[1]),
        .data26(data26[1]),
        .data27(data27[1]),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_32),
        .q_reg_i_5__32(q_reg_i_5__31),
        .q_reg_i_5__32_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_115 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data25(data25[20]),
        .data26(data26[20]),
        .data27(data27[20]),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_51),
        .q_reg_i_5__19(q_reg_i_5__15),
        .q_reg_i_5__19_0(q_reg_i_5__15_0),
        .q_reg_i_5__51(q_reg_i_5__42),
        .q_reg_i_5__51_0(q_reg_i_5__41),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_116 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data25(data25[21]),
        .data26(data26[21]),
        .data27(data27[21]),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_52),
        .q_reg_i_5__20(q_reg_i_5__15),
        .q_reg_i_5__20_0(q_reg_i_5__15_0),
        .q_reg_i_5__52(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_117 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data25(data25[22]),
        .data26(data26[22]),
        .data27(data27[22]),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_53),
        .q_reg_i_5__21(q_reg_i_5__15),
        .q_reg_i_5__21_0(q_reg_i_5__15_0),
        .q_reg_i_5__53(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_118 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data25(data25[23]),
        .data26(data26[23]),
        .data27(data27[23]),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_54),
        .q_reg_i_5__22(q_reg_i_5__15),
        .q_reg_i_5__22_0(q_reg_i_5__15_0),
        .q_reg_i_5__54(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_119 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data25(data25[24]),
        .data26(data26[24]),
        .data27(data27[24]),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_55),
        .q_reg_i_5__23(q_reg_i_5__15),
        .q_reg_i_5__23_0(q_reg_i_5__15_0),
        .q_reg_i_5__55(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_120 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data25(data25[25]),
        .data26(data26[25]),
        .data27(data27[25]),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_56),
        .q_reg_i_5__24(q_reg_i_5__15),
        .q_reg_i_5__24_0(q_reg_i_5__15_0),
        .q_reg_i_5__56(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_121 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data25(data25[26]),
        .data26(data26[26]),
        .data27(data27[26]),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_57),
        .q_reg_i_5__25(q_reg_i_5__15),
        .q_reg_i_5__25_0(q_reg_i_5__15_0),
        .q_reg_i_5__57(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_122 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data25(data25[27]),
        .data26(data26[27]),
        .data27(data27[27]),
        .q_reg_0(q_reg_26),
        .q_reg_1(q_reg_58),
        .q_reg_i_5__26(q_reg_i_5__15),
        .q_reg_i_5__26_0(q_reg_i_5__15_0),
        .q_reg_i_5__58(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_123 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data25(data25[28]),
        .data26(data26[28]),
        .data27(data27[28]),
        .q_reg_0(q_reg_27),
        .q_reg_1(q_reg_59),
        .q_reg_i_5__27(q_reg_i_5__15),
        .q_reg_i_5__27_0(q_reg_i_5__15_0),
        .q_reg_i_5__59(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_124 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data25(data25[29]),
        .data26(data26[29]),
        .data27(data27[29]),
        .q_reg_0(q_reg_28),
        .q_reg_1(q_reg_60),
        .q_reg_i_5__28(q_reg_i_5__15),
        .q_reg_i_5__28_0(q_reg_i_5__15_0),
        .q_reg_i_5__60(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_125 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data25(data25[2]),
        .data26(data26[2]),
        .data27(data27[2]),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_33),
        .q_reg_i_5__33(q_reg_i_5__31),
        .q_reg_i_5__33_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_126 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data25(data25[30]),
        .data26(data26[30]),
        .data27(data27[30]),
        .q_reg_0(q_reg_29),
        .q_reg_1(q_reg_61),
        .q_reg_i_5__29(q_reg_i_5__15),
        .q_reg_i_5__29_0(q_reg_i_5__15_0),
        .q_reg_i_5__61(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_127 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data25(data25[31]),
        .data26(data26[31]),
        .data27(data27[31]),
        .q_reg_0(q_reg_30),
        .q_reg_1(q_reg_62),
        .q_reg_i_5__30(q_reg_i_5__15),
        .q_reg_i_5__30_0(q_reg_i_5__15_0),
        .q_reg_i_5__62(q_reg_i_5__41),
        .r2(r2[1]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_128 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data25(data25[3]),
        .data26(data26[3]),
        .data27(data27[3]),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_34),
        .q_reg_i_5__34(q_reg_i_5__31),
        .q_reg_i_5__34_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_129 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data25(data25[4]),
        .data26(data26[4]),
        .data27(data27[4]),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_35),
        .q_reg_i_5__35(q_reg_i_5__31),
        .q_reg_i_5__35_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_130 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data25(data25[5]),
        .data26(data26[5]),
        .data27(data27[5]),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_36),
        .q_reg_i_5__36(q_reg_i_5__31),
        .q_reg_i_5__36_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_131 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data25(data25[6]),
        .data26(data26[6]),
        .data27(data27[6]),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_37),
        .q_reg_i_5__37(q_reg_i_5__31),
        .q_reg_i_5__37_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_132 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data25(data25[7]),
        .data26(data26[7]),
        .data27(data27[7]),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_38),
        .q_reg_i_5__38(q_reg_i_5__31),
        .q_reg_i_5__38_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_133 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data25(data25[8]),
        .data26(data26[8]),
        .data27(data27[8]),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_39),
        .q_reg_i_5__39(q_reg_i_5__31),
        .q_reg_i_5__39_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_134 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data25(data25[9]),
        .data26(data26[9]),
        .data27(data27[9]),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_40),
        .q_reg_i_5__40(q_reg_i_5__31),
        .q_reg_i_5__40_0(q_reg_i_5__41),
        .r1(r1),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_38
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_71 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data23(data23[0]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_72 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data23(data23[10]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_73 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data23(data23[11]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_74 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data23(data23[12]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_75 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data23(data23[13]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_76 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data23(data23[14]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_77 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data23(data23[15]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_78 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data23(data23[16]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_79 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data23(data23[17]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_80 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data23(data23[18]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_81 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data23(data23[19]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_82 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data23(data23[1]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_83 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data23(data23[20]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_84 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data23(data23[21]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_85 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data23(data23[22]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_86 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data23(data23[23]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_87 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data23(data23[24]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_88 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data23(data23[25]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_89 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data23(data23[26]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_90 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data23(data23[27]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_91 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data23(data23[28]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_92 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data23(data23[29]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_93 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data23(data23[2]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_94 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data23(data23[30]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_95 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data23(data23[31]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_96 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data23(data23[3]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_97 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data23(data23[4]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_98 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data23(data23[5]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_99 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data23(data23[6]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_100 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data23(data23[7]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_101 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data23(data23[8]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_102 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data23(data23[9]),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_39
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data22(data22[0]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_40 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data22(data22[10]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_41 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data22(data22[11]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_42 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data22(data22[12]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_43 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data22(data22[13]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_44 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data22(data22[14]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_45 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data22(data22[15]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_46 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data22(data22[16]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_47 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data22(data22[17]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_48 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data22(data22[18]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_49 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data22(data22[19]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_50 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data22(data22[1]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_51 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data22(data22[20]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_52 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data22(data22[21]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_53 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data22(data22[22]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_54 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data22(data22[23]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_55 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data22(data22[24]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_56 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data22(data22[25]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_57 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data22(data22[26]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_58 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data22(data22[27]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_59 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data22(data22[28]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_60 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data22(data22[29]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_61 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data22(data22[2]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_62 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data22(data22[30]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_63 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data22(data22[31]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_64 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data22(data22[3]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_65 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data22(data22[4]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_66 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data22(data22[5]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_67 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data22(data22[6]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_68 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data22(data22[7]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_69 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data22(data22[8]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_70 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data22(data22[9]),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_4
   (PCOut,
    PCEn_i_13,
    PCEn_i_16,
    PCEn_i_7,
    PCEn_i_10,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    Q,
    Clock,
    Reset,
    ArithR,
    \PCIn_reg[28]_i_1 );
  output [31:0]PCOut;
  output PCEn_i_13;
  output PCEn_i_16;
  output PCEn_i_7;
  output PCEn_i_10;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input q_reg_3;
  input [31:0]Q;
  input Clock;
  input Reset;
  input [31:0]ArithR;
  input [0:0]\PCIn_reg[28]_i_1 ;

  wire [31:0]ArithR;
  wire Clock;
  wire PCEn_i_10;
  wire PCEn_i_13;
  wire PCEn_i_16;
  wire PCEn_i_7;
  wire [0:0]\PCIn_reg[28]_i_1 ;
  wire [31:0]PCOut;
  wire [31:0]Q;
  wire Reset;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  Lab_4_CPU_0_0_flipflop_1133 \gen_reg[0].reg 
       (.Clock(Clock),
        .PCOut(PCOut[0]),
        .Q(Q[0]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1134 \gen_reg[10].reg 
       (.Clock(Clock),
        .PCOut(PCOut[10]),
        .Q(Q[10]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1135 \gen_reg[11].reg 
       (.Clock(Clock),
        .PCOut(PCOut[11]),
        .Q(Q[11]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1136 \gen_reg[12].reg 
       (.Clock(Clock),
        .PCOut(PCOut[12]),
        .Q(Q[12]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1137 \gen_reg[13].reg 
       (.Clock(Clock),
        .PCOut(PCOut[13]),
        .Q(Q[13]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1138 \gen_reg[14].reg 
       (.Clock(Clock),
        .PCOut(PCOut[14]),
        .Q(Q[14]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1139 \gen_reg[15].reg 
       (.Clock(Clock),
        .PCOut(PCOut[15]),
        .Q(Q[15]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1140 \gen_reg[16].reg 
       (.Clock(Clock),
        .PCOut(PCOut[16]),
        .Q(Q[16]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1141 \gen_reg[17].reg 
       (.Clock(Clock),
        .PCOut(PCOut[17]),
        .Q(Q[17]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1142 \gen_reg[18].reg 
       (.Clock(Clock),
        .PCOut(PCOut[18]),
        .Q(Q[18]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1143 \gen_reg[19].reg 
       (.Clock(Clock),
        .PCOut(PCOut[19]),
        .Q(Q[19]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1144 \gen_reg[1].reg 
       (.Clock(Clock),
        .PCOut(PCOut[1]),
        .Q(Q[1]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1145 \gen_reg[20].reg 
       (.Clock(Clock),
        .PCOut(PCOut[20]),
        .Q(Q[20]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1146 \gen_reg[21].reg 
       (.Clock(Clock),
        .PCOut(PCOut[21]),
        .Q(Q[21]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1147 \gen_reg[22].reg 
       (.Clock(Clock),
        .PCOut(PCOut[22]),
        .Q(Q[22]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1148 \gen_reg[23].reg 
       (.Clock(Clock),
        .PCOut(PCOut[23]),
        .Q(Q[23]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1149 \gen_reg[24].reg 
       (.Clock(Clock),
        .PCOut(PCOut[24]),
        .Q(Q[24]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1150 \gen_reg[25].reg 
       (.Clock(Clock),
        .PCOut(PCOut[25]),
        .Q(Q[25]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1151 \gen_reg[26].reg 
       (.Clock(Clock),
        .PCOut(PCOut[26]),
        .Q(Q[26]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1152 \gen_reg[27].reg 
       (.Clock(Clock),
        .PCOut(PCOut[27]),
        .Q(Q[27]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1153 \gen_reg[28].reg 
       (.Clock(Clock),
        .\PCIn_reg[28]_i_1 (\PCIn_reg[28]_i_1 ),
        .PCOut(PCOut[28]),
        .Q(Q[28]),
        .Reset(Reset),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1154 \gen_reg[29].reg 
       (.Clock(Clock),
        .\PCIn_reg[29]_i_1 (\PCIn_reg[28]_i_1 ),
        .PCOut(PCOut[29]),
        .Q(Q[29]),
        .Reset(Reset),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1155 \gen_reg[2].reg 
       (.Clock(Clock),
        .PCOut(PCOut[2]),
        .Q(Q[2]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1156 \gen_reg[30].reg 
       (.Clock(Clock),
        .\PCIn_reg[30]_i_1 (\PCIn_reg[28]_i_1 ),
        .PCOut(PCOut[30]),
        .Q(Q[30]),
        .Reset(Reset),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1157 \gen_reg[31].reg 
       (.ArithR(ArithR),
        .Clock(Clock),
        .PCEn_i_10_0(PCEn_i_10),
        .PCEn_i_13_0(PCEn_i_13),
        .PCEn_i_16_0(PCEn_i_16),
        .PCEn_i_7_0(PCEn_i_7),
        .\PCIn_reg[31]_i_1 (\PCIn_reg[28]_i_1 ),
        .PCOut(PCOut[31]),
        .Q(Q[31]),
        .Reset(Reset),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1158 \gen_reg[3].reg 
       (.Clock(Clock),
        .PCOut(PCOut[3]),
        .Q(Q[3]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1159 \gen_reg[4].reg 
       (.Clock(Clock),
        .PCOut(PCOut[4]),
        .Q(Q[4]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1160 \gen_reg[5].reg 
       (.Clock(Clock),
        .PCOut(PCOut[5]),
        .Q(Q[5]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1161 \gen_reg[6].reg 
       (.Clock(Clock),
        .PCOut(PCOut[6]),
        .Q(Q[6]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1162 \gen_reg[7].reg 
       (.Clock(Clock),
        .PCOut(PCOut[7]),
        .Q(Q[7]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1163 \gen_reg[8].reg 
       (.Clock(Clock),
        .PCOut(PCOut[8]),
        .Q(Q[8]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
  Lab_4_CPU_0_0_flipflop_1164 \gen_reg[9].reg 
       (.Clock(Clock),
        .PCOut(PCOut[9]),
        .Q(Q[9]),
        .Reset(Reset),
        .q_reg_0(q_reg_3));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_5
   (q,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input WrCLO;
  input [5:0]CLOResult;
  input Clock;
  input Reset;

  wire [5:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  Lab_4_CPU_0_0_flipflop_1127 \gen_reg[0].reg 
       (.CLOResult(CLOResult[0]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q(q));
  Lab_4_CPU_0_0_flipflop_1128 \gen_reg[1].reg 
       (.CLOResult(CLOResult[1]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q_reg_0(q_reg));
  Lab_4_CPU_0_0_flipflop_1129 \gen_reg[2].reg 
       (.CLOResult(CLOResult[2]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q_reg_0(q_reg_0));
  Lab_4_CPU_0_0_flipflop_1130 \gen_reg[3].reg 
       (.CLOResult(CLOResult[3]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q_reg_0(q_reg_1));
  Lab_4_CPU_0_0_flipflop_1131 \gen_reg[4].reg 
       (.CLOResult(CLOResult[4]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q_reg_0(q_reg_2));
  Lab_4_CPU_0_0_flipflop_1132 \gen_reg[5].reg 
       (.CLOResult(CLOResult[5]),
        .Clock(Clock),
        .Reset(Reset),
        .WrCLO(WrCLO),
        .q_reg_0(q_reg_3));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_6
   (A,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    SHAMT,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    PCEn_i_5,
    q_reg_34,
    PCEn_i_8,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    PCEn_i_6,
    PCEn_i_6_0,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    DI,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    \PCIn_reg[17]_i_7 ,
    \PCIn_reg[20]_i_7 ,
    p_1_in,
    q_i_2__12,
    SHAMTSel,
    q_i_2__12_0,
    \PCIn_reg[27]_i_3 ,
    \PCIn_reg[7]_i_3 ,
    \PCIn_reg[12]_i_1 ,
    q_i_4__5,
    q_i_4__5_0,
    ArithR,
    q_reg_77,
    q_reg_78,
    q_i_2__12_1,
    \PCIn_reg[28]_i_3 ,
    \PCIn_reg[20]_i_7_0 ,
    ALUSrcA,
    PCOut);
  output [4:0]A;
  output q_reg;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output q_reg_7;
  output q_reg_8;
  output q_reg_9;
  output q_reg_10;
  output q_reg_11;
  output q_reg_12;
  output q_reg_13;
  output q_reg_14;
  output q_reg_15;
  output q_reg_16;
  output q_reg_17;
  output q_reg_18;
  output q_reg_19;
  output q_reg_20;
  output q_reg_21;
  output q_reg_22;
  output q_reg_23;
  output q_reg_24;
  output q_reg_25;
  output q_reg_26;
  output [4:0]SHAMT;
  output q_reg_27;
  output q_reg_28;
  output q_reg_29;
  output q_reg_30;
  output [10:0]q_reg_31;
  output [1:0]q_reg_32;
  output [2:0]q_reg_33;
  output PCEn_i_5;
  output [2:0]q_reg_34;
  output PCEn_i_8;
  output [1:0]q_reg_35;
  output [0:0]q_reg_36;
  output q_reg_37;
  output PCEn_i_6;
  output PCEn_i_6_0;
  output q_reg_38;
  output q_reg_39;
  output q_reg_40;
  output q_reg_41;
  output q_reg_42;
  output q_reg_43;
  output q_reg_44;
  output q_reg_45;
  output q_reg_46;
  output q_reg_47;
  output q_reg_48;
  output q_reg_49;
  output q_reg_50;
  output q_reg_51;
  output q_reg_52;
  output q_reg_53;
  output q_reg_54;
  output q_reg_55;
  output q_reg_56;
  output q_reg_57;
  output q_reg_58;
  output q_reg_59;
  output q_reg_60;
  output q_reg_61;
  output q_reg_62;
  output q_reg_63;
  output q_reg_64;
  output q_reg_65;
  output q_reg_66;
  output q_reg_67;
  output q_reg_68;
  output q_reg_69;
  output [3:0]DI;
  output [3:0]q_reg_70;
  output [3:0]q_reg_71;
  output [3:0]q_reg_72;
  output [3:0]q_reg_73;
  output [3:0]q_reg_74;
  output [3:0]q_reg_75;
  output [3:0]q_reg_76;
  input Wr_B;
  input [31:0]DataIn;
  input Clock;
  input Reset;
  input \PCIn_reg[17]_i_7 ;
  input \PCIn_reg[20]_i_7 ;
  input [4:0]p_1_in;
  input [4:0]q_i_2__12;
  input SHAMTSel;
  input q_i_2__12_0;
  input [9:0]\PCIn_reg[27]_i_3 ;
  input [10:0]\PCIn_reg[7]_i_3 ;
  input [2:0]\PCIn_reg[12]_i_1 ;
  input q_i_4__5;
  input q_i_4__5_0;
  input [4:0]ArithR;
  input [0:0]q_reg_77;
  input [0:0]q_reg_78;
  input [2:0]q_i_2__12_1;
  input [10:0]\PCIn_reg[28]_i_3 ;
  input [1:0]\PCIn_reg[20]_i_7_0 ;
  input ALUSrcA;
  input [31:0]PCOut;

  wire [4:0]A;
  wire [12:12]\ALUComponent/L_3 ;
  wire [28:20]\ALUComponent/L_4 ;
  wire [31:31]\ALUComponent/R_2 ;
  wire ALUSrcA;
  wire [4:0]ArithR;
  wire Clock;
  wire [3:0]DI;
  wire [31:0]DataIn;
  wire PCEn_i_5;
  wire PCEn_i_6;
  wire PCEn_i_6_0;
  wire PCEn_i_8;
  wire [2:0]\PCIn_reg[12]_i_1 ;
  wire \PCIn_reg[17]_i_7 ;
  wire \PCIn_reg[20]_i_7 ;
  wire [1:0]\PCIn_reg[20]_i_7_0 ;
  wire [9:0]\PCIn_reg[27]_i_3 ;
  wire [10:0]\PCIn_reg[28]_i_3 ;
  wire [10:0]\PCIn_reg[7]_i_3 ;
  wire [31:0]PCOut;
  wire Reset;
  wire [4:0]SHAMT;
  wire SHAMTSel;
  wire Wr_B;
  wire [4:0]p_1_in;
  wire [4:0]q_i_2__12;
  wire q_i_2__12_0;
  wire [2:0]q_i_2__12_1;
  wire q_i_4__5;
  wire q_i_4__5_0;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire [10:0]q_reg_31;
  wire [1:0]q_reg_32;
  wire [2:0]q_reg_33;
  wire [2:0]q_reg_34;
  wire [1:0]q_reg_35;
  wire [0:0]q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire q_reg_7;
  wire [3:0]q_reg_70;
  wire [3:0]q_reg_71;
  wire [3:0]q_reg_72;
  wire [3:0]q_reg_73;
  wire [3:0]q_reg_74;
  wire [3:0]q_reg_75;
  wire [3:0]q_reg_76;
  wire [0:0]q_reg_77;
  wire [0:0]q_reg_78;
  wire q_reg_8;
  wire q_reg_9;

  Lab_4_CPU_0_0_flipflop_1095 \gen_reg[0].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DI(DI[0]),
        .DataIn(DataIn[0]),
        .L_3(\ALUComponent/L_3 ),
        .L_4({\ALUComponent/L_4 [28],\ALUComponent/L_4 [20]}),
        .\PCIn_reg[20]_i_3 (SHAMT[4]),
        .\PCIn_reg[20]_i_7_0 (\PCIn_reg[20]_i_7 ),
        .\PCIn_reg[20]_i_7_1 (\PCIn_reg[20]_i_7_0 ),
        .\PCIn_reg[20]_i_7_2 (SHAMT[1]),
        .\PCIn_reg[28]_i_3 ({\PCIn_reg[28]_i_3 [10],\PCIn_reg[28]_i_3 [7],\PCIn_reg[28]_i_3 [3]}),
        .\PCIn_reg[8]_i_7_0 (A[1]),
        .PCOut(PCOut[0]),
        .Reset(Reset),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in[1:0]),
        .q_i_2__12(q_i_2__12[4:2]),
        .q_i_2__14(SHAMT[3]),
        .q_i_2__14_0(SHAMT[2]),
        .q_reg_0(A[0]),
        .q_reg_1(q_reg_36),
        .q_reg_2(SHAMT[0]),
        .q_reg_3(q_reg_69));
  Lab_4_CPU_0_0_flipflop_1096 \gen_reg[10].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[10]),
        .PCOut(PCOut[10]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_4),
        .q_reg_1(q_reg_59),
        .q_reg_2(q_reg_71[2]));
  Lab_4_CPU_0_0_flipflop_1097 \gen_reg[11].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[11]),
        .PCOut(PCOut[11]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_5),
        .q_reg_1(q_reg_58),
        .q_reg_2(q_reg_71[3]));
  Lab_4_CPU_0_0_flipflop_1098 \gen_reg[12].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[12]),
        .PCOut(PCOut[12]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_6),
        .q_reg_1(q_reg_57),
        .q_reg_2(q_reg_72[0]));
  Lab_4_CPU_0_0_flipflop_1099 \gen_reg[13].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[13]),
        .PCOut(PCOut[13]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_7),
        .q_reg_1(q_reg_56),
        .q_reg_2(q_reg_72[1]));
  Lab_4_CPU_0_0_flipflop_1100 \gen_reg[14].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[14]),
        .PCOut(PCOut[14]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_8),
        .q_reg_1(q_reg_55),
        .q_reg_2(q_reg_72[2]));
  Lab_4_CPU_0_0_flipflop_1101 \gen_reg[15].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[15]),
        .PCOut(PCOut[15]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_9),
        .q_reg_1(q_reg_54),
        .q_reg_2(q_reg_72[3]));
  Lab_4_CPU_0_0_flipflop_1102 \gen_reg[16].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[16]),
        .PCOut(PCOut[16]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_10),
        .q_reg_1(q_reg_53),
        .q_reg_2(q_reg_73[0]));
  Lab_4_CPU_0_0_flipflop_1103 \gen_reg[17].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[17]),
        .PCOut(PCOut[17]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_11),
        .q_reg_1(q_reg_52),
        .q_reg_2(q_reg_73[1]));
  Lab_4_CPU_0_0_flipflop_1104 \gen_reg[18].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[18]),
        .PCOut(PCOut[18]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_12),
        .q_reg_1(q_reg_51),
        .q_reg_2(q_reg_73[2]));
  Lab_4_CPU_0_0_flipflop_1105 \gen_reg[19].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[19]),
        .PCOut(PCOut[19]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_13),
        .q_reg_1(q_reg_50),
        .q_reg_2(q_reg_73[3]));
  Lab_4_CPU_0_0_flipflop_1106 \gen_reg[1].reg 
       (.A(A[0]),
        .ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DI(DI[1]),
        .DataIn(DataIn[1]),
        .L_4(\ALUComponent/L_4 [25:24]),
        .\PCIn_reg[17]_i_3 (SHAMT[4]),
        .\PCIn_reg[17]_i_3_0 (SHAMT[3]),
        .\PCIn_reg[17]_i_7_0 (\PCIn_reg[20]_i_7 ),
        .\PCIn_reg[17]_i_7_1 (SHAMT[0]),
        .\PCIn_reg[17]_i_7_2 (\PCIn_reg[17]_i_7 ),
        .\PCIn_reg[17]_i_7_3 (SHAMT[2]),
        .\PCIn_reg[25]_i_3 ({\PCIn_reg[28]_i_3 [9:8],\PCIn_reg[28]_i_3 [5:4],\PCIn_reg[28]_i_3 [1:0]}),
        .PCOut(PCOut[1]),
        .Reset(Reset),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in[1:0]),
        .q_reg_0(A[1]),
        .q_reg_1(SHAMT[1]),
        .q_reg_2(q_reg_34[1:0]),
        .q_reg_3(q_reg_68));
  Lab_4_CPU_0_0_flipflop_1107 \gen_reg[20].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[20]),
        .PCOut(PCOut[20]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_14),
        .q_reg_1(q_reg_49),
        .q_reg_2(q_reg_74[0]));
  Lab_4_CPU_0_0_flipflop_1108 \gen_reg[21].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[21]),
        .PCOut(PCOut[21]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_15),
        .q_reg_1(q_reg_48),
        .q_reg_2(q_reg_74[1]));
  Lab_4_CPU_0_0_flipflop_1109 \gen_reg[22].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[22]),
        .PCOut(PCOut[22]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_16),
        .q_reg_1(q_reg_47),
        .q_reg_2(q_reg_74[2]));
  Lab_4_CPU_0_0_flipflop_1110 \gen_reg[23].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[23]),
        .PCOut(PCOut[23]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_17),
        .q_reg_1(q_reg_46),
        .q_reg_2(q_reg_74[3]));
  Lab_4_CPU_0_0_flipflop_1111 \gen_reg[24].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[24]),
        .PCOut(PCOut[24]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_18),
        .q_reg_1(q_reg_45),
        .q_reg_2(q_reg_75[0]));
  Lab_4_CPU_0_0_flipflop_1112 \gen_reg[25].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[25]),
        .PCOut(PCOut[25]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_19),
        .q_reg_1(q_reg_44),
        .q_reg_2(q_reg_75[1]));
  Lab_4_CPU_0_0_flipflop_1113 \gen_reg[26].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[26]),
        .PCOut(PCOut[26]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_20),
        .q_reg_1(q_reg_43),
        .q_reg_2(q_reg_75[2]));
  Lab_4_CPU_0_0_flipflop_1114 \gen_reg[27].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[27]),
        .PCOut(PCOut[27]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_21),
        .q_reg_1(q_reg_42),
        .q_reg_2(q_reg_75[3]));
  Lab_4_CPU_0_0_flipflop_1115 \gen_reg[28].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[28]),
        .PCOut(PCOut[28]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_22),
        .q_reg_1(q_reg_41),
        .q_reg_2(q_reg_76[0]));
  Lab_4_CPU_0_0_flipflop_1116 \gen_reg[29].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[29]),
        .PCOut(PCOut[29]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_23),
        .q_reg_1(q_reg_40),
        .q_reg_2(q_reg_76[1]));
  Lab_4_CPU_0_0_flipflop_1117 \gen_reg[2].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DI(DI[2]),
        .DataIn(DataIn[2]),
        .\PCIn_reg[13]_i_6 (q_i_2__12_1[1]),
        .\PCIn_reg[19]_i_3 ({\PCIn_reg[28]_i_3 [6],\PCIn_reg[28]_i_3 [2]}),
        .\PCIn_reg[6]_i_3 (SHAMT[3]),
        .\PCIn_reg[6]_i_3_0 (SHAMT[4]),
        .\PCIn_reg[7]_i_3 ({\PCIn_reg[7]_i_3 [10:8],\PCIn_reg[7]_i_3 [6:4],\PCIn_reg[7]_i_3 [2:0]}),
        .PCOut(PCOut[2]),
        .R_2(\ALUComponent/R_2 ),
        .Reset(Reset),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in[3:2]),
        .q_i_2__10(q_i_2__12[2:0]),
        .q_i_2__16(\PCIn_reg[17]_i_7 ),
        .q_i_2__16_0(\PCIn_reg[20]_i_7 ),
        .q_i_2__24(A[3]),
        .q_i_2__28({\PCIn_reg[27]_i_3 [5:4],\PCIn_reg[27]_i_3 [1:0]}),
        .q_i_4__5(SHAMT[0]),
        .q_i_4__5_0(SHAMT[1]),
        .q_i_4__5_1(\PCIn_reg[12]_i_1 [0]),
        .q_i_4__5_2(q_i_4__5),
        .q_i_4__5_3(q_i_4__5_0),
        .q_reg_0(A[2]),
        .q_reg_1(q_reg_26),
        .q_reg_10(q_reg_32[0]),
        .q_reg_11(q_reg_34[2]),
        .q_reg_12(q_reg_67),
        .q_reg_2(SHAMT[2]),
        .q_reg_3(q_reg_27),
        .q_reg_4(q_reg_28),
        .q_reg_5(q_reg_29),
        .q_reg_6(q_reg_30),
        .q_reg_7(q_reg_31[2:0]),
        .q_reg_8(q_reg_32[1]),
        .q_reg_9(q_reg_33[1:0]));
  Lab_4_CPU_0_0_flipflop_1118 \gen_reg[30].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[30]),
        .PCOut(PCOut[30]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_24),
        .q_reg_1(q_reg_39),
        .q_reg_2(q_reg_76[2]));
  Lab_4_CPU_0_0_flipflop_1119 \gen_reg[31].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[31]),
        .PCOut(PCOut[31]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_25),
        .q_reg_1(q_reg_38),
        .q_reg_2(q_reg_76[3]));
  Lab_4_CPU_0_0_flipflop_1120 \gen_reg[3].reg 
       (.ALUSrcA(ALUSrcA),
        .ArithR(ArithR[0]),
        .Clock(Clock),
        .DI(DI[3]),
        .DataIn(DataIn[3]),
        .L_3(\ALUComponent/L_3 ),
        .\PCIn_reg[12]_i_1 (\PCIn_reg[12]_i_1 ),
        .\PCIn_reg[15]_i_3 ({\PCIn_reg[7]_i_3 [10],\PCIn_reg[7]_i_3 [7:6],\PCIn_reg[7]_i_3 [3]}),
        .PCOut(PCOut[3]),
        .Reset(Reset),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in[3]),
        .q_i_2__12_0(q_i_2__12_0),
        .q_i_2__12_1(SHAMT[2]),
        .q_i_2__12_2({q_i_2__12_1[2],q_i_2__12_1[0]}),
        .q_i_2__12_3(SHAMT[1]),
        .q_i_2__30(SHAMT[0]),
        .q_i_2__30_0(q_i_4__5),
        .q_reg_0(A[3]),
        .q_reg_1(q_reg_37),
        .q_reg_2(q_reg_35[0]),
        .q_reg_3(SHAMT[3]),
        .q_reg_4(q_reg_31[3]),
        .q_reg_5(q_reg_33[2]),
        .q_reg_6(q_reg_66),
        .q_reg_7(SHAMT[4]),
        .q_reg_8(q_reg_78));
  Lab_4_CPU_0_0_flipflop_1121 \gen_reg[4].reg 
       (.A(A[3]),
        .ALUSrcA(ALUSrcA),
        .ArithR(ArithR[4:1]),
        .Clock(Clock),
        .DataIn(DataIn[4]),
        .L_3(\ALUComponent/L_3 ),
        .L_4({\ALUComponent/L_4 [28],\ALUComponent/L_4 [25:24],\ALUComponent/L_4 [20]}),
        .PCEn_i_5(PCEn_i_5),
        .PCEn_i_6(PCEn_i_6),
        .PCEn_i_6_0(PCEn_i_6_0),
        .PCEn_i_8(PCEn_i_8),
        .\PCIn_reg[20]_i_1 (\PCIn_reg[12]_i_1 [2:1]),
        .\PCIn_reg[22]_i_3 (q_reg_32[1]),
        .\PCIn_reg[23]_i_3 (\PCIn_reg[7]_i_3 [10:7]),
        .\PCIn_reg[26]_i_3 (q_i_2__12_0),
        .\PCIn_reg[26]_i_3_0 (SHAMT[3]),
        .\PCIn_reg[26]_i_3_1 (SHAMT[2]),
        .\PCIn_reg[27]_i_3 (\PCIn_reg[27]_i_3 [9:2]),
        .PCOut(PCOut[4]),
        .R_2(\ALUComponent/R_2 ),
        .Reset(Reset),
        .SHAMTSel(SHAMTSel),
        .Wr_B(Wr_B),
        .p_1_in(p_1_in[4:3]),
        .q_reg_0(A[4]),
        .q_reg_1(q_reg_31[10:4]),
        .q_reg_2(SHAMT[4]),
        .q_reg_3(q_reg_35[1]),
        .q_reg_4(q_reg_65),
        .q_reg_5(q_reg_70[0]),
        .q_reg_6(q_reg_77));
  Lab_4_CPU_0_0_flipflop_1122 \gen_reg[5].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[5]),
        .PCOut(PCOut[5]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_64),
        .q_reg_2(q_reg_70[1]));
  Lab_4_CPU_0_0_flipflop_1123 \gen_reg[6].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[6]),
        .PCOut(PCOut[6]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_0),
        .q_reg_1(q_reg_63),
        .q_reg_2(q_reg_70[2]));
  Lab_4_CPU_0_0_flipflop_1124 \gen_reg[7].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[7]),
        .PCOut(PCOut[7]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_1),
        .q_reg_1(q_reg_62),
        .q_reg_2(q_reg_70[3]));
  Lab_4_CPU_0_0_flipflop_1125 \gen_reg[8].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[8]),
        .PCOut(PCOut[8]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_2),
        .q_reg_1(q_reg_61),
        .q_reg_2(q_reg_71[0]));
  Lab_4_CPU_0_0_flipflop_1126 \gen_reg[9].reg 
       (.ALUSrcA(ALUSrcA),
        .Clock(Clock),
        .DataIn(DataIn[9]),
        .PCOut(PCOut[9]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .q_reg_0(q_reg_3),
        .q_reg_1(q_reg_60),
        .q_reg_2(q_reg_71[1]));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_7
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [31:0]MemoryDataOut;
  input Wr_B;
  input [31:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [31:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [31:0]r2Out;

  Lab_4_CPU_0_0_flipflop_1063 \gen_reg[0].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[0]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[0]));
  Lab_4_CPU_0_0_flipflop_1064 \gen_reg[10].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[10]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[10]));
  Lab_4_CPU_0_0_flipflop_1065 \gen_reg[11].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[11]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[11]));
  Lab_4_CPU_0_0_flipflop_1066 \gen_reg[12].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[12]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[12]));
  Lab_4_CPU_0_0_flipflop_1067 \gen_reg[13].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[13]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[13]));
  Lab_4_CPU_0_0_flipflop_1068 \gen_reg[14].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[14]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[14]));
  Lab_4_CPU_0_0_flipflop_1069 \gen_reg[15].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[15]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[15]));
  Lab_4_CPU_0_0_flipflop_1070 \gen_reg[16].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[16]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[16]));
  Lab_4_CPU_0_0_flipflop_1071 \gen_reg[17].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[17]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[17]));
  Lab_4_CPU_0_0_flipflop_1072 \gen_reg[18].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[18]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[18]));
  Lab_4_CPU_0_0_flipflop_1073 \gen_reg[19].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[19]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[19]));
  Lab_4_CPU_0_0_flipflop_1074 \gen_reg[1].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[1]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[1]));
  Lab_4_CPU_0_0_flipflop_1075 \gen_reg[20].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[20]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[20]));
  Lab_4_CPU_0_0_flipflop_1076 \gen_reg[21].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[21]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[21]));
  Lab_4_CPU_0_0_flipflop_1077 \gen_reg[22].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[22]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[22]));
  Lab_4_CPU_0_0_flipflop_1078 \gen_reg[23].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[23]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[23]));
  Lab_4_CPU_0_0_flipflop_1079 \gen_reg[24].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[24]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[24]));
  Lab_4_CPU_0_0_flipflop_1080 \gen_reg[25].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[25]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[25]));
  Lab_4_CPU_0_0_flipflop_1081 \gen_reg[26].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[26]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[26]));
  Lab_4_CPU_0_0_flipflop_1082 \gen_reg[27].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[27]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[27]));
  Lab_4_CPU_0_0_flipflop_1083 \gen_reg[28].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[28]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[28]));
  Lab_4_CPU_0_0_flipflop_1084 \gen_reg[29].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[29]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[29]));
  Lab_4_CPU_0_0_flipflop_1085 \gen_reg[2].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[2]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[2]));
  Lab_4_CPU_0_0_flipflop_1086 \gen_reg[30].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[30]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[30]));
  Lab_4_CPU_0_0_flipflop_1087 \gen_reg[31].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[31]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[31]));
  Lab_4_CPU_0_0_flipflop_1088 \gen_reg[3].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[3]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[3]));
  Lab_4_CPU_0_0_flipflop_1089 \gen_reg[4].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[4]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[4]));
  Lab_4_CPU_0_0_flipflop_1090 \gen_reg[5].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[5]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[5]));
  Lab_4_CPU_0_0_flipflop_1091 \gen_reg[6].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[6]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[6]));
  Lab_4_CPU_0_0_flipflop_1092 \gen_reg[7].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[7]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[7]));
  Lab_4_CPU_0_0_flipflop_1093 \gen_reg[8].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[8]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[8]));
  Lab_4_CPU_0_0_flipflop_1094 \gen_reg[9].reg 
       (.Clock(Clock),
        .MemoryDataOut(MemoryDataOut[9]),
        .Reset(Reset),
        .Wr_B(Wr_B),
        .r2Out(r2Out[9]));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_8
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_1031 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data31(data31[0]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1032 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data31(data31[10]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1033 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data31(data31[11]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1034 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data31(data31[12]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1035 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data31(data31[13]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1036 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data31(data31[14]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1037 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data31(data31[15]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1038 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data31(data31[16]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1039 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data31(data31[17]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1040 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data31(data31[18]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1041 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data31(data31[19]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1042 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data31(data31[1]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1043 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data31(data31[20]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1044 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data31(data31[21]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1045 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data31(data31[22]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1046 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data31(data31[23]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1047 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data31(data31[24]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1048 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data31(data31[25]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1049 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data31(data31[26]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1050 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data31(data31[27]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1051 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data31(data31[28]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1052 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data31(data31[29]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1053 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data31(data31[2]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1054 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data31(data31[30]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1055 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data31(data31[31]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1056 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data31(data31[3]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1057 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data31(data31[4]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1058 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data31(data31[5]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1059 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data31(data31[6]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1060 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data31(data31[7]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1061 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data31(data31[8]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1062 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data31(data31[9]),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg_9
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [31:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  Lab_4_CPU_0_0_flipflop_999 \gen_reg[0].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[0]),
        .data21(data21[0]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1000 \gen_reg[10].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[10]),
        .data21(data21[10]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1001 \gen_reg[11].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[11]),
        .data21(data21[11]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1002 \gen_reg[12].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[12]),
        .data21(data21[12]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1003 \gen_reg[13].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[13]),
        .data21(data21[13]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1004 \gen_reg[14].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[14]),
        .data21(data21[14]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1005 \gen_reg[15].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[15]),
        .data21(data21[15]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1006 \gen_reg[16].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[16]),
        .data21(data21[16]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1007 \gen_reg[17].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[17]),
        .data21(data21[17]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1008 \gen_reg[18].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[18]),
        .data21(data21[18]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1009 \gen_reg[19].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[19]),
        .data21(data21[19]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1010 \gen_reg[1].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[1]),
        .data21(data21[1]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1011 \gen_reg[20].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[20]),
        .data21(data21[20]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1012 \gen_reg[21].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[21]),
        .data21(data21[21]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1013 \gen_reg[22].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[22]),
        .data21(data21[22]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1014 \gen_reg[23].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[23]),
        .data21(data21[23]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1015 \gen_reg[24].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[24]),
        .data21(data21[24]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1016 \gen_reg[25].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[25]),
        .data21(data21[25]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1017 \gen_reg[26].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[26]),
        .data21(data21[26]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1018 \gen_reg[27].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[27]),
        .data21(data21[27]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1019 \gen_reg[28].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[28]),
        .data21(data21[28]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1020 \gen_reg[29].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[29]),
        .data21(data21[29]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1021 \gen_reg[2].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[2]),
        .data21(data21[2]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1022 \gen_reg[30].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[30]),
        .data21(data21[30]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1023 \gen_reg[31].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[31]),
        .data21(data21[31]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1024 \gen_reg[3].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[3]),
        .data21(data21[3]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1025 \gen_reg[4].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[4]),
        .data21(data21[4]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1026 \gen_reg[5].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[5]),
        .data21(data21[5]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1027 \gen_reg[6].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[6]),
        .data21(data21[6]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1028 \gen_reg[7].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[7]),
        .data21(data21[7]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1029 \gen_reg[8].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[8]),
        .data21(data21[8]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_flipflop_1030 \gen_reg[9].reg 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn[9]),
        .data21(data21[9]),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "Reg" *) 
module Lab_4_CPU_0_0_Reg__parameterized2
   (MultOut,
    prod_wr,
    O,
    Clock,
    MultReset,
    q_reg,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13);
  output [63:0]MultOut;
  input prod_wr;
  input [3:0]O;
  input Clock;
  input MultReset;
  input [3:0]q_reg;
  input [3:0]q_reg_0;
  input [3:0]q_reg_1;
  input [3:0]q_reg_2;
  input [3:0]q_reg_3;
  input [3:0]q_reg_4;
  input [3:0]q_reg_5;
  input [3:0]q_reg_6;
  input [3:0]q_reg_7;
  input [3:0]q_reg_8;
  input [3:0]q_reg_9;
  input [3:0]q_reg_10;
  input [3:0]q_reg_11;
  input [3:0]q_reg_12;
  input [3:0]q_reg_13;

  wire Clock;
  wire [63:0]MultOut;
  wire MultReset;
  wire [3:0]O;
  wire prod_wr;
  wire [3:0]q_reg;
  wire [3:0]q_reg_0;
  wire [3:0]q_reg_1;
  wire [3:0]q_reg_10;
  wire [3:0]q_reg_11;
  wire [3:0]q_reg_12;
  wire [3:0]q_reg_13;
  wire [3:0]q_reg_2;
  wire [3:0]q_reg_3;
  wire [3:0]q_reg_4;
  wire [3:0]q_reg_5;
  wire [3:0]q_reg_6;
  wire [3:0]q_reg_7;
  wire [3:0]q_reg_8;
  wire [3:0]q_reg_9;

  Lab_4_CPU_0_0_flipflop_1165 \gen_reg[0].reg 
       (.Clock(Clock),
        .MultOut(MultOut[0]),
        .MultReset(MultReset),
        .O(O[0]),
        .prod_wr(prod_wr));
  Lab_4_CPU_0_0_flipflop_1166 \gen_reg[10].reg 
       (.Clock(Clock),
        .MultOut(MultOut[10]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_0[2]));
  Lab_4_CPU_0_0_flipflop_1167 \gen_reg[11].reg 
       (.Clock(Clock),
        .MultOut(MultOut[11]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_0[3]));
  Lab_4_CPU_0_0_flipflop_1168 \gen_reg[12].reg 
       (.Clock(Clock),
        .MultOut(MultOut[12]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_1[0]));
  Lab_4_CPU_0_0_flipflop_1169 \gen_reg[13].reg 
       (.Clock(Clock),
        .MultOut(MultOut[13]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_1[1]));
  Lab_4_CPU_0_0_flipflop_1170 \gen_reg[14].reg 
       (.Clock(Clock),
        .MultOut(MultOut[14]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_1[2]));
  Lab_4_CPU_0_0_flipflop_1171 \gen_reg[15].reg 
       (.Clock(Clock),
        .MultOut(MultOut[15]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_1[3]));
  Lab_4_CPU_0_0_flipflop_1172 \gen_reg[16].reg 
       (.Clock(Clock),
        .MultOut(MultOut[16]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_2[0]));
  Lab_4_CPU_0_0_flipflop_1173 \gen_reg[17].reg 
       (.Clock(Clock),
        .MultOut(MultOut[17]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_2[1]));
  Lab_4_CPU_0_0_flipflop_1174 \gen_reg[18].reg 
       (.Clock(Clock),
        .MultOut(MultOut[18]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_2[2]));
  Lab_4_CPU_0_0_flipflop_1175 \gen_reg[19].reg 
       (.Clock(Clock),
        .MultOut(MultOut[19]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_2[3]));
  Lab_4_CPU_0_0_flipflop_1176 \gen_reg[1].reg 
       (.Clock(Clock),
        .MultOut(MultOut[1]),
        .MultReset(MultReset),
        .O(O[1]),
        .prod_wr(prod_wr));
  Lab_4_CPU_0_0_flipflop_1177 \gen_reg[20].reg 
       (.Clock(Clock),
        .MultOut(MultOut[20]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_3[0]));
  Lab_4_CPU_0_0_flipflop_1178 \gen_reg[21].reg 
       (.Clock(Clock),
        .MultOut(MultOut[21]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_3[1]));
  Lab_4_CPU_0_0_flipflop_1179 \gen_reg[22].reg 
       (.Clock(Clock),
        .MultOut(MultOut[22]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_3[2]));
  Lab_4_CPU_0_0_flipflop_1180 \gen_reg[23].reg 
       (.Clock(Clock),
        .MultOut(MultOut[23]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_3[3]));
  Lab_4_CPU_0_0_flipflop_1181 \gen_reg[24].reg 
       (.Clock(Clock),
        .MultOut(MultOut[24]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_4[0]));
  Lab_4_CPU_0_0_flipflop_1182 \gen_reg[25].reg 
       (.Clock(Clock),
        .MultOut(MultOut[25]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_4[1]));
  Lab_4_CPU_0_0_flipflop_1183 \gen_reg[26].reg 
       (.Clock(Clock),
        .MultOut(MultOut[26]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_4[2]));
  Lab_4_CPU_0_0_flipflop_1184 \gen_reg[27].reg 
       (.Clock(Clock),
        .MultOut(MultOut[27]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_4[3]));
  Lab_4_CPU_0_0_flipflop_1185 \gen_reg[28].reg 
       (.Clock(Clock),
        .MultOut(MultOut[28]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_5[0]));
  Lab_4_CPU_0_0_flipflop_1186 \gen_reg[29].reg 
       (.Clock(Clock),
        .MultOut(MultOut[29]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_5[1]));
  Lab_4_CPU_0_0_flipflop_1187 \gen_reg[2].reg 
       (.Clock(Clock),
        .MultOut(MultOut[2]),
        .MultReset(MultReset),
        .O(O[2]),
        .prod_wr(prod_wr));
  Lab_4_CPU_0_0_flipflop_1188 \gen_reg[30].reg 
       (.Clock(Clock),
        .MultOut(MultOut[30]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_5[2]));
  Lab_4_CPU_0_0_flipflop_1189 \gen_reg[31].reg 
       (.Clock(Clock),
        .MultOut(MultOut[31]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_5[3]));
  Lab_4_CPU_0_0_flipflop_1190 \gen_reg[32].reg 
       (.Clock(Clock),
        .MultOut(MultOut[32]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_6[0]));
  Lab_4_CPU_0_0_flipflop_1191 \gen_reg[33].reg 
       (.Clock(Clock),
        .MultOut(MultOut[33]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_6[1]));
  Lab_4_CPU_0_0_flipflop_1192 \gen_reg[34].reg 
       (.Clock(Clock),
        .MultOut(MultOut[34]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_6[2]));
  Lab_4_CPU_0_0_flipflop_1193 \gen_reg[35].reg 
       (.Clock(Clock),
        .MultOut(MultOut[35]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_6[3]));
  Lab_4_CPU_0_0_flipflop_1194 \gen_reg[36].reg 
       (.Clock(Clock),
        .MultOut(MultOut[36]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_7[0]));
  Lab_4_CPU_0_0_flipflop_1195 \gen_reg[37].reg 
       (.Clock(Clock),
        .MultOut(MultOut[37]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_7[1]));
  Lab_4_CPU_0_0_flipflop_1196 \gen_reg[38].reg 
       (.Clock(Clock),
        .MultOut(MultOut[38]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_7[2]));
  Lab_4_CPU_0_0_flipflop_1197 \gen_reg[39].reg 
       (.Clock(Clock),
        .MultOut(MultOut[39]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_7[3]));
  Lab_4_CPU_0_0_flipflop_1198 \gen_reg[3].reg 
       (.Clock(Clock),
        .MultOut(MultOut[3]),
        .MultReset(MultReset),
        .O(O[3]),
        .prod_wr(prod_wr));
  Lab_4_CPU_0_0_flipflop_1199 \gen_reg[40].reg 
       (.Clock(Clock),
        .MultOut(MultOut[40]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_8[0]));
  Lab_4_CPU_0_0_flipflop_1200 \gen_reg[41].reg 
       (.Clock(Clock),
        .MultOut(MultOut[41]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_8[1]));
  Lab_4_CPU_0_0_flipflop_1201 \gen_reg[42].reg 
       (.Clock(Clock),
        .MultOut(MultOut[42]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_8[2]));
  Lab_4_CPU_0_0_flipflop_1202 \gen_reg[43].reg 
       (.Clock(Clock),
        .MultOut(MultOut[43]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_8[3]));
  Lab_4_CPU_0_0_flipflop_1203 \gen_reg[44].reg 
       (.Clock(Clock),
        .MultOut(MultOut[44]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_9[0]));
  Lab_4_CPU_0_0_flipflop_1204 \gen_reg[45].reg 
       (.Clock(Clock),
        .MultOut(MultOut[45]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_9[1]));
  Lab_4_CPU_0_0_flipflop_1205 \gen_reg[46].reg 
       (.Clock(Clock),
        .MultOut(MultOut[46]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_9[2]));
  Lab_4_CPU_0_0_flipflop_1206 \gen_reg[47].reg 
       (.Clock(Clock),
        .MultOut(MultOut[47]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_9[3]));
  Lab_4_CPU_0_0_flipflop_1207 \gen_reg[48].reg 
       (.Clock(Clock),
        .MultOut(MultOut[48]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_10[0]));
  Lab_4_CPU_0_0_flipflop_1208 \gen_reg[49].reg 
       (.Clock(Clock),
        .MultOut(MultOut[49]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_10[1]));
  Lab_4_CPU_0_0_flipflop_1209 \gen_reg[4].reg 
       (.Clock(Clock),
        .MultOut(MultOut[4]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg[0]));
  Lab_4_CPU_0_0_flipflop_1210 \gen_reg[50].reg 
       (.Clock(Clock),
        .MultOut(MultOut[50]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_10[2]));
  Lab_4_CPU_0_0_flipflop_1211 \gen_reg[51].reg 
       (.Clock(Clock),
        .MultOut(MultOut[51]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_10[3]));
  Lab_4_CPU_0_0_flipflop_1212 \gen_reg[52].reg 
       (.Clock(Clock),
        .MultOut(MultOut[52]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_11[0]));
  Lab_4_CPU_0_0_flipflop_1213 \gen_reg[53].reg 
       (.Clock(Clock),
        .MultOut(MultOut[53]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_11[1]));
  Lab_4_CPU_0_0_flipflop_1214 \gen_reg[54].reg 
       (.Clock(Clock),
        .MultOut(MultOut[54]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_11[2]));
  Lab_4_CPU_0_0_flipflop_1215 \gen_reg[55].reg 
       (.Clock(Clock),
        .MultOut(MultOut[55]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_11[3]));
  Lab_4_CPU_0_0_flipflop_1216 \gen_reg[56].reg 
       (.Clock(Clock),
        .MultOut(MultOut[56]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_12[0]));
  Lab_4_CPU_0_0_flipflop_1217 \gen_reg[57].reg 
       (.Clock(Clock),
        .MultOut(MultOut[57]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_12[1]));
  Lab_4_CPU_0_0_flipflop_1218 \gen_reg[58].reg 
       (.Clock(Clock),
        .MultOut(MultOut[58]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_12[2]));
  Lab_4_CPU_0_0_flipflop_1219 \gen_reg[59].reg 
       (.Clock(Clock),
        .MultOut(MultOut[59]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_12[3]));
  Lab_4_CPU_0_0_flipflop_1220 \gen_reg[5].reg 
       (.Clock(Clock),
        .MultOut(MultOut[5]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg[1]));
  Lab_4_CPU_0_0_flipflop_1221 \gen_reg[60].reg 
       (.Clock(Clock),
        .MultOut(MultOut[60]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_13[0]));
  Lab_4_CPU_0_0_flipflop_1222 \gen_reg[61].reg 
       (.Clock(Clock),
        .MultOut(MultOut[61]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_13[1]));
  Lab_4_CPU_0_0_flipflop_1223 \gen_reg[62].reg 
       (.Clock(Clock),
        .MultOut(MultOut[62]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_13[2]));
  Lab_4_CPU_0_0_flipflop_1224 \gen_reg[63].reg 
       (.Clock(Clock),
        .MultOut(MultOut[63]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_13[3]));
  Lab_4_CPU_0_0_flipflop_1225 \gen_reg[6].reg 
       (.Clock(Clock),
        .MultOut(MultOut[6]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg[2]));
  Lab_4_CPU_0_0_flipflop_1226 \gen_reg[7].reg 
       (.Clock(Clock),
        .MultOut(MultOut[7]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg[3]));
  Lab_4_CPU_0_0_flipflop_1227 \gen_reg[8].reg 
       (.Clock(Clock),
        .MultOut(MultOut[8]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_0[0]));
  Lab_4_CPU_0_0_flipflop_1228 \gen_reg[9].reg 
       (.Clock(Clock),
        .MultOut(MultOut[9]),
        .MultReset(MultReset),
        .prod_wr(prod_wr),
        .q_reg_0(q_reg_0[1]));
endmodule

(* ORIG_REF_NAME = "RegisterFile" *) 
module Lab_4_CPU_0_0_RegisterFile
   (DataIn,
    CLOResult,
    r2Out,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    \writeRd[30].writeReg_reg ,
    \writeRd[29].writeReg_reg ,
    \writeRd[28].writeReg_reg ,
    \writeRd[27].writeReg_reg ,
    \writeRd[26].writeReg_reg ,
    \writeRd[25].writeReg_reg ,
    \writeRd[24].writeReg_reg ,
    \writeRd[23].writeReg_reg ,
    \writeRd[22].writeReg_reg ,
    \writeRd[21].writeReg_reg ,
    \writeRd[20].writeReg_reg ,
    \writeRd[19].writeReg_reg ,
    \writeRd[18].writeReg_reg ,
    \writeRd[17].writeReg_reg ,
    \writeRd[16].writeReg_reg ,
    \writeRd[15].writeReg_reg ,
    \writeRd[14].writeReg_reg ,
    \writeRd[13].writeReg_reg ,
    \writeRd[12].writeReg_reg ,
    \writeRd[11].writeReg_reg ,
    \writeRd[10].writeReg_reg ,
    \writeRd[9].writeReg_reg ,
    \writeRd[8].writeReg_reg ,
    \writeRd[7].writeReg_reg ,
    \writeRd[6].writeReg_reg ,
    \writeRd[5].writeReg_reg ,
    \writeRd[4].writeReg_reg ,
    \writeRd[3].writeReg_reg ,
    \writeRd[2].writeReg_reg ,
    \writeRd[1].writeReg_reg ,
    \writeRd[0].writeReg_reg ,
    r1,
    q_reg_i_4__15,
    q_reg_i_4__15_0,
    r2,
    q_reg_i_4__31,
    q_reg_i_4__31_0,
    q_reg_i_4__41,
    q_reg_i_4__42);
  output [31:0]DataIn;
  output [5:0]CLOResult;
  output [31:0]r2Out;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [31:0]datIn;
  input Clock;
  input Reset;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [4:0]r1;
  input q_reg_i_4__15;
  input q_reg_i_4__15_0;
  input [4:0]r2;
  input q_reg_i_4__31;
  input q_reg_i_4__31_0;
  input q_reg_i_4__41;
  input q_reg_i_4__42;

  wire [5:0]CLOResult;
  wire Clock;
  wire [31:0]DataIn;
  wire Reset;
  wire [31:0]datIn;
  wire [31:0]data1;
  wire [31:0]data10;
  wire [31:0]data11;
  wire [31:0]data13;
  wire [31:0]data14;
  wire [31:0]data15;
  wire [31:0]data17;
  wire [31:0]data18;
  wire [31:0]data19;
  wire [31:0]data2;
  wire [31:0]data21;
  wire [31:0]data22;
  wire [31:0]data23;
  wire [31:0]data25;
  wire [31:0]data26;
  wire [31:0]data27;
  wire [31:0]data29;
  wire [31:0]data3;
  wire [31:0]data30;
  wire [31:0]data31;
  wire [31:0]data5;
  wire [31:0]data6;
  wire [31:0]data7;
  wire [31:0]data9;
  wire \genRegFile[11].rfile_n_0 ;
  wire \genRegFile[11].rfile_n_1 ;
  wire \genRegFile[11].rfile_n_10 ;
  wire \genRegFile[11].rfile_n_11 ;
  wire \genRegFile[11].rfile_n_12 ;
  wire \genRegFile[11].rfile_n_13 ;
  wire \genRegFile[11].rfile_n_14 ;
  wire \genRegFile[11].rfile_n_15 ;
  wire \genRegFile[11].rfile_n_16 ;
  wire \genRegFile[11].rfile_n_17 ;
  wire \genRegFile[11].rfile_n_18 ;
  wire \genRegFile[11].rfile_n_19 ;
  wire \genRegFile[11].rfile_n_2 ;
  wire \genRegFile[11].rfile_n_20 ;
  wire \genRegFile[11].rfile_n_21 ;
  wire \genRegFile[11].rfile_n_22 ;
  wire \genRegFile[11].rfile_n_23 ;
  wire \genRegFile[11].rfile_n_24 ;
  wire \genRegFile[11].rfile_n_25 ;
  wire \genRegFile[11].rfile_n_26 ;
  wire \genRegFile[11].rfile_n_27 ;
  wire \genRegFile[11].rfile_n_28 ;
  wire \genRegFile[11].rfile_n_29 ;
  wire \genRegFile[11].rfile_n_3 ;
  wire \genRegFile[11].rfile_n_30 ;
  wire \genRegFile[11].rfile_n_31 ;
  wire \genRegFile[11].rfile_n_32 ;
  wire \genRegFile[11].rfile_n_33 ;
  wire \genRegFile[11].rfile_n_34 ;
  wire \genRegFile[11].rfile_n_35 ;
  wire \genRegFile[11].rfile_n_36 ;
  wire \genRegFile[11].rfile_n_37 ;
  wire \genRegFile[11].rfile_n_38 ;
  wire \genRegFile[11].rfile_n_39 ;
  wire \genRegFile[11].rfile_n_4 ;
  wire \genRegFile[11].rfile_n_40 ;
  wire \genRegFile[11].rfile_n_41 ;
  wire \genRegFile[11].rfile_n_42 ;
  wire \genRegFile[11].rfile_n_43 ;
  wire \genRegFile[11].rfile_n_44 ;
  wire \genRegFile[11].rfile_n_45 ;
  wire \genRegFile[11].rfile_n_46 ;
  wire \genRegFile[11].rfile_n_47 ;
  wire \genRegFile[11].rfile_n_48 ;
  wire \genRegFile[11].rfile_n_49 ;
  wire \genRegFile[11].rfile_n_5 ;
  wire \genRegFile[11].rfile_n_50 ;
  wire \genRegFile[11].rfile_n_51 ;
  wire \genRegFile[11].rfile_n_52 ;
  wire \genRegFile[11].rfile_n_53 ;
  wire \genRegFile[11].rfile_n_54 ;
  wire \genRegFile[11].rfile_n_55 ;
  wire \genRegFile[11].rfile_n_56 ;
  wire \genRegFile[11].rfile_n_57 ;
  wire \genRegFile[11].rfile_n_58 ;
  wire \genRegFile[11].rfile_n_59 ;
  wire \genRegFile[11].rfile_n_6 ;
  wire \genRegFile[11].rfile_n_60 ;
  wire \genRegFile[11].rfile_n_61 ;
  wire \genRegFile[11].rfile_n_62 ;
  wire \genRegFile[11].rfile_n_63 ;
  wire \genRegFile[11].rfile_n_7 ;
  wire \genRegFile[11].rfile_n_8 ;
  wire \genRegFile[11].rfile_n_9 ;
  wire \genRegFile[15].rfile_n_0 ;
  wire \genRegFile[15].rfile_n_1 ;
  wire \genRegFile[15].rfile_n_10 ;
  wire \genRegFile[15].rfile_n_11 ;
  wire \genRegFile[15].rfile_n_12 ;
  wire \genRegFile[15].rfile_n_13 ;
  wire \genRegFile[15].rfile_n_14 ;
  wire \genRegFile[15].rfile_n_15 ;
  wire \genRegFile[15].rfile_n_16 ;
  wire \genRegFile[15].rfile_n_17 ;
  wire \genRegFile[15].rfile_n_18 ;
  wire \genRegFile[15].rfile_n_19 ;
  wire \genRegFile[15].rfile_n_2 ;
  wire \genRegFile[15].rfile_n_20 ;
  wire \genRegFile[15].rfile_n_21 ;
  wire \genRegFile[15].rfile_n_22 ;
  wire \genRegFile[15].rfile_n_23 ;
  wire \genRegFile[15].rfile_n_24 ;
  wire \genRegFile[15].rfile_n_25 ;
  wire \genRegFile[15].rfile_n_26 ;
  wire \genRegFile[15].rfile_n_27 ;
  wire \genRegFile[15].rfile_n_28 ;
  wire \genRegFile[15].rfile_n_29 ;
  wire \genRegFile[15].rfile_n_3 ;
  wire \genRegFile[15].rfile_n_30 ;
  wire \genRegFile[15].rfile_n_31 ;
  wire \genRegFile[15].rfile_n_32 ;
  wire \genRegFile[15].rfile_n_33 ;
  wire \genRegFile[15].rfile_n_34 ;
  wire \genRegFile[15].rfile_n_35 ;
  wire \genRegFile[15].rfile_n_36 ;
  wire \genRegFile[15].rfile_n_37 ;
  wire \genRegFile[15].rfile_n_38 ;
  wire \genRegFile[15].rfile_n_39 ;
  wire \genRegFile[15].rfile_n_4 ;
  wire \genRegFile[15].rfile_n_40 ;
  wire \genRegFile[15].rfile_n_41 ;
  wire \genRegFile[15].rfile_n_42 ;
  wire \genRegFile[15].rfile_n_43 ;
  wire \genRegFile[15].rfile_n_44 ;
  wire \genRegFile[15].rfile_n_45 ;
  wire \genRegFile[15].rfile_n_46 ;
  wire \genRegFile[15].rfile_n_47 ;
  wire \genRegFile[15].rfile_n_48 ;
  wire \genRegFile[15].rfile_n_49 ;
  wire \genRegFile[15].rfile_n_5 ;
  wire \genRegFile[15].rfile_n_50 ;
  wire \genRegFile[15].rfile_n_51 ;
  wire \genRegFile[15].rfile_n_52 ;
  wire \genRegFile[15].rfile_n_53 ;
  wire \genRegFile[15].rfile_n_54 ;
  wire \genRegFile[15].rfile_n_55 ;
  wire \genRegFile[15].rfile_n_56 ;
  wire \genRegFile[15].rfile_n_57 ;
  wire \genRegFile[15].rfile_n_58 ;
  wire \genRegFile[15].rfile_n_59 ;
  wire \genRegFile[15].rfile_n_6 ;
  wire \genRegFile[15].rfile_n_60 ;
  wire \genRegFile[15].rfile_n_61 ;
  wire \genRegFile[15].rfile_n_62 ;
  wire \genRegFile[15].rfile_n_63 ;
  wire \genRegFile[15].rfile_n_7 ;
  wire \genRegFile[15].rfile_n_8 ;
  wire \genRegFile[15].rfile_n_9 ;
  wire \genRegFile[19].rfile_n_0 ;
  wire \genRegFile[19].rfile_n_1 ;
  wire \genRegFile[19].rfile_n_10 ;
  wire \genRegFile[19].rfile_n_11 ;
  wire \genRegFile[19].rfile_n_12 ;
  wire \genRegFile[19].rfile_n_13 ;
  wire \genRegFile[19].rfile_n_14 ;
  wire \genRegFile[19].rfile_n_15 ;
  wire \genRegFile[19].rfile_n_16 ;
  wire \genRegFile[19].rfile_n_17 ;
  wire \genRegFile[19].rfile_n_18 ;
  wire \genRegFile[19].rfile_n_19 ;
  wire \genRegFile[19].rfile_n_2 ;
  wire \genRegFile[19].rfile_n_20 ;
  wire \genRegFile[19].rfile_n_21 ;
  wire \genRegFile[19].rfile_n_22 ;
  wire \genRegFile[19].rfile_n_23 ;
  wire \genRegFile[19].rfile_n_24 ;
  wire \genRegFile[19].rfile_n_25 ;
  wire \genRegFile[19].rfile_n_26 ;
  wire \genRegFile[19].rfile_n_27 ;
  wire \genRegFile[19].rfile_n_28 ;
  wire \genRegFile[19].rfile_n_29 ;
  wire \genRegFile[19].rfile_n_3 ;
  wire \genRegFile[19].rfile_n_30 ;
  wire \genRegFile[19].rfile_n_31 ;
  wire \genRegFile[19].rfile_n_32 ;
  wire \genRegFile[19].rfile_n_33 ;
  wire \genRegFile[19].rfile_n_34 ;
  wire \genRegFile[19].rfile_n_35 ;
  wire \genRegFile[19].rfile_n_36 ;
  wire \genRegFile[19].rfile_n_37 ;
  wire \genRegFile[19].rfile_n_38 ;
  wire \genRegFile[19].rfile_n_39 ;
  wire \genRegFile[19].rfile_n_4 ;
  wire \genRegFile[19].rfile_n_40 ;
  wire \genRegFile[19].rfile_n_41 ;
  wire \genRegFile[19].rfile_n_42 ;
  wire \genRegFile[19].rfile_n_43 ;
  wire \genRegFile[19].rfile_n_44 ;
  wire \genRegFile[19].rfile_n_45 ;
  wire \genRegFile[19].rfile_n_46 ;
  wire \genRegFile[19].rfile_n_47 ;
  wire \genRegFile[19].rfile_n_48 ;
  wire \genRegFile[19].rfile_n_49 ;
  wire \genRegFile[19].rfile_n_5 ;
  wire \genRegFile[19].rfile_n_50 ;
  wire \genRegFile[19].rfile_n_51 ;
  wire \genRegFile[19].rfile_n_52 ;
  wire \genRegFile[19].rfile_n_53 ;
  wire \genRegFile[19].rfile_n_54 ;
  wire \genRegFile[19].rfile_n_55 ;
  wire \genRegFile[19].rfile_n_56 ;
  wire \genRegFile[19].rfile_n_57 ;
  wire \genRegFile[19].rfile_n_58 ;
  wire \genRegFile[19].rfile_n_59 ;
  wire \genRegFile[19].rfile_n_6 ;
  wire \genRegFile[19].rfile_n_60 ;
  wire \genRegFile[19].rfile_n_61 ;
  wire \genRegFile[19].rfile_n_62 ;
  wire \genRegFile[19].rfile_n_63 ;
  wire \genRegFile[19].rfile_n_7 ;
  wire \genRegFile[19].rfile_n_8 ;
  wire \genRegFile[19].rfile_n_9 ;
  wire \genRegFile[23].rfile_n_0 ;
  wire \genRegFile[23].rfile_n_1 ;
  wire \genRegFile[23].rfile_n_10 ;
  wire \genRegFile[23].rfile_n_11 ;
  wire \genRegFile[23].rfile_n_12 ;
  wire \genRegFile[23].rfile_n_13 ;
  wire \genRegFile[23].rfile_n_14 ;
  wire \genRegFile[23].rfile_n_15 ;
  wire \genRegFile[23].rfile_n_16 ;
  wire \genRegFile[23].rfile_n_17 ;
  wire \genRegFile[23].rfile_n_18 ;
  wire \genRegFile[23].rfile_n_19 ;
  wire \genRegFile[23].rfile_n_2 ;
  wire \genRegFile[23].rfile_n_20 ;
  wire \genRegFile[23].rfile_n_21 ;
  wire \genRegFile[23].rfile_n_22 ;
  wire \genRegFile[23].rfile_n_23 ;
  wire \genRegFile[23].rfile_n_24 ;
  wire \genRegFile[23].rfile_n_25 ;
  wire \genRegFile[23].rfile_n_26 ;
  wire \genRegFile[23].rfile_n_27 ;
  wire \genRegFile[23].rfile_n_28 ;
  wire \genRegFile[23].rfile_n_29 ;
  wire \genRegFile[23].rfile_n_3 ;
  wire \genRegFile[23].rfile_n_30 ;
  wire \genRegFile[23].rfile_n_31 ;
  wire \genRegFile[23].rfile_n_32 ;
  wire \genRegFile[23].rfile_n_33 ;
  wire \genRegFile[23].rfile_n_34 ;
  wire \genRegFile[23].rfile_n_35 ;
  wire \genRegFile[23].rfile_n_36 ;
  wire \genRegFile[23].rfile_n_37 ;
  wire \genRegFile[23].rfile_n_38 ;
  wire \genRegFile[23].rfile_n_39 ;
  wire \genRegFile[23].rfile_n_4 ;
  wire \genRegFile[23].rfile_n_40 ;
  wire \genRegFile[23].rfile_n_41 ;
  wire \genRegFile[23].rfile_n_42 ;
  wire \genRegFile[23].rfile_n_43 ;
  wire \genRegFile[23].rfile_n_44 ;
  wire \genRegFile[23].rfile_n_45 ;
  wire \genRegFile[23].rfile_n_46 ;
  wire \genRegFile[23].rfile_n_47 ;
  wire \genRegFile[23].rfile_n_48 ;
  wire \genRegFile[23].rfile_n_49 ;
  wire \genRegFile[23].rfile_n_5 ;
  wire \genRegFile[23].rfile_n_50 ;
  wire \genRegFile[23].rfile_n_51 ;
  wire \genRegFile[23].rfile_n_52 ;
  wire \genRegFile[23].rfile_n_53 ;
  wire \genRegFile[23].rfile_n_54 ;
  wire \genRegFile[23].rfile_n_55 ;
  wire \genRegFile[23].rfile_n_56 ;
  wire \genRegFile[23].rfile_n_57 ;
  wire \genRegFile[23].rfile_n_58 ;
  wire \genRegFile[23].rfile_n_59 ;
  wire \genRegFile[23].rfile_n_6 ;
  wire \genRegFile[23].rfile_n_60 ;
  wire \genRegFile[23].rfile_n_61 ;
  wire \genRegFile[23].rfile_n_62 ;
  wire \genRegFile[23].rfile_n_63 ;
  wire \genRegFile[23].rfile_n_7 ;
  wire \genRegFile[23].rfile_n_8 ;
  wire \genRegFile[23].rfile_n_9 ;
  wire \genRegFile[31].rfile_n_0 ;
  wire \genRegFile[31].rfile_n_1 ;
  wire \genRegFile[31].rfile_n_10 ;
  wire \genRegFile[31].rfile_n_11 ;
  wire \genRegFile[31].rfile_n_12 ;
  wire \genRegFile[31].rfile_n_13 ;
  wire \genRegFile[31].rfile_n_14 ;
  wire \genRegFile[31].rfile_n_15 ;
  wire \genRegFile[31].rfile_n_16 ;
  wire \genRegFile[31].rfile_n_17 ;
  wire \genRegFile[31].rfile_n_18 ;
  wire \genRegFile[31].rfile_n_19 ;
  wire \genRegFile[31].rfile_n_2 ;
  wire \genRegFile[31].rfile_n_20 ;
  wire \genRegFile[31].rfile_n_21 ;
  wire \genRegFile[31].rfile_n_22 ;
  wire \genRegFile[31].rfile_n_23 ;
  wire \genRegFile[31].rfile_n_24 ;
  wire \genRegFile[31].rfile_n_25 ;
  wire \genRegFile[31].rfile_n_26 ;
  wire \genRegFile[31].rfile_n_27 ;
  wire \genRegFile[31].rfile_n_28 ;
  wire \genRegFile[31].rfile_n_29 ;
  wire \genRegFile[31].rfile_n_3 ;
  wire \genRegFile[31].rfile_n_30 ;
  wire \genRegFile[31].rfile_n_31 ;
  wire \genRegFile[31].rfile_n_32 ;
  wire \genRegFile[31].rfile_n_33 ;
  wire \genRegFile[31].rfile_n_34 ;
  wire \genRegFile[31].rfile_n_35 ;
  wire \genRegFile[31].rfile_n_36 ;
  wire \genRegFile[31].rfile_n_37 ;
  wire \genRegFile[31].rfile_n_38 ;
  wire \genRegFile[31].rfile_n_39 ;
  wire \genRegFile[31].rfile_n_4 ;
  wire \genRegFile[31].rfile_n_40 ;
  wire \genRegFile[31].rfile_n_41 ;
  wire \genRegFile[31].rfile_n_42 ;
  wire \genRegFile[31].rfile_n_43 ;
  wire \genRegFile[31].rfile_n_44 ;
  wire \genRegFile[31].rfile_n_45 ;
  wire \genRegFile[31].rfile_n_46 ;
  wire \genRegFile[31].rfile_n_47 ;
  wire \genRegFile[31].rfile_n_48 ;
  wire \genRegFile[31].rfile_n_49 ;
  wire \genRegFile[31].rfile_n_5 ;
  wire \genRegFile[31].rfile_n_50 ;
  wire \genRegFile[31].rfile_n_51 ;
  wire \genRegFile[31].rfile_n_52 ;
  wire \genRegFile[31].rfile_n_53 ;
  wire \genRegFile[31].rfile_n_54 ;
  wire \genRegFile[31].rfile_n_55 ;
  wire \genRegFile[31].rfile_n_56 ;
  wire \genRegFile[31].rfile_n_57 ;
  wire \genRegFile[31].rfile_n_58 ;
  wire \genRegFile[31].rfile_n_59 ;
  wire \genRegFile[31].rfile_n_6 ;
  wire \genRegFile[31].rfile_n_60 ;
  wire \genRegFile[31].rfile_n_61 ;
  wire \genRegFile[31].rfile_n_62 ;
  wire \genRegFile[31].rfile_n_63 ;
  wire \genRegFile[31].rfile_n_7 ;
  wire \genRegFile[31].rfile_n_8 ;
  wire \genRegFile[31].rfile_n_9 ;
  wire \genRegFile[3].rfile_n_0 ;
  wire \genRegFile[3].rfile_n_1 ;
  wire \genRegFile[3].rfile_n_10 ;
  wire \genRegFile[3].rfile_n_11 ;
  wire \genRegFile[3].rfile_n_12 ;
  wire \genRegFile[3].rfile_n_13 ;
  wire \genRegFile[3].rfile_n_14 ;
  wire \genRegFile[3].rfile_n_15 ;
  wire \genRegFile[3].rfile_n_16 ;
  wire \genRegFile[3].rfile_n_17 ;
  wire \genRegFile[3].rfile_n_18 ;
  wire \genRegFile[3].rfile_n_19 ;
  wire \genRegFile[3].rfile_n_2 ;
  wire \genRegFile[3].rfile_n_20 ;
  wire \genRegFile[3].rfile_n_21 ;
  wire \genRegFile[3].rfile_n_22 ;
  wire \genRegFile[3].rfile_n_23 ;
  wire \genRegFile[3].rfile_n_24 ;
  wire \genRegFile[3].rfile_n_25 ;
  wire \genRegFile[3].rfile_n_26 ;
  wire \genRegFile[3].rfile_n_27 ;
  wire \genRegFile[3].rfile_n_28 ;
  wire \genRegFile[3].rfile_n_29 ;
  wire \genRegFile[3].rfile_n_3 ;
  wire \genRegFile[3].rfile_n_30 ;
  wire \genRegFile[3].rfile_n_31 ;
  wire \genRegFile[3].rfile_n_32 ;
  wire \genRegFile[3].rfile_n_33 ;
  wire \genRegFile[3].rfile_n_34 ;
  wire \genRegFile[3].rfile_n_35 ;
  wire \genRegFile[3].rfile_n_36 ;
  wire \genRegFile[3].rfile_n_37 ;
  wire \genRegFile[3].rfile_n_38 ;
  wire \genRegFile[3].rfile_n_39 ;
  wire \genRegFile[3].rfile_n_4 ;
  wire \genRegFile[3].rfile_n_40 ;
  wire \genRegFile[3].rfile_n_41 ;
  wire \genRegFile[3].rfile_n_42 ;
  wire \genRegFile[3].rfile_n_43 ;
  wire \genRegFile[3].rfile_n_44 ;
  wire \genRegFile[3].rfile_n_45 ;
  wire \genRegFile[3].rfile_n_46 ;
  wire \genRegFile[3].rfile_n_47 ;
  wire \genRegFile[3].rfile_n_48 ;
  wire \genRegFile[3].rfile_n_49 ;
  wire \genRegFile[3].rfile_n_5 ;
  wire \genRegFile[3].rfile_n_50 ;
  wire \genRegFile[3].rfile_n_51 ;
  wire \genRegFile[3].rfile_n_52 ;
  wire \genRegFile[3].rfile_n_53 ;
  wire \genRegFile[3].rfile_n_54 ;
  wire \genRegFile[3].rfile_n_55 ;
  wire \genRegFile[3].rfile_n_56 ;
  wire \genRegFile[3].rfile_n_57 ;
  wire \genRegFile[3].rfile_n_58 ;
  wire \genRegFile[3].rfile_n_59 ;
  wire \genRegFile[3].rfile_n_6 ;
  wire \genRegFile[3].rfile_n_60 ;
  wire \genRegFile[3].rfile_n_61 ;
  wire \genRegFile[3].rfile_n_62 ;
  wire \genRegFile[3].rfile_n_63 ;
  wire \genRegFile[3].rfile_n_7 ;
  wire \genRegFile[3].rfile_n_8 ;
  wire \genRegFile[3].rfile_n_9 ;
  wire \genRegFile[7].rfile_n_0 ;
  wire \genRegFile[7].rfile_n_1 ;
  wire \genRegFile[7].rfile_n_10 ;
  wire \genRegFile[7].rfile_n_11 ;
  wire \genRegFile[7].rfile_n_12 ;
  wire \genRegFile[7].rfile_n_13 ;
  wire \genRegFile[7].rfile_n_14 ;
  wire \genRegFile[7].rfile_n_15 ;
  wire \genRegFile[7].rfile_n_16 ;
  wire \genRegFile[7].rfile_n_17 ;
  wire \genRegFile[7].rfile_n_18 ;
  wire \genRegFile[7].rfile_n_19 ;
  wire \genRegFile[7].rfile_n_2 ;
  wire \genRegFile[7].rfile_n_20 ;
  wire \genRegFile[7].rfile_n_21 ;
  wire \genRegFile[7].rfile_n_22 ;
  wire \genRegFile[7].rfile_n_23 ;
  wire \genRegFile[7].rfile_n_24 ;
  wire \genRegFile[7].rfile_n_25 ;
  wire \genRegFile[7].rfile_n_26 ;
  wire \genRegFile[7].rfile_n_27 ;
  wire \genRegFile[7].rfile_n_28 ;
  wire \genRegFile[7].rfile_n_29 ;
  wire \genRegFile[7].rfile_n_3 ;
  wire \genRegFile[7].rfile_n_30 ;
  wire \genRegFile[7].rfile_n_31 ;
  wire \genRegFile[7].rfile_n_32 ;
  wire \genRegFile[7].rfile_n_33 ;
  wire \genRegFile[7].rfile_n_34 ;
  wire \genRegFile[7].rfile_n_35 ;
  wire \genRegFile[7].rfile_n_36 ;
  wire \genRegFile[7].rfile_n_37 ;
  wire \genRegFile[7].rfile_n_38 ;
  wire \genRegFile[7].rfile_n_39 ;
  wire \genRegFile[7].rfile_n_4 ;
  wire \genRegFile[7].rfile_n_40 ;
  wire \genRegFile[7].rfile_n_41 ;
  wire \genRegFile[7].rfile_n_42 ;
  wire \genRegFile[7].rfile_n_43 ;
  wire \genRegFile[7].rfile_n_44 ;
  wire \genRegFile[7].rfile_n_45 ;
  wire \genRegFile[7].rfile_n_46 ;
  wire \genRegFile[7].rfile_n_47 ;
  wire \genRegFile[7].rfile_n_48 ;
  wire \genRegFile[7].rfile_n_49 ;
  wire \genRegFile[7].rfile_n_5 ;
  wire \genRegFile[7].rfile_n_50 ;
  wire \genRegFile[7].rfile_n_51 ;
  wire \genRegFile[7].rfile_n_52 ;
  wire \genRegFile[7].rfile_n_53 ;
  wire \genRegFile[7].rfile_n_54 ;
  wire \genRegFile[7].rfile_n_55 ;
  wire \genRegFile[7].rfile_n_56 ;
  wire \genRegFile[7].rfile_n_57 ;
  wire \genRegFile[7].rfile_n_58 ;
  wire \genRegFile[7].rfile_n_59 ;
  wire \genRegFile[7].rfile_n_6 ;
  wire \genRegFile[7].rfile_n_60 ;
  wire \genRegFile[7].rfile_n_61 ;
  wire \genRegFile[7].rfile_n_62 ;
  wire \genRegFile[7].rfile_n_63 ;
  wire \genRegFile[7].rfile_n_7 ;
  wire \genRegFile[7].rfile_n_8 ;
  wire \genRegFile[7].rfile_n_9 ;
  wire q_reg_i_4__15;
  wire q_reg_i_4__15_0;
  wire q_reg_i_4__31;
  wire q_reg_i_4__31_0;
  wire q_reg_i_4__41;
  wire q_reg_i_4__42;
  wire [4:0]r1;
  wire [4:0]r2;
  wire [31:0]r2Out;
  wire [0:0]\writeRd[0].writeReg_reg ;
  wire [10:10]\writeRd[10].writeReg_reg ;
  wire [11:11]\writeRd[11].writeReg_reg ;
  wire [12:12]\writeRd[12].writeReg_reg ;
  wire [13:13]\writeRd[13].writeReg_reg ;
  wire [14:14]\writeRd[14].writeReg_reg ;
  wire [15:15]\writeRd[15].writeReg_reg ;
  wire [16:16]\writeRd[16].writeReg_reg ;
  wire [17:17]\writeRd[17].writeReg_reg ;
  wire [18:18]\writeRd[18].writeReg_reg ;
  wire [19:19]\writeRd[19].writeReg_reg ;
  wire [1:1]\writeRd[1].writeReg_reg ;
  wire [20:20]\writeRd[20].writeReg_reg ;
  wire [21:21]\writeRd[21].writeReg_reg ;
  wire [22:22]\writeRd[22].writeReg_reg ;
  wire [23:23]\writeRd[23].writeReg_reg ;
  wire [24:24]\writeRd[24].writeReg_reg ;
  wire [25:25]\writeRd[25].writeReg_reg ;
  wire [26:26]\writeRd[26].writeReg_reg ;
  wire [27:27]\writeRd[27].writeReg_reg ;
  wire [28:28]\writeRd[28].writeReg_reg ;
  wire [29:29]\writeRd[29].writeReg_reg ;
  wire [2:2]\writeRd[2].writeReg_reg ;
  wire [30:30]\writeRd[30].writeReg_reg ;
  wire [31:31]\writeRd[31].writeReg_reg ;
  wire [3:3]\writeRd[3].writeReg_reg ;
  wire [4:4]\writeRd[4].writeReg_reg ;
  wire [5:5]\writeRd[5].writeReg_reg ;
  wire [6:6]\writeRd[6].writeReg_reg ;
  wire [7:7]\writeRd[7].writeReg_reg ;
  wire [8:8]\writeRd[8].writeReg_reg ;
  wire [9:9]\writeRd[9].writeReg_reg ;

  Lab_4_CPU_0_0_Reg_8 \genRegFile[0].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data31(data31),
        .\writeRd[0].writeReg_reg (\writeRd[0].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_9 \genRegFile[10].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data21(data21),
        .\writeRd[10].writeReg_reg (\writeRd[10].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_10 \genRegFile[11].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data21(data21),
        .data22(data22),
        .data23(data23),
        .q_reg(\genRegFile[11].rfile_n_0 ),
        .q_reg_0(\genRegFile[11].rfile_n_1 ),
        .q_reg_1(\genRegFile[11].rfile_n_2 ),
        .q_reg_10(\genRegFile[11].rfile_n_11 ),
        .q_reg_100(\genRegFile[15].rfile_n_37 ),
        .q_reg_101(\genRegFile[15].rfile_n_38 ),
        .q_reg_102(\genRegFile[15].rfile_n_39 ),
        .q_reg_103(\genRegFile[15].rfile_n_40 ),
        .q_reg_104(\genRegFile[15].rfile_n_41 ),
        .q_reg_105(\genRegFile[15].rfile_n_42 ),
        .q_reg_106(\genRegFile[15].rfile_n_43 ),
        .q_reg_107(\genRegFile[15].rfile_n_44 ),
        .q_reg_108(\genRegFile[15].rfile_n_45 ),
        .q_reg_109(\genRegFile[15].rfile_n_46 ),
        .q_reg_11(\genRegFile[11].rfile_n_12 ),
        .q_reg_110(\genRegFile[15].rfile_n_47 ),
        .q_reg_111(\genRegFile[15].rfile_n_48 ),
        .q_reg_112(\genRegFile[15].rfile_n_49 ),
        .q_reg_113(\genRegFile[15].rfile_n_50 ),
        .q_reg_114(\genRegFile[15].rfile_n_51 ),
        .q_reg_115(\genRegFile[15].rfile_n_52 ),
        .q_reg_116(\genRegFile[15].rfile_n_53 ),
        .q_reg_117(\genRegFile[15].rfile_n_54 ),
        .q_reg_118(\genRegFile[15].rfile_n_55 ),
        .q_reg_119(\genRegFile[15].rfile_n_56 ),
        .q_reg_12(\genRegFile[11].rfile_n_13 ),
        .q_reg_120(\genRegFile[15].rfile_n_57 ),
        .q_reg_121(\genRegFile[15].rfile_n_58 ),
        .q_reg_122(\genRegFile[15].rfile_n_59 ),
        .q_reg_123(\genRegFile[15].rfile_n_60 ),
        .q_reg_124(\genRegFile[15].rfile_n_61 ),
        .q_reg_125(\genRegFile[15].rfile_n_62 ),
        .q_reg_126(\genRegFile[15].rfile_n_63 ),
        .q_reg_13(\genRegFile[11].rfile_n_14 ),
        .q_reg_14(\genRegFile[11].rfile_n_15 ),
        .q_reg_15(\genRegFile[11].rfile_n_16 ),
        .q_reg_16(\genRegFile[11].rfile_n_17 ),
        .q_reg_17(\genRegFile[11].rfile_n_18 ),
        .q_reg_18(\genRegFile[11].rfile_n_19 ),
        .q_reg_19(\genRegFile[11].rfile_n_20 ),
        .q_reg_2(\genRegFile[11].rfile_n_3 ),
        .q_reg_20(\genRegFile[11].rfile_n_21 ),
        .q_reg_21(\genRegFile[11].rfile_n_22 ),
        .q_reg_22(\genRegFile[11].rfile_n_23 ),
        .q_reg_23(\genRegFile[11].rfile_n_24 ),
        .q_reg_24(\genRegFile[11].rfile_n_25 ),
        .q_reg_25(\genRegFile[11].rfile_n_26 ),
        .q_reg_26(\genRegFile[11].rfile_n_27 ),
        .q_reg_27(\genRegFile[11].rfile_n_28 ),
        .q_reg_28(\genRegFile[11].rfile_n_29 ),
        .q_reg_29(\genRegFile[11].rfile_n_30 ),
        .q_reg_3(\genRegFile[11].rfile_n_4 ),
        .q_reg_30(\genRegFile[11].rfile_n_31 ),
        .q_reg_31(\genRegFile[11].rfile_n_32 ),
        .q_reg_32(\genRegFile[11].rfile_n_33 ),
        .q_reg_33(\genRegFile[11].rfile_n_34 ),
        .q_reg_34(\genRegFile[11].rfile_n_35 ),
        .q_reg_35(\genRegFile[11].rfile_n_36 ),
        .q_reg_36(\genRegFile[11].rfile_n_37 ),
        .q_reg_37(\genRegFile[11].rfile_n_38 ),
        .q_reg_38(\genRegFile[11].rfile_n_39 ),
        .q_reg_39(\genRegFile[11].rfile_n_40 ),
        .q_reg_4(\genRegFile[11].rfile_n_5 ),
        .q_reg_40(\genRegFile[11].rfile_n_41 ),
        .q_reg_41(\genRegFile[11].rfile_n_42 ),
        .q_reg_42(\genRegFile[11].rfile_n_43 ),
        .q_reg_43(\genRegFile[11].rfile_n_44 ),
        .q_reg_44(\genRegFile[11].rfile_n_45 ),
        .q_reg_45(\genRegFile[11].rfile_n_46 ),
        .q_reg_46(\genRegFile[11].rfile_n_47 ),
        .q_reg_47(\genRegFile[11].rfile_n_48 ),
        .q_reg_48(\genRegFile[11].rfile_n_49 ),
        .q_reg_49(\genRegFile[11].rfile_n_50 ),
        .q_reg_5(\genRegFile[11].rfile_n_6 ),
        .q_reg_50(\genRegFile[11].rfile_n_51 ),
        .q_reg_51(\genRegFile[11].rfile_n_52 ),
        .q_reg_52(\genRegFile[11].rfile_n_53 ),
        .q_reg_53(\genRegFile[11].rfile_n_54 ),
        .q_reg_54(\genRegFile[11].rfile_n_55 ),
        .q_reg_55(\genRegFile[11].rfile_n_56 ),
        .q_reg_56(\genRegFile[11].rfile_n_57 ),
        .q_reg_57(\genRegFile[11].rfile_n_58 ),
        .q_reg_58(\genRegFile[11].rfile_n_59 ),
        .q_reg_59(\genRegFile[11].rfile_n_60 ),
        .q_reg_6(\genRegFile[11].rfile_n_7 ),
        .q_reg_60(\genRegFile[11].rfile_n_61 ),
        .q_reg_61(\genRegFile[11].rfile_n_62 ),
        .q_reg_62(\genRegFile[11].rfile_n_63 ),
        .q_reg_63(\genRegFile[15].rfile_n_0 ),
        .q_reg_64(\genRegFile[15].rfile_n_1 ),
        .q_reg_65(\genRegFile[15].rfile_n_2 ),
        .q_reg_66(\genRegFile[15].rfile_n_3 ),
        .q_reg_67(\genRegFile[15].rfile_n_4 ),
        .q_reg_68(\genRegFile[15].rfile_n_5 ),
        .q_reg_69(\genRegFile[15].rfile_n_6 ),
        .q_reg_7(\genRegFile[11].rfile_n_8 ),
        .q_reg_70(\genRegFile[15].rfile_n_7 ),
        .q_reg_71(\genRegFile[15].rfile_n_8 ),
        .q_reg_72(\genRegFile[15].rfile_n_9 ),
        .q_reg_73(\genRegFile[15].rfile_n_10 ),
        .q_reg_74(\genRegFile[15].rfile_n_11 ),
        .q_reg_75(\genRegFile[15].rfile_n_12 ),
        .q_reg_76(\genRegFile[15].rfile_n_13 ),
        .q_reg_77(\genRegFile[15].rfile_n_14 ),
        .q_reg_78(\genRegFile[15].rfile_n_15 ),
        .q_reg_79(\genRegFile[15].rfile_n_16 ),
        .q_reg_8(\genRegFile[11].rfile_n_9 ),
        .q_reg_80(\genRegFile[15].rfile_n_17 ),
        .q_reg_81(\genRegFile[15].rfile_n_18 ),
        .q_reg_82(\genRegFile[15].rfile_n_19 ),
        .q_reg_83(\genRegFile[15].rfile_n_20 ),
        .q_reg_84(\genRegFile[15].rfile_n_21 ),
        .q_reg_85(\genRegFile[15].rfile_n_22 ),
        .q_reg_86(\genRegFile[15].rfile_n_23 ),
        .q_reg_87(\genRegFile[15].rfile_n_24 ),
        .q_reg_88(\genRegFile[15].rfile_n_25 ),
        .q_reg_89(\genRegFile[15].rfile_n_26 ),
        .q_reg_9(\genRegFile[11].rfile_n_10 ),
        .q_reg_90(\genRegFile[15].rfile_n_27 ),
        .q_reg_91(\genRegFile[15].rfile_n_28 ),
        .q_reg_92(\genRegFile[15].rfile_n_29 ),
        .q_reg_93(\genRegFile[15].rfile_n_30 ),
        .q_reg_94(\genRegFile[15].rfile_n_31 ),
        .q_reg_95(\genRegFile[15].rfile_n_32 ),
        .q_reg_96(\genRegFile[15].rfile_n_33 ),
        .q_reg_97(\genRegFile[15].rfile_n_34 ),
        .q_reg_98(\genRegFile[15].rfile_n_35 ),
        .q_reg_99(\genRegFile[15].rfile_n_36 ),
        .q_reg_i_4__15(q_reg_i_4__15),
        .q_reg_i_4__15_0(q_reg_i_4__15_0),
        .q_reg_i_4__31(q_reg_i_4__31),
        .q_reg_i_4__31_0(q_reg_i_4__31_0),
        .q_reg_i_4__41(q_reg_i_4__41),
        .q_reg_i_4__42(q_reg_i_4__42),
        .r1(r1[2:0]),
        .r2(r2[2:0]),
        .\writeRd[11].writeReg_reg (\writeRd[11].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_11 \genRegFile[12].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data19(data19),
        .\writeRd[12].writeReg_reg (\writeRd[12].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_12 \genRegFile[13].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data18(data18),
        .\writeRd[13].writeReg_reg (\writeRd[13].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_13 \genRegFile[14].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data17(data17),
        .\writeRd[14].writeReg_reg (\writeRd[14].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_14 \genRegFile[15].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data17(data17),
        .data18(data18),
        .data19(data19),
        .q_reg(\genRegFile[15].rfile_n_0 ),
        .q_reg_0(\genRegFile[15].rfile_n_1 ),
        .q_reg_1(\genRegFile[15].rfile_n_2 ),
        .q_reg_10(\genRegFile[15].rfile_n_11 ),
        .q_reg_11(\genRegFile[15].rfile_n_12 ),
        .q_reg_12(\genRegFile[15].rfile_n_13 ),
        .q_reg_13(\genRegFile[15].rfile_n_14 ),
        .q_reg_14(\genRegFile[15].rfile_n_15 ),
        .q_reg_15(\genRegFile[15].rfile_n_16 ),
        .q_reg_16(\genRegFile[15].rfile_n_17 ),
        .q_reg_17(\genRegFile[15].rfile_n_18 ),
        .q_reg_18(\genRegFile[15].rfile_n_19 ),
        .q_reg_19(\genRegFile[15].rfile_n_20 ),
        .q_reg_2(\genRegFile[15].rfile_n_3 ),
        .q_reg_20(\genRegFile[15].rfile_n_21 ),
        .q_reg_21(\genRegFile[15].rfile_n_22 ),
        .q_reg_22(\genRegFile[15].rfile_n_23 ),
        .q_reg_23(\genRegFile[15].rfile_n_24 ),
        .q_reg_24(\genRegFile[15].rfile_n_25 ),
        .q_reg_25(\genRegFile[15].rfile_n_26 ),
        .q_reg_26(\genRegFile[15].rfile_n_27 ),
        .q_reg_27(\genRegFile[15].rfile_n_28 ),
        .q_reg_28(\genRegFile[15].rfile_n_29 ),
        .q_reg_29(\genRegFile[15].rfile_n_30 ),
        .q_reg_3(\genRegFile[15].rfile_n_4 ),
        .q_reg_30(\genRegFile[15].rfile_n_31 ),
        .q_reg_31(\genRegFile[15].rfile_n_32 ),
        .q_reg_32(\genRegFile[15].rfile_n_33 ),
        .q_reg_33(\genRegFile[15].rfile_n_34 ),
        .q_reg_34(\genRegFile[15].rfile_n_35 ),
        .q_reg_35(\genRegFile[15].rfile_n_36 ),
        .q_reg_36(\genRegFile[15].rfile_n_37 ),
        .q_reg_37(\genRegFile[15].rfile_n_38 ),
        .q_reg_38(\genRegFile[15].rfile_n_39 ),
        .q_reg_39(\genRegFile[15].rfile_n_40 ),
        .q_reg_4(\genRegFile[15].rfile_n_5 ),
        .q_reg_40(\genRegFile[15].rfile_n_41 ),
        .q_reg_41(\genRegFile[15].rfile_n_42 ),
        .q_reg_42(\genRegFile[15].rfile_n_43 ),
        .q_reg_43(\genRegFile[15].rfile_n_44 ),
        .q_reg_44(\genRegFile[15].rfile_n_45 ),
        .q_reg_45(\genRegFile[15].rfile_n_46 ),
        .q_reg_46(\genRegFile[15].rfile_n_47 ),
        .q_reg_47(\genRegFile[15].rfile_n_48 ),
        .q_reg_48(\genRegFile[15].rfile_n_49 ),
        .q_reg_49(\genRegFile[15].rfile_n_50 ),
        .q_reg_5(\genRegFile[15].rfile_n_6 ),
        .q_reg_50(\genRegFile[15].rfile_n_51 ),
        .q_reg_51(\genRegFile[15].rfile_n_52 ),
        .q_reg_52(\genRegFile[15].rfile_n_53 ),
        .q_reg_53(\genRegFile[15].rfile_n_54 ),
        .q_reg_54(\genRegFile[15].rfile_n_55 ),
        .q_reg_55(\genRegFile[15].rfile_n_56 ),
        .q_reg_56(\genRegFile[15].rfile_n_57 ),
        .q_reg_57(\genRegFile[15].rfile_n_58 ),
        .q_reg_58(\genRegFile[15].rfile_n_59 ),
        .q_reg_59(\genRegFile[15].rfile_n_60 ),
        .q_reg_6(\genRegFile[15].rfile_n_7 ),
        .q_reg_60(\genRegFile[15].rfile_n_61 ),
        .q_reg_61(\genRegFile[15].rfile_n_62 ),
        .q_reg_62(\genRegFile[15].rfile_n_63 ),
        .q_reg_7(\genRegFile[15].rfile_n_8 ),
        .q_reg_8(\genRegFile[15].rfile_n_9 ),
        .q_reg_9(\genRegFile[15].rfile_n_10 ),
        .q_reg_i_4__15(q_reg_i_4__15),
        .q_reg_i_4__15_0(q_reg_i_4__15_0),
        .q_reg_i_4__31(q_reg_i_4__31),
        .q_reg_i_4__31_0(q_reg_i_4__31_0),
        .q_reg_i_4__41(q_reg_i_4__41),
        .q_reg_i_4__42(q_reg_i_4__42),
        .r1(r1[1:0]),
        .r2(r2[1:0]),
        .\writeRd[15].writeReg_reg (\writeRd[15].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_15 \genRegFile[16].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data15(data15),
        .\writeRd[16].writeReg_reg (\writeRd[16].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_16 \genRegFile[17].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data14(data14),
        .\writeRd[17].writeReg_reg (\writeRd[17].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_17 \genRegFile[18].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data13(data13),
        .\writeRd[18].writeReg_reg (\writeRd[18].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_18 \genRegFile[19].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data13(data13),
        .data14(data14),
        .data15(data15),
        .q_reg(\genRegFile[19].rfile_n_0 ),
        .q_reg_0(\genRegFile[19].rfile_n_1 ),
        .q_reg_1(\genRegFile[19].rfile_n_2 ),
        .q_reg_10(\genRegFile[19].rfile_n_11 ),
        .q_reg_100(\genRegFile[23].rfile_n_37 ),
        .q_reg_101(\genRegFile[23].rfile_n_38 ),
        .q_reg_102(\genRegFile[23].rfile_n_39 ),
        .q_reg_103(\genRegFile[23].rfile_n_40 ),
        .q_reg_104(\genRegFile[23].rfile_n_41 ),
        .q_reg_105(\genRegFile[23].rfile_n_42 ),
        .q_reg_106(\genRegFile[23].rfile_n_43 ),
        .q_reg_107(\genRegFile[23].rfile_n_44 ),
        .q_reg_108(\genRegFile[23].rfile_n_45 ),
        .q_reg_109(\genRegFile[23].rfile_n_46 ),
        .q_reg_11(\genRegFile[19].rfile_n_12 ),
        .q_reg_110(\genRegFile[23].rfile_n_47 ),
        .q_reg_111(\genRegFile[23].rfile_n_48 ),
        .q_reg_112(\genRegFile[23].rfile_n_49 ),
        .q_reg_113(\genRegFile[23].rfile_n_50 ),
        .q_reg_114(\genRegFile[23].rfile_n_51 ),
        .q_reg_115(\genRegFile[23].rfile_n_52 ),
        .q_reg_116(\genRegFile[23].rfile_n_53 ),
        .q_reg_117(\genRegFile[23].rfile_n_54 ),
        .q_reg_118(\genRegFile[23].rfile_n_55 ),
        .q_reg_119(\genRegFile[23].rfile_n_56 ),
        .q_reg_12(\genRegFile[19].rfile_n_13 ),
        .q_reg_120(\genRegFile[23].rfile_n_57 ),
        .q_reg_121(\genRegFile[23].rfile_n_58 ),
        .q_reg_122(\genRegFile[23].rfile_n_59 ),
        .q_reg_123(\genRegFile[23].rfile_n_60 ),
        .q_reg_124(\genRegFile[23].rfile_n_61 ),
        .q_reg_125(\genRegFile[23].rfile_n_62 ),
        .q_reg_126(\genRegFile[23].rfile_n_63 ),
        .q_reg_13(\genRegFile[19].rfile_n_14 ),
        .q_reg_14(\genRegFile[19].rfile_n_15 ),
        .q_reg_15(\genRegFile[19].rfile_n_16 ),
        .q_reg_16(\genRegFile[19].rfile_n_17 ),
        .q_reg_17(\genRegFile[19].rfile_n_18 ),
        .q_reg_18(\genRegFile[19].rfile_n_19 ),
        .q_reg_19(\genRegFile[19].rfile_n_20 ),
        .q_reg_2(\genRegFile[19].rfile_n_3 ),
        .q_reg_20(\genRegFile[19].rfile_n_21 ),
        .q_reg_21(\genRegFile[19].rfile_n_22 ),
        .q_reg_22(\genRegFile[19].rfile_n_23 ),
        .q_reg_23(\genRegFile[19].rfile_n_24 ),
        .q_reg_24(\genRegFile[19].rfile_n_25 ),
        .q_reg_25(\genRegFile[19].rfile_n_26 ),
        .q_reg_26(\genRegFile[19].rfile_n_27 ),
        .q_reg_27(\genRegFile[19].rfile_n_28 ),
        .q_reg_28(\genRegFile[19].rfile_n_29 ),
        .q_reg_29(\genRegFile[19].rfile_n_30 ),
        .q_reg_3(\genRegFile[19].rfile_n_4 ),
        .q_reg_30(\genRegFile[19].rfile_n_31 ),
        .q_reg_31(\genRegFile[19].rfile_n_32 ),
        .q_reg_32(\genRegFile[19].rfile_n_33 ),
        .q_reg_33(\genRegFile[19].rfile_n_34 ),
        .q_reg_34(\genRegFile[19].rfile_n_35 ),
        .q_reg_35(\genRegFile[19].rfile_n_36 ),
        .q_reg_36(\genRegFile[19].rfile_n_37 ),
        .q_reg_37(\genRegFile[19].rfile_n_38 ),
        .q_reg_38(\genRegFile[19].rfile_n_39 ),
        .q_reg_39(\genRegFile[19].rfile_n_40 ),
        .q_reg_4(\genRegFile[19].rfile_n_5 ),
        .q_reg_40(\genRegFile[19].rfile_n_41 ),
        .q_reg_41(\genRegFile[19].rfile_n_42 ),
        .q_reg_42(\genRegFile[19].rfile_n_43 ),
        .q_reg_43(\genRegFile[19].rfile_n_44 ),
        .q_reg_44(\genRegFile[19].rfile_n_45 ),
        .q_reg_45(\genRegFile[19].rfile_n_46 ),
        .q_reg_46(\genRegFile[19].rfile_n_47 ),
        .q_reg_47(\genRegFile[19].rfile_n_48 ),
        .q_reg_48(\genRegFile[19].rfile_n_49 ),
        .q_reg_49(\genRegFile[19].rfile_n_50 ),
        .q_reg_5(\genRegFile[19].rfile_n_6 ),
        .q_reg_50(\genRegFile[19].rfile_n_51 ),
        .q_reg_51(\genRegFile[19].rfile_n_52 ),
        .q_reg_52(\genRegFile[19].rfile_n_53 ),
        .q_reg_53(\genRegFile[19].rfile_n_54 ),
        .q_reg_54(\genRegFile[19].rfile_n_55 ),
        .q_reg_55(\genRegFile[19].rfile_n_56 ),
        .q_reg_56(\genRegFile[19].rfile_n_57 ),
        .q_reg_57(\genRegFile[19].rfile_n_58 ),
        .q_reg_58(\genRegFile[19].rfile_n_59 ),
        .q_reg_59(\genRegFile[19].rfile_n_60 ),
        .q_reg_6(\genRegFile[19].rfile_n_7 ),
        .q_reg_60(\genRegFile[19].rfile_n_61 ),
        .q_reg_61(\genRegFile[19].rfile_n_62 ),
        .q_reg_62(\genRegFile[19].rfile_n_63 ),
        .q_reg_63(\genRegFile[23].rfile_n_0 ),
        .q_reg_64(\genRegFile[23].rfile_n_1 ),
        .q_reg_65(\genRegFile[23].rfile_n_2 ),
        .q_reg_66(\genRegFile[23].rfile_n_3 ),
        .q_reg_67(\genRegFile[23].rfile_n_4 ),
        .q_reg_68(\genRegFile[23].rfile_n_5 ),
        .q_reg_69(\genRegFile[23].rfile_n_6 ),
        .q_reg_7(\genRegFile[19].rfile_n_8 ),
        .q_reg_70(\genRegFile[23].rfile_n_7 ),
        .q_reg_71(\genRegFile[23].rfile_n_8 ),
        .q_reg_72(\genRegFile[23].rfile_n_9 ),
        .q_reg_73(\genRegFile[23].rfile_n_10 ),
        .q_reg_74(\genRegFile[23].rfile_n_11 ),
        .q_reg_75(\genRegFile[23].rfile_n_12 ),
        .q_reg_76(\genRegFile[23].rfile_n_13 ),
        .q_reg_77(\genRegFile[23].rfile_n_14 ),
        .q_reg_78(\genRegFile[23].rfile_n_15 ),
        .q_reg_79(\genRegFile[23].rfile_n_16 ),
        .q_reg_8(\genRegFile[19].rfile_n_9 ),
        .q_reg_80(\genRegFile[23].rfile_n_17 ),
        .q_reg_81(\genRegFile[23].rfile_n_18 ),
        .q_reg_82(\genRegFile[23].rfile_n_19 ),
        .q_reg_83(\genRegFile[23].rfile_n_20 ),
        .q_reg_84(\genRegFile[23].rfile_n_21 ),
        .q_reg_85(\genRegFile[23].rfile_n_22 ),
        .q_reg_86(\genRegFile[23].rfile_n_23 ),
        .q_reg_87(\genRegFile[23].rfile_n_24 ),
        .q_reg_88(\genRegFile[23].rfile_n_25 ),
        .q_reg_89(\genRegFile[23].rfile_n_26 ),
        .q_reg_9(\genRegFile[19].rfile_n_10 ),
        .q_reg_90(\genRegFile[23].rfile_n_27 ),
        .q_reg_91(\genRegFile[23].rfile_n_28 ),
        .q_reg_92(\genRegFile[23].rfile_n_29 ),
        .q_reg_93(\genRegFile[23].rfile_n_30 ),
        .q_reg_94(\genRegFile[23].rfile_n_31 ),
        .q_reg_95(\genRegFile[23].rfile_n_32 ),
        .q_reg_96(\genRegFile[23].rfile_n_33 ),
        .q_reg_97(\genRegFile[23].rfile_n_34 ),
        .q_reg_98(\genRegFile[23].rfile_n_35 ),
        .q_reg_99(\genRegFile[23].rfile_n_36 ),
        .q_reg_i_3__15(q_reg_i_4__15),
        .q_reg_i_3__15_0(q_reg_i_4__15_0),
        .q_reg_i_3__31(q_reg_i_4__31),
        .q_reg_i_3__31_0(q_reg_i_4__31_0),
        .q_reg_i_3__41(q_reg_i_4__41),
        .q_reg_i_3__42(q_reg_i_4__42),
        .r1(r1[2:0]),
        .r2(r2[2:0]),
        .\writeRd[19].writeReg_reg (\writeRd[19].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_19 \genRegFile[1].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data30(data30),
        .\writeRd[1].writeReg_reg (\writeRd[1].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_20 \genRegFile[20].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data11(data11),
        .\writeRd[20].writeReg_reg (\writeRd[20].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_21 \genRegFile[21].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data10(data10),
        .\writeRd[21].writeReg_reg (\writeRd[21].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_22 \genRegFile[22].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data9(data9),
        .\writeRd[22].writeReg_reg (\writeRd[22].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_23 \genRegFile[23].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data10(data10),
        .data11(data11),
        .data9(data9),
        .q_reg(\genRegFile[23].rfile_n_0 ),
        .q_reg_0(\genRegFile[23].rfile_n_1 ),
        .q_reg_1(\genRegFile[23].rfile_n_2 ),
        .q_reg_10(\genRegFile[23].rfile_n_11 ),
        .q_reg_11(\genRegFile[23].rfile_n_12 ),
        .q_reg_12(\genRegFile[23].rfile_n_13 ),
        .q_reg_13(\genRegFile[23].rfile_n_14 ),
        .q_reg_14(\genRegFile[23].rfile_n_15 ),
        .q_reg_15(\genRegFile[23].rfile_n_16 ),
        .q_reg_16(\genRegFile[23].rfile_n_17 ),
        .q_reg_17(\genRegFile[23].rfile_n_18 ),
        .q_reg_18(\genRegFile[23].rfile_n_19 ),
        .q_reg_19(\genRegFile[23].rfile_n_20 ),
        .q_reg_2(\genRegFile[23].rfile_n_3 ),
        .q_reg_20(\genRegFile[23].rfile_n_21 ),
        .q_reg_21(\genRegFile[23].rfile_n_22 ),
        .q_reg_22(\genRegFile[23].rfile_n_23 ),
        .q_reg_23(\genRegFile[23].rfile_n_24 ),
        .q_reg_24(\genRegFile[23].rfile_n_25 ),
        .q_reg_25(\genRegFile[23].rfile_n_26 ),
        .q_reg_26(\genRegFile[23].rfile_n_27 ),
        .q_reg_27(\genRegFile[23].rfile_n_28 ),
        .q_reg_28(\genRegFile[23].rfile_n_29 ),
        .q_reg_29(\genRegFile[23].rfile_n_30 ),
        .q_reg_3(\genRegFile[23].rfile_n_4 ),
        .q_reg_30(\genRegFile[23].rfile_n_31 ),
        .q_reg_31(\genRegFile[23].rfile_n_32 ),
        .q_reg_32(\genRegFile[23].rfile_n_33 ),
        .q_reg_33(\genRegFile[23].rfile_n_34 ),
        .q_reg_34(\genRegFile[23].rfile_n_35 ),
        .q_reg_35(\genRegFile[23].rfile_n_36 ),
        .q_reg_36(\genRegFile[23].rfile_n_37 ),
        .q_reg_37(\genRegFile[23].rfile_n_38 ),
        .q_reg_38(\genRegFile[23].rfile_n_39 ),
        .q_reg_39(\genRegFile[23].rfile_n_40 ),
        .q_reg_4(\genRegFile[23].rfile_n_5 ),
        .q_reg_40(\genRegFile[23].rfile_n_41 ),
        .q_reg_41(\genRegFile[23].rfile_n_42 ),
        .q_reg_42(\genRegFile[23].rfile_n_43 ),
        .q_reg_43(\genRegFile[23].rfile_n_44 ),
        .q_reg_44(\genRegFile[23].rfile_n_45 ),
        .q_reg_45(\genRegFile[23].rfile_n_46 ),
        .q_reg_46(\genRegFile[23].rfile_n_47 ),
        .q_reg_47(\genRegFile[23].rfile_n_48 ),
        .q_reg_48(\genRegFile[23].rfile_n_49 ),
        .q_reg_49(\genRegFile[23].rfile_n_50 ),
        .q_reg_5(\genRegFile[23].rfile_n_6 ),
        .q_reg_50(\genRegFile[23].rfile_n_51 ),
        .q_reg_51(\genRegFile[23].rfile_n_52 ),
        .q_reg_52(\genRegFile[23].rfile_n_53 ),
        .q_reg_53(\genRegFile[23].rfile_n_54 ),
        .q_reg_54(\genRegFile[23].rfile_n_55 ),
        .q_reg_55(\genRegFile[23].rfile_n_56 ),
        .q_reg_56(\genRegFile[23].rfile_n_57 ),
        .q_reg_57(\genRegFile[23].rfile_n_58 ),
        .q_reg_58(\genRegFile[23].rfile_n_59 ),
        .q_reg_59(\genRegFile[23].rfile_n_60 ),
        .q_reg_6(\genRegFile[23].rfile_n_7 ),
        .q_reg_60(\genRegFile[23].rfile_n_61 ),
        .q_reg_61(\genRegFile[23].rfile_n_62 ),
        .q_reg_62(\genRegFile[23].rfile_n_63 ),
        .q_reg_7(\genRegFile[23].rfile_n_8 ),
        .q_reg_8(\genRegFile[23].rfile_n_9 ),
        .q_reg_9(\genRegFile[23].rfile_n_10 ),
        .q_reg_i_3__15(q_reg_i_4__15),
        .q_reg_i_3__15_0(q_reg_i_4__15_0),
        .q_reg_i_3__31(q_reg_i_4__31),
        .q_reg_i_3__31_0(q_reg_i_4__31_0),
        .q_reg_i_3__41(q_reg_i_4__41),
        .q_reg_i_3__42(q_reg_i_4__42),
        .r1(r1[1:0]),
        .r2(r2[1:0]),
        .\writeRd[23].writeReg_reg (\writeRd[23].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_24 \genRegFile[24].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data7(data7),
        .\writeRd[24].writeReg_reg (\writeRd[24].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_25 \genRegFile[25].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data6(data6),
        .\writeRd[25].writeReg_reg (\writeRd[25].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_26 \genRegFile[26].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data5(data5),
        .\writeRd[26].writeReg_reg (\writeRd[26].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_27 \genRegFile[27].rfile 
       (.CLOResult(CLOResult),
        .Clock(Clock),
        .DataIn({DataIn[22],DataIn[17:0]}),
        .Reset(Reset),
        .datIn(datIn),
        .data5(data5),
        .data6(data6),
        .data7(data7),
        .q_reg(DataIn[29]),
        .q_reg_0(DataIn[31]),
        .q_reg_1(DataIn[30]),
        .q_reg_10(DataIn[19]),
        .q_reg_100(\genRegFile[19].rfile_n_22 ),
        .q_reg_101(\genRegFile[11].rfile_n_22 ),
        .q_reg_102(\genRegFile[3].rfile_n_22 ),
        .q_reg_103(\genRegFile[31].rfile_n_22 ),
        .q_reg_104(\genRegFile[19].rfile_n_23 ),
        .q_reg_105(\genRegFile[11].rfile_n_23 ),
        .q_reg_106(\genRegFile[3].rfile_n_23 ),
        .q_reg_107(\genRegFile[31].rfile_n_23 ),
        .q_reg_108(\genRegFile[19].rfile_n_24 ),
        .q_reg_109(\genRegFile[11].rfile_n_24 ),
        .q_reg_11(DataIn[18]),
        .q_reg_110(\genRegFile[3].rfile_n_24 ),
        .q_reg_111(\genRegFile[31].rfile_n_24 ),
        .q_reg_112(\genRegFile[19].rfile_n_25 ),
        .q_reg_113(\genRegFile[11].rfile_n_25 ),
        .q_reg_114(\genRegFile[3].rfile_n_25 ),
        .q_reg_115(\genRegFile[31].rfile_n_25 ),
        .q_reg_116(\genRegFile[19].rfile_n_26 ),
        .q_reg_117(\genRegFile[11].rfile_n_26 ),
        .q_reg_118(\genRegFile[3].rfile_n_26 ),
        .q_reg_119(\genRegFile[31].rfile_n_26 ),
        .q_reg_12(\genRegFile[19].rfile_n_0 ),
        .q_reg_120(\genRegFile[19].rfile_n_27 ),
        .q_reg_121(\genRegFile[11].rfile_n_27 ),
        .q_reg_122(\genRegFile[3].rfile_n_27 ),
        .q_reg_123(\genRegFile[31].rfile_n_27 ),
        .q_reg_124(\genRegFile[19].rfile_n_28 ),
        .q_reg_125(\genRegFile[11].rfile_n_28 ),
        .q_reg_126(\genRegFile[3].rfile_n_28 ),
        .q_reg_127(\genRegFile[31].rfile_n_28 ),
        .q_reg_128(\genRegFile[19].rfile_n_29 ),
        .q_reg_129(\genRegFile[11].rfile_n_29 ),
        .q_reg_13(\genRegFile[11].rfile_n_0 ),
        .q_reg_130(\genRegFile[3].rfile_n_29 ),
        .q_reg_131(\genRegFile[31].rfile_n_29 ),
        .q_reg_132(\genRegFile[19].rfile_n_30 ),
        .q_reg_133(\genRegFile[11].rfile_n_30 ),
        .q_reg_134(\genRegFile[3].rfile_n_30 ),
        .q_reg_135(\genRegFile[31].rfile_n_30 ),
        .q_reg_136(\genRegFile[19].rfile_n_31 ),
        .q_reg_137(\genRegFile[11].rfile_n_31 ),
        .q_reg_138(\genRegFile[3].rfile_n_31 ),
        .q_reg_139(\genRegFile[31].rfile_n_31 ),
        .q_reg_14(\genRegFile[3].rfile_n_0 ),
        .q_reg_140(\genRegFile[19].rfile_n_32 ),
        .q_reg_141(\genRegFile[11].rfile_n_32 ),
        .q_reg_142(\genRegFile[3].rfile_n_32 ),
        .q_reg_143(\genRegFile[31].rfile_n_32 ),
        .q_reg_144(\genRegFile[19].rfile_n_33 ),
        .q_reg_145(\genRegFile[11].rfile_n_33 ),
        .q_reg_146(\genRegFile[3].rfile_n_33 ),
        .q_reg_147(\genRegFile[31].rfile_n_33 ),
        .q_reg_148(\genRegFile[19].rfile_n_34 ),
        .q_reg_149(\genRegFile[11].rfile_n_34 ),
        .q_reg_15(\genRegFile[31].rfile_n_0 ),
        .q_reg_150(\genRegFile[3].rfile_n_34 ),
        .q_reg_151(\genRegFile[31].rfile_n_34 ),
        .q_reg_152(\genRegFile[19].rfile_n_35 ),
        .q_reg_153(\genRegFile[11].rfile_n_35 ),
        .q_reg_154(\genRegFile[3].rfile_n_35 ),
        .q_reg_155(\genRegFile[31].rfile_n_35 ),
        .q_reg_156(\genRegFile[19].rfile_n_36 ),
        .q_reg_157(\genRegFile[11].rfile_n_36 ),
        .q_reg_158(\genRegFile[3].rfile_n_36 ),
        .q_reg_159(\genRegFile[31].rfile_n_36 ),
        .q_reg_16(\genRegFile[19].rfile_n_1 ),
        .q_reg_160(\genRegFile[19].rfile_n_37 ),
        .q_reg_161(\genRegFile[11].rfile_n_37 ),
        .q_reg_162(\genRegFile[3].rfile_n_37 ),
        .q_reg_163(\genRegFile[31].rfile_n_37 ),
        .q_reg_164(\genRegFile[19].rfile_n_38 ),
        .q_reg_165(\genRegFile[11].rfile_n_38 ),
        .q_reg_166(\genRegFile[3].rfile_n_38 ),
        .q_reg_167(\genRegFile[31].rfile_n_38 ),
        .q_reg_168(\genRegFile[19].rfile_n_39 ),
        .q_reg_169(\genRegFile[11].rfile_n_39 ),
        .q_reg_17(\genRegFile[11].rfile_n_1 ),
        .q_reg_170(\genRegFile[3].rfile_n_39 ),
        .q_reg_171(\genRegFile[31].rfile_n_39 ),
        .q_reg_172(\genRegFile[19].rfile_n_40 ),
        .q_reg_173(\genRegFile[11].rfile_n_40 ),
        .q_reg_174(\genRegFile[3].rfile_n_40 ),
        .q_reg_175(\genRegFile[31].rfile_n_40 ),
        .q_reg_176(\genRegFile[19].rfile_n_41 ),
        .q_reg_177(\genRegFile[11].rfile_n_41 ),
        .q_reg_178(\genRegFile[3].rfile_n_41 ),
        .q_reg_179(\genRegFile[31].rfile_n_41 ),
        .q_reg_18(\genRegFile[3].rfile_n_1 ),
        .q_reg_180(\genRegFile[19].rfile_n_42 ),
        .q_reg_181(\genRegFile[11].rfile_n_42 ),
        .q_reg_182(\genRegFile[3].rfile_n_42 ),
        .q_reg_183(\genRegFile[31].rfile_n_42 ),
        .q_reg_184(\genRegFile[19].rfile_n_43 ),
        .q_reg_185(\genRegFile[11].rfile_n_43 ),
        .q_reg_186(\genRegFile[3].rfile_n_43 ),
        .q_reg_187(\genRegFile[31].rfile_n_43 ),
        .q_reg_188(\genRegFile[19].rfile_n_44 ),
        .q_reg_189(\genRegFile[11].rfile_n_44 ),
        .q_reg_19(\genRegFile[31].rfile_n_1 ),
        .q_reg_190(\genRegFile[3].rfile_n_44 ),
        .q_reg_191(\genRegFile[31].rfile_n_44 ),
        .q_reg_192(\genRegFile[19].rfile_n_45 ),
        .q_reg_193(\genRegFile[11].rfile_n_45 ),
        .q_reg_194(\genRegFile[3].rfile_n_45 ),
        .q_reg_195(\genRegFile[31].rfile_n_45 ),
        .q_reg_196(\genRegFile[19].rfile_n_46 ),
        .q_reg_197(\genRegFile[11].rfile_n_46 ),
        .q_reg_198(\genRegFile[3].rfile_n_46 ),
        .q_reg_199(\genRegFile[31].rfile_n_46 ),
        .q_reg_2(DataIn[28]),
        .q_reg_20(\genRegFile[19].rfile_n_2 ),
        .q_reg_200(\genRegFile[19].rfile_n_47 ),
        .q_reg_201(\genRegFile[11].rfile_n_47 ),
        .q_reg_202(\genRegFile[3].rfile_n_47 ),
        .q_reg_203(\genRegFile[31].rfile_n_47 ),
        .q_reg_204(\genRegFile[19].rfile_n_48 ),
        .q_reg_205(\genRegFile[11].rfile_n_48 ),
        .q_reg_206(\genRegFile[3].rfile_n_48 ),
        .q_reg_207(\genRegFile[31].rfile_n_48 ),
        .q_reg_208(\genRegFile[19].rfile_n_49 ),
        .q_reg_209(\genRegFile[11].rfile_n_49 ),
        .q_reg_21(\genRegFile[11].rfile_n_2 ),
        .q_reg_210(\genRegFile[3].rfile_n_49 ),
        .q_reg_211(\genRegFile[31].rfile_n_49 ),
        .q_reg_212(\genRegFile[19].rfile_n_50 ),
        .q_reg_213(\genRegFile[11].rfile_n_50 ),
        .q_reg_214(\genRegFile[3].rfile_n_50 ),
        .q_reg_215(\genRegFile[31].rfile_n_50 ),
        .q_reg_216(\genRegFile[19].rfile_n_51 ),
        .q_reg_217(\genRegFile[11].rfile_n_51 ),
        .q_reg_218(\genRegFile[3].rfile_n_51 ),
        .q_reg_219(\genRegFile[31].rfile_n_51 ),
        .q_reg_22(\genRegFile[3].rfile_n_2 ),
        .q_reg_220(\genRegFile[19].rfile_n_52 ),
        .q_reg_221(\genRegFile[11].rfile_n_52 ),
        .q_reg_222(\genRegFile[3].rfile_n_52 ),
        .q_reg_223(\genRegFile[31].rfile_n_52 ),
        .q_reg_224(\genRegFile[19].rfile_n_53 ),
        .q_reg_225(\genRegFile[11].rfile_n_53 ),
        .q_reg_226(\genRegFile[3].rfile_n_53 ),
        .q_reg_227(\genRegFile[31].rfile_n_53 ),
        .q_reg_228(\genRegFile[19].rfile_n_54 ),
        .q_reg_229(\genRegFile[11].rfile_n_54 ),
        .q_reg_23(\genRegFile[31].rfile_n_2 ),
        .q_reg_230(\genRegFile[3].rfile_n_54 ),
        .q_reg_231(\genRegFile[31].rfile_n_54 ),
        .q_reg_232(\genRegFile[19].rfile_n_55 ),
        .q_reg_233(\genRegFile[11].rfile_n_55 ),
        .q_reg_234(\genRegFile[3].rfile_n_55 ),
        .q_reg_235(\genRegFile[31].rfile_n_55 ),
        .q_reg_236(\genRegFile[19].rfile_n_56 ),
        .q_reg_237(\genRegFile[11].rfile_n_56 ),
        .q_reg_238(\genRegFile[3].rfile_n_56 ),
        .q_reg_239(\genRegFile[31].rfile_n_56 ),
        .q_reg_24(\genRegFile[19].rfile_n_3 ),
        .q_reg_240(\genRegFile[19].rfile_n_57 ),
        .q_reg_241(\genRegFile[11].rfile_n_57 ),
        .q_reg_242(\genRegFile[3].rfile_n_57 ),
        .q_reg_243(\genRegFile[31].rfile_n_57 ),
        .q_reg_244(\genRegFile[19].rfile_n_58 ),
        .q_reg_245(\genRegFile[11].rfile_n_58 ),
        .q_reg_246(\genRegFile[3].rfile_n_58 ),
        .q_reg_247(\genRegFile[31].rfile_n_58 ),
        .q_reg_248(\genRegFile[19].rfile_n_59 ),
        .q_reg_249(\genRegFile[11].rfile_n_59 ),
        .q_reg_25(\genRegFile[11].rfile_n_3 ),
        .q_reg_250(\genRegFile[3].rfile_n_59 ),
        .q_reg_251(\genRegFile[31].rfile_n_59 ),
        .q_reg_252(\genRegFile[19].rfile_n_60 ),
        .q_reg_253(\genRegFile[11].rfile_n_60 ),
        .q_reg_254(\genRegFile[3].rfile_n_60 ),
        .q_reg_255(\genRegFile[31].rfile_n_60 ),
        .q_reg_256(\genRegFile[19].rfile_n_61 ),
        .q_reg_257(\genRegFile[11].rfile_n_61 ),
        .q_reg_258(\genRegFile[3].rfile_n_61 ),
        .q_reg_259(\genRegFile[31].rfile_n_61 ),
        .q_reg_26(\genRegFile[3].rfile_n_3 ),
        .q_reg_260(\genRegFile[19].rfile_n_62 ),
        .q_reg_261(\genRegFile[11].rfile_n_62 ),
        .q_reg_262(\genRegFile[3].rfile_n_62 ),
        .q_reg_263(\genRegFile[31].rfile_n_62 ),
        .q_reg_264(\genRegFile[19].rfile_n_63 ),
        .q_reg_265(\genRegFile[11].rfile_n_63 ),
        .q_reg_266(\genRegFile[3].rfile_n_63 ),
        .q_reg_267(\genRegFile[31].rfile_n_63 ),
        .q_reg_27(\genRegFile[31].rfile_n_3 ),
        .q_reg_28(\genRegFile[19].rfile_n_4 ),
        .q_reg_29(\genRegFile[11].rfile_n_4 ),
        .q_reg_3(DataIn[26]),
        .q_reg_30(\genRegFile[3].rfile_n_4 ),
        .q_reg_31(\genRegFile[31].rfile_n_4 ),
        .q_reg_32(\genRegFile[19].rfile_n_5 ),
        .q_reg_33(\genRegFile[11].rfile_n_5 ),
        .q_reg_34(\genRegFile[3].rfile_n_5 ),
        .q_reg_35(\genRegFile[31].rfile_n_5 ),
        .q_reg_36(\genRegFile[19].rfile_n_6 ),
        .q_reg_37(\genRegFile[11].rfile_n_6 ),
        .q_reg_38(\genRegFile[3].rfile_n_6 ),
        .q_reg_39(\genRegFile[31].rfile_n_6 ),
        .q_reg_4(DataIn[27]),
        .q_reg_40(\genRegFile[19].rfile_n_7 ),
        .q_reg_41(\genRegFile[11].rfile_n_7 ),
        .q_reg_42(\genRegFile[3].rfile_n_7 ),
        .q_reg_43(\genRegFile[31].rfile_n_7 ),
        .q_reg_44(\genRegFile[19].rfile_n_8 ),
        .q_reg_45(\genRegFile[11].rfile_n_8 ),
        .q_reg_46(\genRegFile[3].rfile_n_8 ),
        .q_reg_47(\genRegFile[31].rfile_n_8 ),
        .q_reg_48(\genRegFile[19].rfile_n_9 ),
        .q_reg_49(\genRegFile[11].rfile_n_9 ),
        .q_reg_5(DataIn[25]),
        .q_reg_50(\genRegFile[3].rfile_n_9 ),
        .q_reg_51(\genRegFile[31].rfile_n_9 ),
        .q_reg_52(\genRegFile[19].rfile_n_10 ),
        .q_reg_53(\genRegFile[11].rfile_n_10 ),
        .q_reg_54(\genRegFile[3].rfile_n_10 ),
        .q_reg_55(\genRegFile[31].rfile_n_10 ),
        .q_reg_56(\genRegFile[19].rfile_n_11 ),
        .q_reg_57(\genRegFile[11].rfile_n_11 ),
        .q_reg_58(\genRegFile[3].rfile_n_11 ),
        .q_reg_59(\genRegFile[31].rfile_n_11 ),
        .q_reg_6(DataIn[24]),
        .q_reg_60(\genRegFile[19].rfile_n_12 ),
        .q_reg_61(\genRegFile[11].rfile_n_12 ),
        .q_reg_62(\genRegFile[3].rfile_n_12 ),
        .q_reg_63(\genRegFile[31].rfile_n_12 ),
        .q_reg_64(\genRegFile[19].rfile_n_13 ),
        .q_reg_65(\genRegFile[11].rfile_n_13 ),
        .q_reg_66(\genRegFile[3].rfile_n_13 ),
        .q_reg_67(\genRegFile[31].rfile_n_13 ),
        .q_reg_68(\genRegFile[19].rfile_n_14 ),
        .q_reg_69(\genRegFile[11].rfile_n_14 ),
        .q_reg_7(DataIn[21]),
        .q_reg_70(\genRegFile[3].rfile_n_14 ),
        .q_reg_71(\genRegFile[31].rfile_n_14 ),
        .q_reg_72(\genRegFile[19].rfile_n_15 ),
        .q_reg_73(\genRegFile[11].rfile_n_15 ),
        .q_reg_74(\genRegFile[3].rfile_n_15 ),
        .q_reg_75(\genRegFile[31].rfile_n_15 ),
        .q_reg_76(\genRegFile[19].rfile_n_16 ),
        .q_reg_77(\genRegFile[11].rfile_n_16 ),
        .q_reg_78(\genRegFile[3].rfile_n_16 ),
        .q_reg_79(\genRegFile[31].rfile_n_16 ),
        .q_reg_8(DataIn[23]),
        .q_reg_80(\genRegFile[19].rfile_n_17 ),
        .q_reg_81(\genRegFile[11].rfile_n_17 ),
        .q_reg_82(\genRegFile[3].rfile_n_17 ),
        .q_reg_83(\genRegFile[31].rfile_n_17 ),
        .q_reg_84(\genRegFile[19].rfile_n_18 ),
        .q_reg_85(\genRegFile[11].rfile_n_18 ),
        .q_reg_86(\genRegFile[3].rfile_n_18 ),
        .q_reg_87(\genRegFile[31].rfile_n_18 ),
        .q_reg_88(\genRegFile[19].rfile_n_19 ),
        .q_reg_89(\genRegFile[11].rfile_n_19 ),
        .q_reg_9(DataIn[20]),
        .q_reg_90(\genRegFile[3].rfile_n_19 ),
        .q_reg_91(\genRegFile[31].rfile_n_19 ),
        .q_reg_92(\genRegFile[19].rfile_n_20 ),
        .q_reg_93(\genRegFile[11].rfile_n_20 ),
        .q_reg_94(\genRegFile[3].rfile_n_20 ),
        .q_reg_95(\genRegFile[31].rfile_n_20 ),
        .q_reg_96(\genRegFile[19].rfile_n_21 ),
        .q_reg_97(\genRegFile[11].rfile_n_21 ),
        .q_reg_98(\genRegFile[3].rfile_n_21 ),
        .q_reg_99(\genRegFile[31].rfile_n_21 ),
        .q_reg_i_2__15(q_reg_i_4__15),
        .q_reg_i_2__15_0(q_reg_i_4__15_0),
        .q_reg_i_2__31(q_reg_i_4__31),
        .q_reg_i_2__31_0(q_reg_i_4__31_0),
        .q_reg_i_2__41(q_reg_i_4__41),
        .q_reg_i_2__42(q_reg_i_4__42),
        .r1(r1),
        .r2(r2),
        .r2Out(r2Out),
        .\writeRd[27].writeReg_reg (\writeRd[27].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_28 \genRegFile[28].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data3(data3),
        .\writeRd[28].writeReg_reg (\writeRd[28].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_29 \genRegFile[29].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data2(data2),
        .\writeRd[29].writeReg_reg (\writeRd[29].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_30 \genRegFile[2].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data29(data29),
        .\writeRd[2].writeReg_reg (\writeRd[2].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_31 \genRegFile[30].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data1(data1),
        .\writeRd[30].writeReg_reg (\writeRd[30].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_32 \genRegFile[31].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data1(data1),
        .data2(data2),
        .data3(data3),
        .q_reg(\genRegFile[31].rfile_n_0 ),
        .q_reg_0(\genRegFile[31].rfile_n_1 ),
        .q_reg_1(\genRegFile[31].rfile_n_2 ),
        .q_reg_10(\genRegFile[31].rfile_n_11 ),
        .q_reg_11(\genRegFile[31].rfile_n_12 ),
        .q_reg_12(\genRegFile[31].rfile_n_13 ),
        .q_reg_13(\genRegFile[31].rfile_n_14 ),
        .q_reg_14(\genRegFile[31].rfile_n_15 ),
        .q_reg_15(\genRegFile[31].rfile_n_16 ),
        .q_reg_16(\genRegFile[31].rfile_n_17 ),
        .q_reg_17(\genRegFile[31].rfile_n_18 ),
        .q_reg_18(\genRegFile[31].rfile_n_19 ),
        .q_reg_19(\genRegFile[31].rfile_n_20 ),
        .q_reg_2(\genRegFile[31].rfile_n_3 ),
        .q_reg_20(\genRegFile[31].rfile_n_21 ),
        .q_reg_21(\genRegFile[31].rfile_n_22 ),
        .q_reg_22(\genRegFile[31].rfile_n_23 ),
        .q_reg_23(\genRegFile[31].rfile_n_24 ),
        .q_reg_24(\genRegFile[31].rfile_n_25 ),
        .q_reg_25(\genRegFile[31].rfile_n_26 ),
        .q_reg_26(\genRegFile[31].rfile_n_27 ),
        .q_reg_27(\genRegFile[31].rfile_n_28 ),
        .q_reg_28(\genRegFile[31].rfile_n_29 ),
        .q_reg_29(\genRegFile[31].rfile_n_30 ),
        .q_reg_3(\genRegFile[31].rfile_n_4 ),
        .q_reg_30(\genRegFile[31].rfile_n_31 ),
        .q_reg_31(\genRegFile[31].rfile_n_32 ),
        .q_reg_32(\genRegFile[31].rfile_n_33 ),
        .q_reg_33(\genRegFile[31].rfile_n_34 ),
        .q_reg_34(\genRegFile[31].rfile_n_35 ),
        .q_reg_35(\genRegFile[31].rfile_n_36 ),
        .q_reg_36(\genRegFile[31].rfile_n_37 ),
        .q_reg_37(\genRegFile[31].rfile_n_38 ),
        .q_reg_38(\genRegFile[31].rfile_n_39 ),
        .q_reg_39(\genRegFile[31].rfile_n_40 ),
        .q_reg_4(\genRegFile[31].rfile_n_5 ),
        .q_reg_40(\genRegFile[31].rfile_n_41 ),
        .q_reg_41(\genRegFile[31].rfile_n_42 ),
        .q_reg_42(\genRegFile[31].rfile_n_43 ),
        .q_reg_43(\genRegFile[31].rfile_n_44 ),
        .q_reg_44(\genRegFile[31].rfile_n_45 ),
        .q_reg_45(\genRegFile[31].rfile_n_46 ),
        .q_reg_46(\genRegFile[31].rfile_n_47 ),
        .q_reg_47(\genRegFile[31].rfile_n_48 ),
        .q_reg_48(\genRegFile[31].rfile_n_49 ),
        .q_reg_49(\genRegFile[31].rfile_n_50 ),
        .q_reg_5(\genRegFile[31].rfile_n_6 ),
        .q_reg_50(\genRegFile[31].rfile_n_51 ),
        .q_reg_51(\genRegFile[31].rfile_n_52 ),
        .q_reg_52(\genRegFile[31].rfile_n_53 ),
        .q_reg_53(\genRegFile[31].rfile_n_54 ),
        .q_reg_54(\genRegFile[31].rfile_n_55 ),
        .q_reg_55(\genRegFile[31].rfile_n_56 ),
        .q_reg_56(\genRegFile[31].rfile_n_57 ),
        .q_reg_57(\genRegFile[31].rfile_n_58 ),
        .q_reg_58(\genRegFile[31].rfile_n_59 ),
        .q_reg_59(\genRegFile[31].rfile_n_60 ),
        .q_reg_6(\genRegFile[31].rfile_n_7 ),
        .q_reg_60(\genRegFile[31].rfile_n_61 ),
        .q_reg_61(\genRegFile[31].rfile_n_62 ),
        .q_reg_62(\genRegFile[31].rfile_n_63 ),
        .q_reg_7(\genRegFile[31].rfile_n_8 ),
        .q_reg_8(\genRegFile[31].rfile_n_9 ),
        .q_reg_9(\genRegFile[31].rfile_n_10 ),
        .q_reg_i_2__15(q_reg_i_4__15),
        .q_reg_i_2__15_0(q_reg_i_4__15_0),
        .q_reg_i_2__31(q_reg_i_4__31_0),
        .q_reg_i_2__41(q_reg_i_4__31),
        .q_reg_i_2__41_0(q_reg_i_4__41),
        .q_reg_i_2__42(q_reg_i_4__42),
        .r1(r1[1:0]),
        .r2(r2[1:0]),
        .\writeRd[31].writeReg_reg (\writeRd[31].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_33 \genRegFile[3].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data29(data29),
        .data30(data30),
        .data31(data31),
        .q_reg(\genRegFile[3].rfile_n_0 ),
        .q_reg_0(\genRegFile[3].rfile_n_1 ),
        .q_reg_1(\genRegFile[3].rfile_n_2 ),
        .q_reg_10(\genRegFile[3].rfile_n_11 ),
        .q_reg_100(\genRegFile[7].rfile_n_37 ),
        .q_reg_101(\genRegFile[7].rfile_n_38 ),
        .q_reg_102(\genRegFile[7].rfile_n_39 ),
        .q_reg_103(\genRegFile[7].rfile_n_40 ),
        .q_reg_104(\genRegFile[7].rfile_n_41 ),
        .q_reg_105(\genRegFile[7].rfile_n_42 ),
        .q_reg_106(\genRegFile[7].rfile_n_43 ),
        .q_reg_107(\genRegFile[7].rfile_n_44 ),
        .q_reg_108(\genRegFile[7].rfile_n_45 ),
        .q_reg_109(\genRegFile[7].rfile_n_46 ),
        .q_reg_11(\genRegFile[3].rfile_n_12 ),
        .q_reg_110(\genRegFile[7].rfile_n_47 ),
        .q_reg_111(\genRegFile[7].rfile_n_48 ),
        .q_reg_112(\genRegFile[7].rfile_n_49 ),
        .q_reg_113(\genRegFile[7].rfile_n_50 ),
        .q_reg_114(\genRegFile[7].rfile_n_51 ),
        .q_reg_115(\genRegFile[7].rfile_n_52 ),
        .q_reg_116(\genRegFile[7].rfile_n_53 ),
        .q_reg_117(\genRegFile[7].rfile_n_54 ),
        .q_reg_118(\genRegFile[7].rfile_n_55 ),
        .q_reg_119(\genRegFile[7].rfile_n_56 ),
        .q_reg_12(\genRegFile[3].rfile_n_13 ),
        .q_reg_120(\genRegFile[7].rfile_n_57 ),
        .q_reg_121(\genRegFile[7].rfile_n_58 ),
        .q_reg_122(\genRegFile[7].rfile_n_59 ),
        .q_reg_123(\genRegFile[7].rfile_n_60 ),
        .q_reg_124(\genRegFile[7].rfile_n_61 ),
        .q_reg_125(\genRegFile[7].rfile_n_62 ),
        .q_reg_126(\genRegFile[7].rfile_n_63 ),
        .q_reg_13(\genRegFile[3].rfile_n_14 ),
        .q_reg_14(\genRegFile[3].rfile_n_15 ),
        .q_reg_15(\genRegFile[3].rfile_n_16 ),
        .q_reg_16(\genRegFile[3].rfile_n_17 ),
        .q_reg_17(\genRegFile[3].rfile_n_18 ),
        .q_reg_18(\genRegFile[3].rfile_n_19 ),
        .q_reg_19(\genRegFile[3].rfile_n_20 ),
        .q_reg_2(\genRegFile[3].rfile_n_3 ),
        .q_reg_20(\genRegFile[3].rfile_n_21 ),
        .q_reg_21(\genRegFile[3].rfile_n_22 ),
        .q_reg_22(\genRegFile[3].rfile_n_23 ),
        .q_reg_23(\genRegFile[3].rfile_n_24 ),
        .q_reg_24(\genRegFile[3].rfile_n_25 ),
        .q_reg_25(\genRegFile[3].rfile_n_26 ),
        .q_reg_26(\genRegFile[3].rfile_n_27 ),
        .q_reg_27(\genRegFile[3].rfile_n_28 ),
        .q_reg_28(\genRegFile[3].rfile_n_29 ),
        .q_reg_29(\genRegFile[3].rfile_n_30 ),
        .q_reg_3(\genRegFile[3].rfile_n_4 ),
        .q_reg_30(\genRegFile[3].rfile_n_31 ),
        .q_reg_31(\genRegFile[3].rfile_n_32 ),
        .q_reg_32(\genRegFile[3].rfile_n_33 ),
        .q_reg_33(\genRegFile[3].rfile_n_34 ),
        .q_reg_34(\genRegFile[3].rfile_n_35 ),
        .q_reg_35(\genRegFile[3].rfile_n_36 ),
        .q_reg_36(\genRegFile[3].rfile_n_37 ),
        .q_reg_37(\genRegFile[3].rfile_n_38 ),
        .q_reg_38(\genRegFile[3].rfile_n_39 ),
        .q_reg_39(\genRegFile[3].rfile_n_40 ),
        .q_reg_4(\genRegFile[3].rfile_n_5 ),
        .q_reg_40(\genRegFile[3].rfile_n_41 ),
        .q_reg_41(\genRegFile[3].rfile_n_42 ),
        .q_reg_42(\genRegFile[3].rfile_n_43 ),
        .q_reg_43(\genRegFile[3].rfile_n_44 ),
        .q_reg_44(\genRegFile[3].rfile_n_45 ),
        .q_reg_45(\genRegFile[3].rfile_n_46 ),
        .q_reg_46(\genRegFile[3].rfile_n_47 ),
        .q_reg_47(\genRegFile[3].rfile_n_48 ),
        .q_reg_48(\genRegFile[3].rfile_n_49 ),
        .q_reg_49(\genRegFile[3].rfile_n_50 ),
        .q_reg_5(\genRegFile[3].rfile_n_6 ),
        .q_reg_50(\genRegFile[3].rfile_n_51 ),
        .q_reg_51(\genRegFile[3].rfile_n_52 ),
        .q_reg_52(\genRegFile[3].rfile_n_53 ),
        .q_reg_53(\genRegFile[3].rfile_n_54 ),
        .q_reg_54(\genRegFile[3].rfile_n_55 ),
        .q_reg_55(\genRegFile[3].rfile_n_56 ),
        .q_reg_56(\genRegFile[3].rfile_n_57 ),
        .q_reg_57(\genRegFile[3].rfile_n_58 ),
        .q_reg_58(\genRegFile[3].rfile_n_59 ),
        .q_reg_59(\genRegFile[3].rfile_n_60 ),
        .q_reg_6(\genRegFile[3].rfile_n_7 ),
        .q_reg_60(\genRegFile[3].rfile_n_61 ),
        .q_reg_61(\genRegFile[3].rfile_n_62 ),
        .q_reg_62(\genRegFile[3].rfile_n_63 ),
        .q_reg_63(\genRegFile[7].rfile_n_0 ),
        .q_reg_64(\genRegFile[7].rfile_n_1 ),
        .q_reg_65(\genRegFile[7].rfile_n_2 ),
        .q_reg_66(\genRegFile[7].rfile_n_3 ),
        .q_reg_67(\genRegFile[7].rfile_n_4 ),
        .q_reg_68(\genRegFile[7].rfile_n_5 ),
        .q_reg_69(\genRegFile[7].rfile_n_6 ),
        .q_reg_7(\genRegFile[3].rfile_n_8 ),
        .q_reg_70(\genRegFile[7].rfile_n_7 ),
        .q_reg_71(\genRegFile[7].rfile_n_8 ),
        .q_reg_72(\genRegFile[7].rfile_n_9 ),
        .q_reg_73(\genRegFile[7].rfile_n_10 ),
        .q_reg_74(\genRegFile[7].rfile_n_11 ),
        .q_reg_75(\genRegFile[7].rfile_n_12 ),
        .q_reg_76(\genRegFile[7].rfile_n_13 ),
        .q_reg_77(\genRegFile[7].rfile_n_14 ),
        .q_reg_78(\genRegFile[7].rfile_n_15 ),
        .q_reg_79(\genRegFile[7].rfile_n_16 ),
        .q_reg_8(\genRegFile[3].rfile_n_9 ),
        .q_reg_80(\genRegFile[7].rfile_n_17 ),
        .q_reg_81(\genRegFile[7].rfile_n_18 ),
        .q_reg_82(\genRegFile[7].rfile_n_19 ),
        .q_reg_83(\genRegFile[7].rfile_n_20 ),
        .q_reg_84(\genRegFile[7].rfile_n_21 ),
        .q_reg_85(\genRegFile[7].rfile_n_22 ),
        .q_reg_86(\genRegFile[7].rfile_n_23 ),
        .q_reg_87(\genRegFile[7].rfile_n_24 ),
        .q_reg_88(\genRegFile[7].rfile_n_25 ),
        .q_reg_89(\genRegFile[7].rfile_n_26 ),
        .q_reg_9(\genRegFile[3].rfile_n_10 ),
        .q_reg_90(\genRegFile[7].rfile_n_27 ),
        .q_reg_91(\genRegFile[7].rfile_n_28 ),
        .q_reg_92(\genRegFile[7].rfile_n_29 ),
        .q_reg_93(\genRegFile[7].rfile_n_30 ),
        .q_reg_94(\genRegFile[7].rfile_n_31 ),
        .q_reg_95(\genRegFile[7].rfile_n_32 ),
        .q_reg_96(\genRegFile[7].rfile_n_33 ),
        .q_reg_97(\genRegFile[7].rfile_n_34 ),
        .q_reg_98(\genRegFile[7].rfile_n_35 ),
        .q_reg_99(\genRegFile[7].rfile_n_36 ),
        .q_reg_i_5__15(q_reg_i_4__15),
        .q_reg_i_5__15_0(q_reg_i_4__15_0),
        .q_reg_i_5__31(q_reg_i_4__31),
        .q_reg_i_5__31_0(q_reg_i_4__31_0),
        .q_reg_i_5__41(q_reg_i_4__42),
        .r1(r1[2:0]),
        .r2(r2[2:1]),
        .\writeRd[3].writeReg_reg (\writeRd[3].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_34 \genRegFile[4].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data27(data27),
        .\writeRd[4].writeReg_reg (\writeRd[4].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_35 \genRegFile[5].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data26(data26),
        .\writeRd[5].writeReg_reg (\writeRd[5].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_36 \genRegFile[6].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data25(data25),
        .\writeRd[6].writeReg_reg (\writeRd[6].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_37 \genRegFile[7].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data25(data25),
        .data26(data26),
        .data27(data27),
        .q_reg(\genRegFile[7].rfile_n_0 ),
        .q_reg_0(\genRegFile[7].rfile_n_1 ),
        .q_reg_1(\genRegFile[7].rfile_n_2 ),
        .q_reg_10(\genRegFile[7].rfile_n_11 ),
        .q_reg_11(\genRegFile[7].rfile_n_12 ),
        .q_reg_12(\genRegFile[7].rfile_n_13 ),
        .q_reg_13(\genRegFile[7].rfile_n_14 ),
        .q_reg_14(\genRegFile[7].rfile_n_15 ),
        .q_reg_15(\genRegFile[7].rfile_n_16 ),
        .q_reg_16(\genRegFile[7].rfile_n_17 ),
        .q_reg_17(\genRegFile[7].rfile_n_18 ),
        .q_reg_18(\genRegFile[7].rfile_n_19 ),
        .q_reg_19(\genRegFile[7].rfile_n_20 ),
        .q_reg_2(\genRegFile[7].rfile_n_3 ),
        .q_reg_20(\genRegFile[7].rfile_n_21 ),
        .q_reg_21(\genRegFile[7].rfile_n_22 ),
        .q_reg_22(\genRegFile[7].rfile_n_23 ),
        .q_reg_23(\genRegFile[7].rfile_n_24 ),
        .q_reg_24(\genRegFile[7].rfile_n_25 ),
        .q_reg_25(\genRegFile[7].rfile_n_26 ),
        .q_reg_26(\genRegFile[7].rfile_n_27 ),
        .q_reg_27(\genRegFile[7].rfile_n_28 ),
        .q_reg_28(\genRegFile[7].rfile_n_29 ),
        .q_reg_29(\genRegFile[7].rfile_n_30 ),
        .q_reg_3(\genRegFile[7].rfile_n_4 ),
        .q_reg_30(\genRegFile[7].rfile_n_31 ),
        .q_reg_31(\genRegFile[7].rfile_n_32 ),
        .q_reg_32(\genRegFile[7].rfile_n_33 ),
        .q_reg_33(\genRegFile[7].rfile_n_34 ),
        .q_reg_34(\genRegFile[7].rfile_n_35 ),
        .q_reg_35(\genRegFile[7].rfile_n_36 ),
        .q_reg_36(\genRegFile[7].rfile_n_37 ),
        .q_reg_37(\genRegFile[7].rfile_n_38 ),
        .q_reg_38(\genRegFile[7].rfile_n_39 ),
        .q_reg_39(\genRegFile[7].rfile_n_40 ),
        .q_reg_4(\genRegFile[7].rfile_n_5 ),
        .q_reg_40(\genRegFile[7].rfile_n_41 ),
        .q_reg_41(\genRegFile[7].rfile_n_42 ),
        .q_reg_42(\genRegFile[7].rfile_n_43 ),
        .q_reg_43(\genRegFile[7].rfile_n_44 ),
        .q_reg_44(\genRegFile[7].rfile_n_45 ),
        .q_reg_45(\genRegFile[7].rfile_n_46 ),
        .q_reg_46(\genRegFile[7].rfile_n_47 ),
        .q_reg_47(\genRegFile[7].rfile_n_48 ),
        .q_reg_48(\genRegFile[7].rfile_n_49 ),
        .q_reg_49(\genRegFile[7].rfile_n_50 ),
        .q_reg_5(\genRegFile[7].rfile_n_6 ),
        .q_reg_50(\genRegFile[7].rfile_n_51 ),
        .q_reg_51(\genRegFile[7].rfile_n_52 ),
        .q_reg_52(\genRegFile[7].rfile_n_53 ),
        .q_reg_53(\genRegFile[7].rfile_n_54 ),
        .q_reg_54(\genRegFile[7].rfile_n_55 ),
        .q_reg_55(\genRegFile[7].rfile_n_56 ),
        .q_reg_56(\genRegFile[7].rfile_n_57 ),
        .q_reg_57(\genRegFile[7].rfile_n_58 ),
        .q_reg_58(\genRegFile[7].rfile_n_59 ),
        .q_reg_59(\genRegFile[7].rfile_n_60 ),
        .q_reg_6(\genRegFile[7].rfile_n_7 ),
        .q_reg_60(\genRegFile[7].rfile_n_61 ),
        .q_reg_61(\genRegFile[7].rfile_n_62 ),
        .q_reg_62(\genRegFile[7].rfile_n_63 ),
        .q_reg_7(\genRegFile[7].rfile_n_8 ),
        .q_reg_8(\genRegFile[7].rfile_n_9 ),
        .q_reg_9(\genRegFile[7].rfile_n_10 ),
        .q_reg_i_5__15(q_reg_i_4__15),
        .q_reg_i_5__15_0(q_reg_i_4__15_0),
        .q_reg_i_5__31(q_reg_i_4__31),
        .q_reg_i_5__41(q_reg_i_4__31_0),
        .q_reg_i_5__42(q_reg_i_4__42),
        .r1(r1[1:0]),
        .r2(r2[1:0]),
        .\writeRd[7].writeReg_reg (\writeRd[7].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_38 \genRegFile[8].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data23(data23),
        .\writeRd[8].writeReg_reg (\writeRd[8].writeReg_reg ));
  Lab_4_CPU_0_0_Reg_39 \genRegFile[9].rfile 
       (.Clock(Clock),
        .Reset(Reset),
        .datIn(datIn),
        .data22(data22),
        .\writeRd[9].writeReg_reg (\writeRd[9].writeReg_reg ));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module Lab_4_CPU_0_0_ShiftRegister
   (out_multiplier,
    q_reg,
    q_reg_0,
    D,
    en,
    Clock,
    MultReset,
    q_reg_1,
    Q,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64);
  output [0:0]out_multiplier;
  output q_reg;
  output q_reg_0;
  output [0:0]D;
  input en;
  input Clock;
  input MultReset;
  input q_reg_1;
  input [1:0]Q;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]D;
  wire MultReset;
  wire [1:0]Q;
  wire en;
  wire \gen_shiftreg[10].reg_n_1 ;
  wire \gen_shiftreg[11].reg_n_1 ;
  wire \gen_shiftreg[12].reg_n_0 ;
  wire \gen_shiftreg[12].reg_n_1 ;
  wire \gen_shiftreg[13].reg_n_1 ;
  wire \gen_shiftreg[14].reg_n_1 ;
  wire \gen_shiftreg[15].reg_n_0 ;
  wire \gen_shiftreg[15].reg_n_1 ;
  wire \gen_shiftreg[16].reg_n_1 ;
  wire \gen_shiftreg[17].reg_n_1 ;
  wire \gen_shiftreg[18].reg_n_1 ;
  wire \gen_shiftreg[19].reg_n_1 ;
  wire \gen_shiftreg[1].reg_n_1 ;
  wire \gen_shiftreg[20].reg_n_0 ;
  wire \gen_shiftreg[20].reg_n_1 ;
  wire \gen_shiftreg[21].reg_n_1 ;
  wire \gen_shiftreg[22].reg_n_1 ;
  wire \gen_shiftreg[23].reg_n_0 ;
  wire \gen_shiftreg[23].reg_n_1 ;
  wire \gen_shiftreg[24].reg_n_1 ;
  wire \gen_shiftreg[25].reg_n_1 ;
  wire \gen_shiftreg[26].reg_n_1 ;
  wire \gen_shiftreg[27].reg_n_0 ;
  wire \gen_shiftreg[27].reg_n_1 ;
  wire \gen_shiftreg[28].reg_n_1 ;
  wire \gen_shiftreg[29].reg_n_1 ;
  wire \gen_shiftreg[2].reg_n_1 ;
  wire \gen_shiftreg[30].reg_n_1 ;
  wire \gen_shiftreg[31].reg_n_1 ;
  wire \gen_shiftreg[3].reg_n_1 ;
  wire \gen_shiftreg[4].reg_n_1 ;
  wire \gen_shiftreg[5].reg_n_1 ;
  wire \gen_shiftreg[6].reg_n_1 ;
  wire \gen_shiftreg[7].reg_n_3 ;
  wire \gen_shiftreg[8].reg_n_1 ;
  wire \gen_shiftreg[9].reg_n_1 ;
  wire [0:0]out_multiplier;
  wire q_reg;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire [31:1]sel0;

  Lab_4_CPU_0_0_flipflop_1229 \gen_shiftreg[0].reg 
       (.Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .out_multiplier(out_multiplier),
        .q_reg_0(\gen_shiftreg[1].reg_n_1 ));
  Lab_4_CPU_0_0_flipflop_1230 \gen_shiftreg[10].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[10].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[11].reg_n_1 ),
        .q_reg_2(q_reg_21),
        .q_reg_3(q_reg_22),
        .q_reg_4(q_reg_4),
        .sel0(sel0[10]));
  Lab_4_CPU_0_0_flipflop_1231 \gen_shiftreg[11].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[11].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[12].reg_n_1 ),
        .q_reg_2(q_reg_23),
        .q_reg_3(q_reg_24),
        .q_reg_4(q_reg_4),
        .sel0(sel0[11]));
  Lab_4_CPU_0_0_flipflop_1232 \gen_shiftreg[12].reg 
       (.CO(CO),
        .Clock(Clock),
        .\FSM_sequential_pr_state[1]_i_3 ({sel0[13],sel0[11:10]}),
        .\FSM_sequential_pr_state[1]_i_3_0 (\gen_shiftreg[15].reg_n_0 ),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[12].reg_n_0 ),
        .q_reg_1(\gen_shiftreg[12].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[13].reg_n_1 ),
        .q_reg_3(q_reg_25),
        .q_reg_4(q_reg_26),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1233 \gen_shiftreg[13].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[13]),
        .q_reg_1(\gen_shiftreg[13].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[14].reg_n_1 ),
        .q_reg_3(q_reg_27),
        .q_reg_4(q_reg_28),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1234 \gen_shiftreg[14].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[14].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[15].reg_n_1 ),
        .q_reg_2(q_reg_29),
        .q_reg_3(q_reg_30),
        .q_reg_4(q_reg_4),
        .sel0(sel0[14]));
  Lab_4_CPU_0_0_flipflop_1235 \gen_shiftreg[15].reg 
       (.CO(CO),
        .Clock(Clock),
        .\FSM_sequential_pr_state[1]_i_7 ({sel0[17:16],sel0[14]}),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[15].reg_n_0 ),
        .q_reg_1(\gen_shiftreg[15].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[16].reg_n_1 ),
        .q_reg_3(q_reg_31),
        .q_reg_4(q_reg_32),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1236 \gen_shiftreg[16].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[16]),
        .q_reg_1(\gen_shiftreg[16].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[17].reg_n_1 ),
        .q_reg_3(q_reg_33),
        .q_reg_4(q_reg_34),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1237 \gen_shiftreg[17].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[17]),
        .q_reg_1(\gen_shiftreg[17].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[18].reg_n_1 ),
        .q_reg_3(q_reg_35),
        .q_reg_4(q_reg_36),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1238 \gen_shiftreg[18].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[18].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[19].reg_n_1 ),
        .q_reg_2(q_reg_37),
        .q_reg_3(q_reg_38),
        .q_reg_4(q_reg_4),
        .sel0(sel0[18]));
  Lab_4_CPU_0_0_flipflop_1239 \gen_shiftreg[19].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[19].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[20].reg_n_1 ),
        .q_reg_2(q_reg_39),
        .q_reg_3(q_reg_40),
        .q_reg_4(q_reg_4),
        .sel0(sel0[19]));
  Lab_4_CPU_0_0_flipflop_1240 \gen_shiftreg[1].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[1].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[2].reg_n_1 ),
        .q_reg_2(q_reg_2),
        .q_reg_3(q_reg_3),
        .q_reg_4(q_reg_4),
        .sel0(sel0[1]));
  Lab_4_CPU_0_0_flipflop_1241 \gen_shiftreg[20].reg 
       (.CO(CO),
        .Clock(Clock),
        .\FSM_sequential_pr_state[1]_i_2 ({sel0[21],sel0[19:18]}),
        .\FSM_sequential_pr_state[1]_i_2_0 (\gen_shiftreg[23].reg_n_0 ),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[20].reg_n_0 ),
        .q_reg_1(\gen_shiftreg[20].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[21].reg_n_1 ),
        .q_reg_3(q_reg_41),
        .q_reg_4(q_reg_42),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1242 \gen_shiftreg[21].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[21]),
        .q_reg_1(\gen_shiftreg[21].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[22].reg_n_1 ),
        .q_reg_3(q_reg_43),
        .q_reg_4(q_reg_44),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1243 \gen_shiftreg[22].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[22].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[23].reg_n_1 ),
        .q_reg_2(q_reg_45),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_4),
        .sel0(sel0[22]));
  Lab_4_CPU_0_0_flipflop_1244 \gen_shiftreg[23].reg 
       (.CO(CO),
        .Clock(Clock),
        .\FSM_sequential_pr_state[1]_i_5 ({sel0[25:24],sel0[22]}),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[23].reg_n_0 ),
        .q_reg_1(\gen_shiftreg[23].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[24].reg_n_1 ),
        .q_reg_3(q_reg_47),
        .q_reg_4(q_reg_48),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1245 \gen_shiftreg[24].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[24]),
        .q_reg_1(\gen_shiftreg[24].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[25].reg_n_1 ),
        .q_reg_3(q_reg_49),
        .q_reg_4(q_reg_50),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1246 \gen_shiftreg[25].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[25]),
        .q_reg_1(\gen_shiftreg[25].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[26].reg_n_1 ),
        .q_reg_3(q_reg_51),
        .q_reg_4(q_reg_52),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1247 \gen_shiftreg[26].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[26].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[27].reg_n_1 ),
        .q_reg_2(q_reg_53),
        .q_reg_3(q_reg_54),
        .q_reg_4(q_reg_4),
        .sel0(sel0[26]));
  Lab_4_CPU_0_0_flipflop_1248 \gen_shiftreg[27].reg 
       (.CO(CO),
        .Clock(Clock),
        .\FSM_sequential_pr_state[1]_i_2 ({sel0[29:28],sel0[26]}),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[27].reg_n_0 ),
        .q_reg_1(\gen_shiftreg[27].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[28].reg_n_1 ),
        .q_reg_3(q_reg_55),
        .q_reg_4(q_reg_56),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1249 \gen_shiftreg[28].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[28]),
        .q_reg_1(\gen_shiftreg[28].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[29].reg_n_1 ),
        .q_reg_3(q_reg_57),
        .q_reg_4(q_reg_58),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1250 \gen_shiftreg[29].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[29]),
        .q_reg_1(\gen_shiftreg[29].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[30].reg_n_1 ),
        .q_reg_3(q_reg_59),
        .q_reg_4(q_reg_60),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1251 \gen_shiftreg[2].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[2].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[3].reg_n_1 ),
        .q_reg_2(q_reg_5),
        .q_reg_3(q_reg_6),
        .q_reg_4(q_reg_4),
        .sel0(sel0[2]));
  Lab_4_CPU_0_0_flipflop_1252 \gen_shiftreg[30].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[30].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[31].reg_n_1 ),
        .q_reg_2(q_reg_61),
        .q_reg_3(q_reg_62),
        .q_reg_4(q_reg_4),
        .sel0(sel0[30]));
  Lab_4_CPU_0_0_flipflop_1253 \gen_shiftreg[31].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[31].reg_n_1 ),
        .q_reg_1(q_reg_1),
        .q_reg_2(q_reg_63),
        .q_reg_3(q_reg_64),
        .q_reg_4(q_reg_4),
        .sel0(sel0[31]));
  Lab_4_CPU_0_0_flipflop_1254 \gen_shiftreg[3].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[3].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[4].reg_n_1 ),
        .q_reg_2(q_reg_7),
        .q_reg_3(q_reg_8),
        .q_reg_4(q_reg_4),
        .sel0(sel0[3]));
  Lab_4_CPU_0_0_flipflop_1255 \gen_shiftreg[4].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[4].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[5].reg_n_1 ),
        .q_reg_2(q_reg_9),
        .q_reg_3(q_reg_10),
        .q_reg_4(q_reg_4),
        .sel0(sel0[4]));
  Lab_4_CPU_0_0_flipflop_1256 \gen_shiftreg[5].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[5].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[6].reg_n_1 ),
        .q_reg_2(q_reg_11),
        .q_reg_3(q_reg_12),
        .q_reg_4(q_reg_4),
        .sel0(sel0[5]));
  Lab_4_CPU_0_0_flipflop_1257 \gen_shiftreg[6].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[6].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[7].reg_n_3 ),
        .q_reg_2(q_reg_13),
        .q_reg_3(q_reg_14),
        .q_reg_4(q_reg_4),
        .sel0(sel0[6]));
  Lab_4_CPU_0_0_flipflop_1258 \gen_shiftreg[7].reg 
       (.CO(CO),
        .Clock(Clock),
        .D(D),
        .\FSM_sequential_pr_state[1]_i_2_0 (\gen_shiftreg[12].reg_n_0 ),
        .\FSM_sequential_pr_state_reg[1] ({sel0[31:30],sel0[9:8],sel0[6:1]}),
        .\FSM_sequential_pr_state_reg[1]_0 (\gen_shiftreg[27].reg_n_0 ),
        .\FSM_sequential_pr_state_reg[1]_1 (\gen_shiftreg[20].reg_n_0 ),
        .MultReset(MultReset),
        .Q(Q),
        .en(en),
        .out_multiplier(out_multiplier),
        .q_reg_0(q_reg),
        .q_reg_1(q_reg_0),
        .q_reg_2(\gen_shiftreg[7].reg_n_3 ),
        .q_reg_3(\gen_shiftreg[8].reg_n_1 ),
        .q_reg_4(q_reg_15),
        .q_reg_5(q_reg_16),
        .q_reg_6(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1259 \gen_shiftreg[8].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[8]),
        .q_reg_1(\gen_shiftreg[8].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[9].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .q_reg_4(q_reg_18),
        .q_reg_5(q_reg_4));
  Lab_4_CPU_0_0_flipflop_1260 \gen_shiftreg[9].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(sel0[9]),
        .q_reg_1(\gen_shiftreg[9].reg_n_1 ),
        .q_reg_2(\gen_shiftreg[10].reg_n_1 ),
        .q_reg_3(q_reg_19),
        .q_reg_4(q_reg_20),
        .q_reg_5(q_reg_4));
endmodule

(* ORIG_REF_NAME = "ShiftRegister" *) 
module Lab_4_CPU_0_0_ShiftRegister__parameterized1
   (sl_map,
    q_reg,
    S,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    en,
    Clock,
    MultReset,
    q_reg_14,
    MultOut,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    CO,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_reg_23,
    q_reg_24,
    q_reg_25,
    q_reg_26,
    q_reg_27,
    q_reg_28,
    q_reg_29,
    q_reg_30,
    q_reg_31,
    q_reg_32,
    q_reg_33,
    q_reg_34,
    q_reg_35,
    q_reg_36,
    q_reg_37,
    q_reg_38,
    q_reg_39,
    q_reg_40,
    q_reg_41,
    q_reg_42,
    q_reg_43,
    q_reg_44,
    q_reg_45,
    q_reg_46,
    q_reg_47,
    q_reg_48,
    q_reg_49,
    q_reg_50,
    q_reg_51,
    q_reg_52,
    q_reg_53,
    q_reg_54,
    q_reg_55,
    q_reg_56,
    q_reg_57,
    q_reg_58,
    q_reg_59,
    q_reg_60,
    q_reg_61,
    q_reg_62,
    q_reg_63,
    q_reg_64,
    q_reg_65,
    q_reg_66,
    q_reg_67,
    q_reg_68,
    q_reg_69,
    q_reg_70,
    q_reg_71,
    q_reg_72,
    q_reg_73,
    q_reg_74,
    q_reg_75,
    q_reg_76,
    q_reg_77);
  output [62:0]sl_map;
  output [3:0]q_reg;
  output [3:0]S;
  output [3:0]q_reg_0;
  output [3:0]q_reg_1;
  output [3:0]q_reg_2;
  output [3:0]q_reg_3;
  output [3:0]q_reg_4;
  output [3:0]q_reg_5;
  output [3:0]q_reg_6;
  output [3:0]q_reg_7;
  output [3:0]q_reg_8;
  output [3:0]q_reg_9;
  output [3:0]q_reg_10;
  output [3:0]q_reg_11;
  output [3:0]q_reg_12;
  output [3:0]q_reg_13;
  input en;
  input Clock;
  input MultReset;
  input q_reg_14;
  input [63:0]MultOut;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input [0:0]CO;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input q_reg_23;
  input q_reg_24;
  input q_reg_25;
  input q_reg_26;
  input q_reg_27;
  input q_reg_28;
  input q_reg_29;
  input q_reg_30;
  input q_reg_31;
  input q_reg_32;
  input q_reg_33;
  input q_reg_34;
  input q_reg_35;
  input q_reg_36;
  input q_reg_37;
  input q_reg_38;
  input q_reg_39;
  input q_reg_40;
  input q_reg_41;
  input q_reg_42;
  input q_reg_43;
  input q_reg_44;
  input q_reg_45;
  input q_reg_46;
  input q_reg_47;
  input q_reg_48;
  input q_reg_49;
  input q_reg_50;
  input q_reg_51;
  input q_reg_52;
  input q_reg_53;
  input q_reg_54;
  input q_reg_55;
  input q_reg_56;
  input q_reg_57;
  input q_reg_58;
  input q_reg_59;
  input q_reg_60;
  input q_reg_61;
  input q_reg_62;
  input q_reg_63;
  input q_reg_64;
  input q_reg_65;
  input q_reg_66;
  input q_reg_67;
  input q_reg_68;
  input q_reg_69;
  input q_reg_70;
  input q_reg_71;
  input q_reg_72;
  input q_reg_73;
  input q_reg_74;
  input q_reg_75;
  input q_reg_76;
  input q_reg_77;

  wire [0:0]CO;
  wire Clock;
  wire [63:0]MultOut;
  wire MultReset;
  wire [3:0]S;
  wire en;
  wire \gen_shiftreg[0].reg_n_1 ;
  wire \gen_shiftreg[10].reg_n_1 ;
  wire \gen_shiftreg[11].reg_n_1 ;
  wire \gen_shiftreg[12].reg_n_1 ;
  wire \gen_shiftreg[13].reg_n_1 ;
  wire \gen_shiftreg[14].reg_n_1 ;
  wire \gen_shiftreg[15].reg_n_1 ;
  wire \gen_shiftreg[16].reg_n_1 ;
  wire \gen_shiftreg[17].reg_n_1 ;
  wire \gen_shiftreg[18].reg_n_1 ;
  wire \gen_shiftreg[19].reg_n_1 ;
  wire \gen_shiftreg[1].reg_n_1 ;
  wire \gen_shiftreg[20].reg_n_1 ;
  wire \gen_shiftreg[21].reg_n_1 ;
  wire \gen_shiftreg[22].reg_n_1 ;
  wire \gen_shiftreg[23].reg_n_1 ;
  wire \gen_shiftreg[24].reg_n_1 ;
  wire \gen_shiftreg[25].reg_n_1 ;
  wire \gen_shiftreg[26].reg_n_1 ;
  wire \gen_shiftreg[27].reg_n_1 ;
  wire \gen_shiftreg[28].reg_n_1 ;
  wire \gen_shiftreg[29].reg_n_1 ;
  wire \gen_shiftreg[2].reg_n_1 ;
  wire \gen_shiftreg[30].reg_n_1 ;
  wire \gen_shiftreg[31].reg_n_1 ;
  wire \gen_shiftreg[32].reg_n_1 ;
  wire \gen_shiftreg[33].reg_n_1 ;
  wire \gen_shiftreg[34].reg_n_1 ;
  wire \gen_shiftreg[35].reg_n_1 ;
  wire \gen_shiftreg[36].reg_n_1 ;
  wire \gen_shiftreg[37].reg_n_1 ;
  wire \gen_shiftreg[38].reg_n_1 ;
  wire \gen_shiftreg[39].reg_n_1 ;
  wire \gen_shiftreg[3].reg_n_1 ;
  wire \gen_shiftreg[40].reg_n_1 ;
  wire \gen_shiftreg[41].reg_n_1 ;
  wire \gen_shiftreg[42].reg_n_1 ;
  wire \gen_shiftreg[43].reg_n_1 ;
  wire \gen_shiftreg[44].reg_n_1 ;
  wire \gen_shiftreg[45].reg_n_1 ;
  wire \gen_shiftreg[46].reg_n_1 ;
  wire \gen_shiftreg[47].reg_n_1 ;
  wire \gen_shiftreg[48].reg_n_1 ;
  wire \gen_shiftreg[49].reg_n_1 ;
  wire \gen_shiftreg[4].reg_n_1 ;
  wire \gen_shiftreg[50].reg_n_1 ;
  wire \gen_shiftreg[51].reg_n_1 ;
  wire \gen_shiftreg[52].reg_n_1 ;
  wire \gen_shiftreg[53].reg_n_1 ;
  wire \gen_shiftreg[54].reg_n_1 ;
  wire \gen_shiftreg[55].reg_n_1 ;
  wire \gen_shiftreg[56].reg_n_1 ;
  wire \gen_shiftreg[57].reg_n_1 ;
  wire \gen_shiftreg[58].reg_n_1 ;
  wire \gen_shiftreg[59].reg_n_1 ;
  wire \gen_shiftreg[5].reg_n_1 ;
  wire \gen_shiftreg[60].reg_n_1 ;
  wire \gen_shiftreg[61].reg_n_1 ;
  wire \gen_shiftreg[62].reg_n_1 ;
  wire \gen_shiftreg[6].reg_n_1 ;
  wire \gen_shiftreg[7].reg_n_1 ;
  wire \gen_shiftreg[8].reg_n_1 ;
  wire \gen_shiftreg[9].reg_n_1 ;
  wire [3:0]q_reg;
  wire [3:0]q_reg_0;
  wire [3:0]q_reg_1;
  wire [3:0]q_reg_10;
  wire [3:0]q_reg_11;
  wire [3:0]q_reg_12;
  wire [3:0]q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire [3:0]q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_23;
  wire q_reg_24;
  wire q_reg_25;
  wire q_reg_26;
  wire q_reg_27;
  wire q_reg_28;
  wire q_reg_29;
  wire [3:0]q_reg_3;
  wire q_reg_30;
  wire q_reg_31;
  wire q_reg_32;
  wire q_reg_33;
  wire q_reg_34;
  wire q_reg_35;
  wire q_reg_36;
  wire q_reg_37;
  wire q_reg_38;
  wire q_reg_39;
  wire [3:0]q_reg_4;
  wire q_reg_40;
  wire q_reg_41;
  wire q_reg_42;
  wire q_reg_43;
  wire q_reg_44;
  wire q_reg_45;
  wire q_reg_46;
  wire q_reg_47;
  wire q_reg_48;
  wire q_reg_49;
  wire [3:0]q_reg_5;
  wire q_reg_50;
  wire q_reg_51;
  wire q_reg_52;
  wire q_reg_53;
  wire q_reg_54;
  wire q_reg_55;
  wire q_reg_56;
  wire q_reg_57;
  wire q_reg_58;
  wire q_reg_59;
  wire [3:0]q_reg_6;
  wire q_reg_60;
  wire q_reg_61;
  wire q_reg_62;
  wire q_reg_63;
  wire q_reg_64;
  wire q_reg_65;
  wire q_reg_66;
  wire q_reg_67;
  wire q_reg_68;
  wire q_reg_69;
  wire [3:0]q_reg_7;
  wire q_reg_70;
  wire q_reg_71;
  wire q_reg_72;
  wire q_reg_73;
  wire q_reg_74;
  wire q_reg_75;
  wire q_reg_76;
  wire q_reg_77;
  wire [3:0]q_reg_8;
  wire [3:0]q_reg_9;
  wire [62:0]sl_map;

  Lab_4_CPU_0_0_flipflop_1261 \gen_shiftreg[0].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[0]),
        .MultReset(MultReset),
        .S(S[0]),
        .en(en),
        .q_reg_0(\gen_shiftreg[0].reg_n_1 ),
        .q_reg_1(q_reg_14),
        .q_reg_2(q_reg_15),
        .q_reg_3(q_reg_16),
        .q_reg_4(q_reg_17),
        .sl_map(sl_map[0]));
  Lab_4_CPU_0_0_flipflop_1262 \gen_shiftreg[10].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[10]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[10].reg_n_1 ),
        .q_reg_1(q_reg_1[2]),
        .q_reg_2(\gen_shiftreg[9].reg_n_1 ),
        .q_reg_3(q_reg_36),
        .q_reg_4(q_reg_37),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[10]));
  Lab_4_CPU_0_0_flipflop_1263 \gen_shiftreg[11].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[11]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[11].reg_n_1 ),
        .q_reg_1(q_reg_1[3]),
        .q_reg_2(\gen_shiftreg[10].reg_n_1 ),
        .q_reg_3(q_reg_38),
        .q_reg_4(q_reg_39),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[11]));
  Lab_4_CPU_0_0_flipflop_1264 \gen_shiftreg[12].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[12]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[12].reg_n_1 ),
        .q_reg_1(q_reg_2[0]),
        .q_reg_2(\gen_shiftreg[11].reg_n_1 ),
        .q_reg_3(q_reg_40),
        .q_reg_4(q_reg_41),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[12]));
  Lab_4_CPU_0_0_flipflop_1265 \gen_shiftreg[13].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[13]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[13].reg_n_1 ),
        .q_reg_1(q_reg_2[1]),
        .q_reg_2(\gen_shiftreg[12].reg_n_1 ),
        .q_reg_3(q_reg_42),
        .q_reg_4(q_reg_43),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[13]));
  Lab_4_CPU_0_0_flipflop_1266 \gen_shiftreg[14].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[14]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[14].reg_n_1 ),
        .q_reg_1(q_reg_2[2]),
        .q_reg_2(\gen_shiftreg[13].reg_n_1 ),
        .q_reg_3(q_reg_44),
        .q_reg_4(q_reg_45),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[14]));
  Lab_4_CPU_0_0_flipflop_1267 \gen_shiftreg[15].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[15]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[15].reg_n_1 ),
        .q_reg_1(q_reg_2[3]),
        .q_reg_2(\gen_shiftreg[14].reg_n_1 ),
        .q_reg_3(q_reg_46),
        .q_reg_4(q_reg_47),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[15]));
  Lab_4_CPU_0_0_flipflop_1268 \gen_shiftreg[16].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[16]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[16].reg_n_1 ),
        .q_reg_1(q_reg_3[0]),
        .q_reg_2(\gen_shiftreg[15].reg_n_1 ),
        .q_reg_3(q_reg_48),
        .q_reg_4(q_reg_49),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[16]));
  Lab_4_CPU_0_0_flipflop_1269 \gen_shiftreg[17].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[17]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[17].reg_n_1 ),
        .q_reg_1(q_reg_3[1]),
        .q_reg_2(\gen_shiftreg[16].reg_n_1 ),
        .q_reg_3(q_reg_50),
        .q_reg_4(q_reg_51),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[17]));
  Lab_4_CPU_0_0_flipflop_1270 \gen_shiftreg[18].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[18]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[18].reg_n_1 ),
        .q_reg_1(q_reg_3[2]),
        .q_reg_2(\gen_shiftreg[17].reg_n_1 ),
        .q_reg_3(q_reg_52),
        .q_reg_4(q_reg_53),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[18]));
  Lab_4_CPU_0_0_flipflop_1271 \gen_shiftreg[19].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[19]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[19].reg_n_1 ),
        .q_reg_1(q_reg_3[3]),
        .q_reg_2(\gen_shiftreg[18].reg_n_1 ),
        .q_reg_3(q_reg_54),
        .q_reg_4(q_reg_55),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[19]));
  Lab_4_CPU_0_0_flipflop_1272 \gen_shiftreg[1].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[1]),
        .MultReset(MultReset),
        .S(S[1]),
        .en(en),
        .q_reg_0(\gen_shiftreg[1].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[0].reg_n_1 ),
        .q_reg_2(q_reg_18),
        .q_reg_3(q_reg_19),
        .q_reg_4(q_reg_17),
        .sl_map(sl_map[1]));
  Lab_4_CPU_0_0_flipflop_1273 \gen_shiftreg[20].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[20]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[20].reg_n_1 ),
        .q_reg_1(q_reg_4[0]),
        .q_reg_2(\gen_shiftreg[19].reg_n_1 ),
        .q_reg_3(q_reg_56),
        .q_reg_4(q_reg_57),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[20]));
  Lab_4_CPU_0_0_flipflop_1274 \gen_shiftreg[21].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[21]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[21].reg_n_1 ),
        .q_reg_1(q_reg_4[1]),
        .q_reg_2(\gen_shiftreg[20].reg_n_1 ),
        .q_reg_3(q_reg_58),
        .q_reg_4(q_reg_59),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[21]));
  Lab_4_CPU_0_0_flipflop_1275 \gen_shiftreg[22].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[22]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[22].reg_n_1 ),
        .q_reg_1(q_reg_4[2]),
        .q_reg_2(\gen_shiftreg[21].reg_n_1 ),
        .q_reg_3(q_reg_60),
        .q_reg_4(q_reg_61),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[22]));
  Lab_4_CPU_0_0_flipflop_1276 \gen_shiftreg[23].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[23]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[23].reg_n_1 ),
        .q_reg_1(q_reg_4[3]),
        .q_reg_2(\gen_shiftreg[22].reg_n_1 ),
        .q_reg_3(q_reg_62),
        .q_reg_4(q_reg_63),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[23]));
  Lab_4_CPU_0_0_flipflop_1277 \gen_shiftreg[24].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[24]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[24].reg_n_1 ),
        .q_reg_1(q_reg_5[0]),
        .q_reg_2(\gen_shiftreg[23].reg_n_1 ),
        .q_reg_3(q_reg_64),
        .q_reg_4(q_reg_65),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[24]));
  Lab_4_CPU_0_0_flipflop_1278 \gen_shiftreg[25].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[25]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[25].reg_n_1 ),
        .q_reg_1(q_reg_5[1]),
        .q_reg_2(\gen_shiftreg[24].reg_n_1 ),
        .q_reg_3(q_reg_66),
        .q_reg_4(q_reg_67),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[25]));
  Lab_4_CPU_0_0_flipflop_1279 \gen_shiftreg[26].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[26]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[26].reg_n_1 ),
        .q_reg_1(q_reg_5[2]),
        .q_reg_2(\gen_shiftreg[25].reg_n_1 ),
        .q_reg_3(q_reg_68),
        .q_reg_4(q_reg_69),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[26]));
  Lab_4_CPU_0_0_flipflop_1280 \gen_shiftreg[27].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[27]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[27].reg_n_1 ),
        .q_reg_1(q_reg_5[3]),
        .q_reg_2(\gen_shiftreg[26].reg_n_1 ),
        .q_reg_3(q_reg_70),
        .q_reg_4(q_reg_71),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[27]));
  Lab_4_CPU_0_0_flipflop_1281 \gen_shiftreg[28].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[28]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[28].reg_n_1 ),
        .q_reg_1(q_reg_6[0]),
        .q_reg_2(\gen_shiftreg[27].reg_n_1 ),
        .q_reg_3(q_reg_72),
        .q_reg_4(q_reg_73),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[28]));
  Lab_4_CPU_0_0_flipflop_1282 \gen_shiftreg[29].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[29]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[29].reg_n_1 ),
        .q_reg_1(q_reg_6[1]),
        .q_reg_2(\gen_shiftreg[28].reg_n_1 ),
        .q_reg_3(q_reg_74),
        .q_reg_4(q_reg_75),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[29]));
  Lab_4_CPU_0_0_flipflop_1283 \gen_shiftreg[2].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[2]),
        .MultReset(MultReset),
        .S(S[2]),
        .en(en),
        .q_reg_0(\gen_shiftreg[2].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[1].reg_n_1 ),
        .q_reg_2(q_reg_20),
        .q_reg_3(q_reg_21),
        .q_reg_4(q_reg_17),
        .sl_map(sl_map[2]));
  Lab_4_CPU_0_0_flipflop_1284 \gen_shiftreg[30].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[30]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[30].reg_n_1 ),
        .q_reg_1(q_reg_6[2]),
        .q_reg_2(\gen_shiftreg[29].reg_n_1 ),
        .q_reg_3(q_reg_76),
        .q_reg_4(q_reg_77),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[30]));
  Lab_4_CPU_0_0_flipflop_1285 \gen_shiftreg[31].reg 
       (.Clock(Clock),
        .MultOut(MultOut[31]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[31].reg_n_1 ),
        .q_reg_1(q_reg_6[3]),
        .q_reg_2(\gen_shiftreg[30].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[31]));
  Lab_4_CPU_0_0_flipflop_1286 \gen_shiftreg[32].reg 
       (.Clock(Clock),
        .MultOut(MultOut[32]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[32].reg_n_1 ),
        .q_reg_1(q_reg_7[0]),
        .q_reg_2(\gen_shiftreg[31].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[32]));
  Lab_4_CPU_0_0_flipflop_1287 \gen_shiftreg[33].reg 
       (.Clock(Clock),
        .MultOut(MultOut[33]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[33].reg_n_1 ),
        .q_reg_1(q_reg_7[1]),
        .q_reg_2(\gen_shiftreg[32].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[33]));
  Lab_4_CPU_0_0_flipflop_1288 \gen_shiftreg[34].reg 
       (.Clock(Clock),
        .MultOut(MultOut[34]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[34].reg_n_1 ),
        .q_reg_1(q_reg_7[2]),
        .q_reg_2(\gen_shiftreg[33].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[34]));
  Lab_4_CPU_0_0_flipflop_1289 \gen_shiftreg[35].reg 
       (.Clock(Clock),
        .MultOut(MultOut[35]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[35].reg_n_1 ),
        .q_reg_1(q_reg_7[3]),
        .q_reg_2(\gen_shiftreg[34].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[35]));
  Lab_4_CPU_0_0_flipflop_1290 \gen_shiftreg[36].reg 
       (.Clock(Clock),
        .MultOut(MultOut[36]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[36].reg_n_1 ),
        .q_reg_1(q_reg_8[0]),
        .q_reg_2(\gen_shiftreg[35].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[36]));
  Lab_4_CPU_0_0_flipflop_1291 \gen_shiftreg[37].reg 
       (.Clock(Clock),
        .MultOut(MultOut[37]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[37].reg_n_1 ),
        .q_reg_1(q_reg_8[1]),
        .q_reg_2(\gen_shiftreg[36].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[37]));
  Lab_4_CPU_0_0_flipflop_1292 \gen_shiftreg[38].reg 
       (.Clock(Clock),
        .MultOut(MultOut[38]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[38].reg_n_1 ),
        .q_reg_1(q_reg_8[2]),
        .q_reg_2(\gen_shiftreg[37].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[38]));
  Lab_4_CPU_0_0_flipflop_1293 \gen_shiftreg[39].reg 
       (.Clock(Clock),
        .MultOut(MultOut[39]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[39].reg_n_1 ),
        .q_reg_1(q_reg_8[3]),
        .q_reg_2(\gen_shiftreg[38].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[39]));
  Lab_4_CPU_0_0_flipflop_1294 \gen_shiftreg[3].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[3]),
        .MultReset(MultReset),
        .S(S[3]),
        .en(en),
        .q_reg_0(\gen_shiftreg[3].reg_n_1 ),
        .q_reg_1(\gen_shiftreg[2].reg_n_1 ),
        .q_reg_2(q_reg_22),
        .q_reg_3(q_reg_23),
        .q_reg_4(q_reg_17),
        .sl_map(sl_map[3]));
  Lab_4_CPU_0_0_flipflop_1295 \gen_shiftreg[40].reg 
       (.Clock(Clock),
        .MultOut(MultOut[40]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[40].reg_n_1 ),
        .q_reg_1(q_reg_9[0]),
        .q_reg_2(\gen_shiftreg[39].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[40]));
  Lab_4_CPU_0_0_flipflop_1296 \gen_shiftreg[41].reg 
       (.Clock(Clock),
        .MultOut(MultOut[41]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[41].reg_n_1 ),
        .q_reg_1(q_reg_9[1]),
        .q_reg_2(\gen_shiftreg[40].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[41]));
  Lab_4_CPU_0_0_flipflop_1297 \gen_shiftreg[42].reg 
       (.Clock(Clock),
        .MultOut(MultOut[42]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[42].reg_n_1 ),
        .q_reg_1(q_reg_9[2]),
        .q_reg_2(\gen_shiftreg[41].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[42]));
  Lab_4_CPU_0_0_flipflop_1298 \gen_shiftreg[43].reg 
       (.Clock(Clock),
        .MultOut(MultOut[43]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[43].reg_n_1 ),
        .q_reg_1(q_reg_9[3]),
        .q_reg_2(\gen_shiftreg[42].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[43]));
  Lab_4_CPU_0_0_flipflop_1299 \gen_shiftreg[44].reg 
       (.Clock(Clock),
        .MultOut(MultOut[44]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[44].reg_n_1 ),
        .q_reg_1(q_reg_10[0]),
        .q_reg_2(\gen_shiftreg[43].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[44]));
  Lab_4_CPU_0_0_flipflop_1300 \gen_shiftreg[45].reg 
       (.Clock(Clock),
        .MultOut(MultOut[45]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[45].reg_n_1 ),
        .q_reg_1(q_reg_10[1]),
        .q_reg_2(\gen_shiftreg[44].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[45]));
  Lab_4_CPU_0_0_flipflop_1301 \gen_shiftreg[46].reg 
       (.Clock(Clock),
        .MultOut(MultOut[46]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[46].reg_n_1 ),
        .q_reg_1(q_reg_10[2]),
        .q_reg_2(\gen_shiftreg[45].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[46]));
  Lab_4_CPU_0_0_flipflop_1302 \gen_shiftreg[47].reg 
       (.Clock(Clock),
        .MultOut(MultOut[47]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[47].reg_n_1 ),
        .q_reg_1(q_reg_10[3]),
        .q_reg_2(\gen_shiftreg[46].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[47]));
  Lab_4_CPU_0_0_flipflop_1303 \gen_shiftreg[48].reg 
       (.Clock(Clock),
        .MultOut(MultOut[48]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[48].reg_n_1 ),
        .q_reg_1(q_reg_11[0]),
        .q_reg_2(\gen_shiftreg[47].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[48]));
  Lab_4_CPU_0_0_flipflop_1304 \gen_shiftreg[49].reg 
       (.Clock(Clock),
        .MultOut(MultOut[49]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[49].reg_n_1 ),
        .q_reg_1(q_reg_11[1]),
        .q_reg_2(\gen_shiftreg[48].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[49]));
  Lab_4_CPU_0_0_flipflop_1305 \gen_shiftreg[4].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[4]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[4].reg_n_1 ),
        .q_reg_1(q_reg_0[0]),
        .q_reg_2(\gen_shiftreg[3].reg_n_1 ),
        .q_reg_3(q_reg_24),
        .q_reg_4(q_reg_25),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[4]));
  Lab_4_CPU_0_0_flipflop_1306 \gen_shiftreg[50].reg 
       (.Clock(Clock),
        .MultOut(MultOut[50]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[50].reg_n_1 ),
        .q_reg_1(q_reg_11[2]),
        .q_reg_2(\gen_shiftreg[49].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[50]));
  Lab_4_CPU_0_0_flipflop_1307 \gen_shiftreg[51].reg 
       (.Clock(Clock),
        .MultOut(MultOut[51]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[51].reg_n_1 ),
        .q_reg_1(q_reg_11[3]),
        .q_reg_2(\gen_shiftreg[50].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[51]));
  Lab_4_CPU_0_0_flipflop_1308 \gen_shiftreg[52].reg 
       (.Clock(Clock),
        .MultOut(MultOut[52]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[52].reg_n_1 ),
        .q_reg_1(q_reg_12[0]),
        .q_reg_2(\gen_shiftreg[51].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[52]));
  Lab_4_CPU_0_0_flipflop_1309 \gen_shiftreg[53].reg 
       (.Clock(Clock),
        .MultOut(MultOut[53]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[53].reg_n_1 ),
        .q_reg_1(q_reg_12[1]),
        .q_reg_2(\gen_shiftreg[52].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[53]));
  Lab_4_CPU_0_0_flipflop_1310 \gen_shiftreg[54].reg 
       (.Clock(Clock),
        .MultOut(MultOut[54]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[54].reg_n_1 ),
        .q_reg_1(q_reg_12[2]),
        .q_reg_2(\gen_shiftreg[53].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[54]));
  Lab_4_CPU_0_0_flipflop_1311 \gen_shiftreg[55].reg 
       (.Clock(Clock),
        .MultOut(MultOut[55]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[55].reg_n_1 ),
        .q_reg_1(q_reg_12[3]),
        .q_reg_2(\gen_shiftreg[54].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[55]));
  Lab_4_CPU_0_0_flipflop_1312 \gen_shiftreg[56].reg 
       (.Clock(Clock),
        .MultOut(MultOut[56]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[56].reg_n_1 ),
        .q_reg_1(q_reg_13[0]),
        .q_reg_2(\gen_shiftreg[55].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[56]));
  Lab_4_CPU_0_0_flipflop_1313 \gen_shiftreg[57].reg 
       (.Clock(Clock),
        .MultOut(MultOut[57]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[57].reg_n_1 ),
        .q_reg_1(q_reg_13[1]),
        .q_reg_2(\gen_shiftreg[56].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[57]));
  Lab_4_CPU_0_0_flipflop_1314 \gen_shiftreg[58].reg 
       (.Clock(Clock),
        .MultOut(MultOut[58]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[58].reg_n_1 ),
        .q_reg_1(q_reg_13[2]),
        .q_reg_2(\gen_shiftreg[57].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[58]));
  Lab_4_CPU_0_0_flipflop_1315 \gen_shiftreg[59].reg 
       (.Clock(Clock),
        .MultOut(MultOut[59]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[59].reg_n_1 ),
        .q_reg_1(q_reg_13[3]),
        .q_reg_2(\gen_shiftreg[58].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[59]));
  Lab_4_CPU_0_0_flipflop_1316 \gen_shiftreg[5].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[5]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[5].reg_n_1 ),
        .q_reg_1(q_reg_0[1]),
        .q_reg_2(\gen_shiftreg[4].reg_n_1 ),
        .q_reg_3(q_reg_26),
        .q_reg_4(q_reg_27),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[5]));
  Lab_4_CPU_0_0_flipflop_1317 \gen_shiftreg[60].reg 
       (.Clock(Clock),
        .MultOut(MultOut[60]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[60].reg_n_1 ),
        .q_reg_1(q_reg[0]),
        .q_reg_2(\gen_shiftreg[59].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[60]));
  Lab_4_CPU_0_0_flipflop_1318 \gen_shiftreg[61].reg 
       (.Clock(Clock),
        .MultOut(MultOut[61]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[61].reg_n_1 ),
        .q_reg_1(q_reg[1]),
        .q_reg_2(\gen_shiftreg[60].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[61]));
  Lab_4_CPU_0_0_flipflop_1319 \gen_shiftreg[62].reg 
       (.Clock(Clock),
        .MultOut(MultOut[62]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[62].reg_n_1 ),
        .q_reg_1(q_reg[2]),
        .q_reg_2(\gen_shiftreg[61].reg_n_1 ),
        .q_reg_3(q_reg_17),
        .sl_map(sl_map[62]));
  Lab_4_CPU_0_0_flipflop_1320 \gen_shiftreg[63].reg 
       (.Clock(Clock),
        .MultOut(MultOut[63]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(q_reg[3]),
        .q_reg_1(\gen_shiftreg[62].reg_n_1 ));
  Lab_4_CPU_0_0_flipflop_1321 \gen_shiftreg[6].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[6]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[6].reg_n_1 ),
        .q_reg_1(q_reg_0[2]),
        .q_reg_2(\gen_shiftreg[5].reg_n_1 ),
        .q_reg_3(q_reg_28),
        .q_reg_4(q_reg_29),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[6]));
  Lab_4_CPU_0_0_flipflop_1322 \gen_shiftreg[7].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[7]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[7].reg_n_1 ),
        .q_reg_1(q_reg_0[3]),
        .q_reg_2(\gen_shiftreg[6].reg_n_1 ),
        .q_reg_3(q_reg_30),
        .q_reg_4(q_reg_31),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[7]));
  Lab_4_CPU_0_0_flipflop_1323 \gen_shiftreg[8].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[8]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[8].reg_n_1 ),
        .q_reg_1(q_reg_1[0]),
        .q_reg_2(\gen_shiftreg[7].reg_n_1 ),
        .q_reg_3(q_reg_32),
        .q_reg_4(q_reg_33),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[8]));
  Lab_4_CPU_0_0_flipflop_1324 \gen_shiftreg[9].reg 
       (.CO(CO),
        .Clock(Clock),
        .MultOut(MultOut[9]),
        .MultReset(MultReset),
        .en(en),
        .q_reg_0(\gen_shiftreg[9].reg_n_1 ),
        .q_reg_1(q_reg_1[1]),
        .q_reg_2(\gen_shiftreg[8].reg_n_1 ),
        .q_reg_3(q_reg_34),
        .q_reg_4(q_reg_35),
        .q_reg_5(q_reg_17),
        .sl_map(sl_map[9]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_100
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1000
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1001
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1002
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1003
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1004
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1005
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1006
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1007
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1008
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1009
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_101
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1010
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1011
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1012
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1013
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1014
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1015
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1016
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1017
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1018
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1019
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_102
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1020
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1021
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1022
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1023
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1024
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1025
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1026
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1027
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1028
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1029
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_103
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__31,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__31;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__31;
  wire [1:0]r1;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__0
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__32
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__31),
        .I3(data26),
        .I4(r2),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1030
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1031
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1032
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1033
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1034
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1035
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1036
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1037
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1038
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1039
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_104
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__41,
    q_reg_i_5__41_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__41;
  input q_reg_i_5__41_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__41;
  wire q_reg_i_5__41_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__10
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__42
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__41),
        .I3(data26),
        .I4(q_reg_i_5__41_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1040
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1041
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1042
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1043
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1044
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1045
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1046
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1047
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1048
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1049
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_105
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__42,
    q_reg_i_5__42_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__42;
  input q_reg_i_5__42_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__42;
  wire q_reg_i_5__42_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__11
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__43
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__42),
        .I3(data26),
        .I4(q_reg_i_5__42_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1050
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1051
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1052
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1053
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1054
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1055
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1056
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1057
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1058
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1059
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_106
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__43,
    q_reg_i_5__43_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__43;
  input q_reg_i_5__43_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__43;
  wire q_reg_i_5__43_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__12
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__44
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__43),
        .I3(data26),
        .I4(q_reg_i_5__43_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1060
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1061
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1062
   (data31,
    \writeRd[0].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data31;
  input [0:0]\writeRd[0].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data31;
  wire [0:0]\writeRd[0].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[0].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data31));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1063
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1064
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1065
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1066
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1067
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1068
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1069
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_107
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__44,
    q_reg_i_5__44_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__44;
  input q_reg_i_5__44_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__44;
  wire q_reg_i_5__44_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__13
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__45
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__44),
        .I3(data26),
        .I4(q_reg_i_5__44_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1070
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1071
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1072
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1073
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1074
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1075
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1076
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1077
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1078
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1079
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_108
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__45,
    q_reg_i_5__45_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__45;
  input q_reg_i_5__45_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__45;
  wire q_reg_i_5__45_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__14
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__46
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__45),
        .I3(data26),
        .I4(q_reg_i_5__45_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1080
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1081
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1082
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1083
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1084
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1085
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1086
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1087
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1088
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1089
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_109
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__46,
    q_reg_i_5__46_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__46;
  input q_reg_i_5__46_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__46;
  wire q_reg_i_5__46_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__15
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__47
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__46),
        .I3(data26),
        .I4(q_reg_i_5__46_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1090
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1091
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1092
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1093
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1094
   (MemoryDataOut,
    Wr_B,
    r2Out,
    Clock,
    Reset);
  output [0:0]MemoryDataOut;
  input Wr_B;
  input [0:0]r2Out;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]MemoryDataOut;
  wire Reset;
  wire Wr_B;
  wire [0:0]r2Out;

  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(r2Out),
        .Q(MemoryDataOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1095
   (q_reg_0,
    q_reg_1,
    L_4,
    L_3,
    q_reg_2,
    q_reg_3,
    DI,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    p_1_in,
    \PCIn_reg[20]_i_7_0 ,
    SHAMTSel,
    \PCIn_reg[8]_i_7_0 ,
    q_i_2__14,
    q_i_2__12,
    q_i_2__14_0,
    \PCIn_reg[20]_i_3 ,
    \PCIn_reg[28]_i_3 ,
    \PCIn_reg[20]_i_7_1 ,
    \PCIn_reg[20]_i_7_2 ,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output [0:0]q_reg_1;
  output [1:0]L_4;
  output [0:0]L_3;
  output q_reg_2;
  output q_reg_3;
  output [0:0]DI;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input [1:0]p_1_in;
  input \PCIn_reg[20]_i_7_0 ;
  input SHAMTSel;
  input \PCIn_reg[8]_i_7_0 ;
  input q_i_2__14;
  input [2:0]q_i_2__12;
  input q_i_2__14_0;
  input \PCIn_reg[20]_i_3 ;
  input [2:0]\PCIn_reg[28]_i_3 ;
  input [1:0]\PCIn_reg[20]_i_7_1 ;
  input \PCIn_reg[20]_i_7_2 ;
  input ALUSrcA;
  input [0:0]PCOut;

  wire [4:4]\ALUComponent/L_2 ;
  wire ALUSrcA;
  wire Clock;
  wire [0:0]DI;
  wire [0:0]DataIn;
  wire [0:0]L_3;
  wire [1:0]L_4;
  wire \PCIn_reg[12]_i_9_n_0 ;
  wire \PCIn_reg[20]_i_3 ;
  wire \PCIn_reg[20]_i_7_0 ;
  wire [1:0]\PCIn_reg[20]_i_7_1 ;
  wire \PCIn_reg[20]_i_7_2 ;
  wire [2:0]\PCIn_reg[28]_i_3 ;
  wire \PCIn_reg[8]_i_7_0 ;
  wire [0:0]PCOut;
  wire Reset;
  wire SHAMTSel;
  wire Wr_B;
  wire [1:0]p_1_in;
  wire [2:0]q_i_2__12;
  wire q_i_2__14;
  wire q_i_2__14_0;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_44
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(DI));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[12]_i_7 
       (.I0(\PCIn_reg[12]_i_9_n_0 ),
        .I1(q_i_2__12[0]),
        .I2(q_i_2__14),
        .I3(q_i_2__12[1]),
        .I4(q_i_2__14_0),
        .I5(q_i_2__12[2]),
        .O(L_3));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \PCIn_reg[12]_i_9 
       (.I0(q_reg_0),
        .I1(p_1_in[0]),
        .I2(\PCIn_reg[20]_i_7_0 ),
        .I3(p_1_in[1]),
        .I4(SHAMTSel),
        .I5(\PCIn_reg[8]_i_7_0 ),
        .O(\PCIn_reg[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[20]_i_7 
       (.I0(\ALUComponent/L_2 ),
        .I1(\PCIn_reg[20]_i_3 ),
        .I2(\PCIn_reg[28]_i_3 [0]),
        .I3(q_i_2__14),
        .I4(\PCIn_reg[28]_i_3 [1]),
        .O(L_4[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[28]_i_7 
       (.I0(\ALUComponent/L_2 ),
        .I1(\PCIn_reg[28]_i_3 [0]),
        .I2(\PCIn_reg[20]_i_3 ),
        .I3(\PCIn_reg[28]_i_3 [1]),
        .I4(q_i_2__14),
        .I5(\PCIn_reg[28]_i_3 [2]),
        .O(L_4[1]));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \PCIn_reg[28]_i_9 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[20]_i_7_0 ),
        .I2(q_i_2__14_0),
        .I3(\PCIn_reg[20]_i_7_1 [0]),
        .I4(\PCIn_reg[20]_i_7_2 ),
        .I5(\PCIn_reg[20]_i_7_1 [1]),
        .O(\ALUComponent/L_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PCIn_reg[4]_i_11 
       (.I0(q_reg_0),
        .I1(SHAMTSel),
        .I2(p_1_in[0]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[8]_i_7 
       (.I0(\PCIn_reg[12]_i_9_n_0 ),
        .I1(q_i_2__14),
        .I2(q_i_2__12[0]),
        .I3(q_i_2__14_0),
        .I4(q_i_2__12[1]),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_4__34
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_3));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1096
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_58
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__55
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1097
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_57
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__54
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1098
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_68
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__53
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1099
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_67
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__52
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_110
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__15,
    data26,
    q_reg_i_5__15_0,
    data27,
    q_reg_i_5__47,
    q_reg_i_5__47_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__15;
  input [0:0]data26;
  input q_reg_i_5__15_0;
  input [0:0]data27;
  input q_reg_i_5__47;
  input q_reg_i_5__47_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__15;
  wire q_reg_i_5__15_0;
  wire q_reg_i_5__47;
  wire q_reg_i_5__47_0;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__16
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__15),
        .I3(data26),
        .I4(q_reg_i_5__15_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__48
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__47),
        .I3(data26),
        .I4(q_reg_i_5__47_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1100
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_66
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__51
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1101
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_65
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__50
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1102
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_76
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__49
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1103
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_75
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__48
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1104
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_74
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__47
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1105
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_73
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__46
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1106
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    L_4,
    q_reg_3,
    DI,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    \PCIn_reg[17]_i_7_0 ,
    \PCIn_reg[17]_i_7_1 ,
    \PCIn_reg[17]_i_7_2 ,
    \PCIn_reg[17]_i_7_3 ,
    p_1_in,
    SHAMTSel,
    A,
    \PCIn_reg[17]_i_3 ,
    \PCIn_reg[25]_i_3 ,
    \PCIn_reg[17]_i_3_0 ,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [1:0]q_reg_2;
  output [1:0]L_4;
  output q_reg_3;
  output [0:0]DI;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input \PCIn_reg[17]_i_7_0 ;
  input \PCIn_reg[17]_i_7_1 ;
  input \PCIn_reg[17]_i_7_2 ;
  input \PCIn_reg[17]_i_7_3 ;
  input [1:0]p_1_in;
  input SHAMTSel;
  input [0:0]A;
  input \PCIn_reg[17]_i_3 ;
  input [5:0]\PCIn_reg[25]_i_3 ;
  input \PCIn_reg[17]_i_3_0 ;
  input ALUSrcA;
  input [0:0]PCOut;

  wire [0:0]A;
  wire ALUSrcA;
  wire Clock;
  wire [0:0]DI;
  wire [0:0]DataIn;
  wire [1:0]L_4;
  wire \PCIn_reg[17]_i_3 ;
  wire \PCIn_reg[17]_i_3_0 ;
  wire \PCIn_reg[17]_i_7_0 ;
  wire \PCIn_reg[17]_i_7_1 ;
  wire \PCIn_reg[17]_i_7_2 ;
  wire \PCIn_reg[17]_i_7_3 ;
  wire \PCIn_reg[24]_i_9_n_0 ;
  wire [5:0]\PCIn_reg[25]_i_3 ;
  wire \PCIn_reg[25]_i_9_n_0 ;
  wire [0:0]PCOut;
  wire Reset;
  wire SHAMTSel;
  wire Wr_B;
  wire [1:0]p_1_in;
  wire q_reg_0;
  wire q_reg_1;
  wire [1:0]q_reg_2;
  wire q_reg_3;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_43
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(DI));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[16]_i_7 
       (.I0(\PCIn_reg[24]_i_9_n_0 ),
        .I1(\PCIn_reg[17]_i_3 ),
        .I2(\PCIn_reg[25]_i_3 [0]),
        .I3(\PCIn_reg[17]_i_3_0 ),
        .I4(\PCIn_reg[25]_i_3 [2]),
        .O(q_reg_2[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \PCIn_reg[17]_i_7 
       (.I0(\PCIn_reg[25]_i_9_n_0 ),
        .I1(\PCIn_reg[17]_i_3 ),
        .I2(\PCIn_reg[25]_i_3 [1]),
        .I3(\PCIn_reg[17]_i_3_0 ),
        .I4(\PCIn_reg[25]_i_3 [3]),
        .O(q_reg_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[24]_i_7 
       (.I0(\PCIn_reg[24]_i_9_n_0 ),
        .I1(\PCIn_reg[25]_i_3 [0]),
        .I2(\PCIn_reg[17]_i_3 ),
        .I3(\PCIn_reg[25]_i_3 [2]),
        .I4(\PCIn_reg[17]_i_3_0 ),
        .I5(\PCIn_reg[25]_i_3 [4]),
        .O(L_4[0]));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \PCIn_reg[24]_i_9 
       (.I0(q_reg_1),
        .I1(\PCIn_reg[17]_i_7_0 ),
        .I2(p_1_in[0]),
        .I3(SHAMTSel),
        .I4(A),
        .I5(\PCIn_reg[17]_i_7_3 ),
        .O(\PCIn_reg[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[25]_i_7 
       (.I0(\PCIn_reg[25]_i_9_n_0 ),
        .I1(\PCIn_reg[25]_i_3 [1]),
        .I2(\PCIn_reg[17]_i_3 ),
        .I3(\PCIn_reg[25]_i_3 [3]),
        .I4(\PCIn_reg[17]_i_3_0 ),
        .I5(\PCIn_reg[25]_i_3 [5]),
        .O(L_4[1]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \PCIn_reg[25]_i_9 
       (.I0(q_reg_1),
        .I1(\PCIn_reg[17]_i_7_0 ),
        .I2(\PCIn_reg[17]_i_7_1 ),
        .I3(\PCIn_reg[17]_i_7_2 ),
        .I4(\PCIn_reg[17]_i_7_3 ),
        .O(\PCIn_reg[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PCIn_reg[4]_i_10 
       (.I0(q_reg_0),
        .I1(SHAMTSel),
        .I2(p_1_in[1]),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__64
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_3));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1107
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_20
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__45
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1108
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_19
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__44
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1109
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_18
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__43
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_111
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__16,
    data26,
    q_reg_i_5__16_0,
    data27,
    q_reg_i_5__48,
    q_reg_i_5__48_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__16;
  input [0:0]data26;
  input q_reg_i_5__16_0;
  input [0:0]data27;
  input q_reg_i_5__48;
  input q_reg_i_5__48_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__16;
  wire q_reg_i_5__16_0;
  wire q_reg_i_5__48;
  wire q_reg_i_5__48_0;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__17
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__16),
        .I3(data26),
        .I4(q_reg_i_5__16_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__49
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__48),
        .I3(data26),
        .I4(q_reg_i_5__48_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1110
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_17
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__42
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1111
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_28
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__41
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1112
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_27
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__40
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1113
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_26
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__39
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1114
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_25
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__38
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1115
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_36
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__37
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1116
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_35
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__36
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1117
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    R_2,
    q_reg_11,
    q_reg_12,
    DI,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    q_i_2__16,
    q_i_4__5,
    q_i_2__16_0,
    q_i_4__5_0,
    \PCIn_reg[6]_i_3 ,
    p_1_in,
    q_i_2__10,
    SHAMTSel,
    q_i_2__24,
    \PCIn_reg[7]_i_3 ,
    \PCIn_reg[6]_i_3_0 ,
    q_i_2__28,
    q_i_4__5_1,
    q_i_4__5_2,
    q_i_4__5_3,
    \PCIn_reg[13]_i_6 ,
    \PCIn_reg[19]_i_3 ,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output [2:0]q_reg_7;
  output q_reg_8;
  output [1:0]q_reg_9;
  output [0:0]q_reg_10;
  output [0:0]R_2;
  output [0:0]q_reg_11;
  output q_reg_12;
  output [0:0]DI;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input q_i_2__16;
  input q_i_4__5;
  input q_i_2__16_0;
  input q_i_4__5_0;
  input \PCIn_reg[6]_i_3 ;
  input [1:0]p_1_in;
  input [2:0]q_i_2__10;
  input SHAMTSel;
  input q_i_2__24;
  input [8:0]\PCIn_reg[7]_i_3 ;
  input \PCIn_reg[6]_i_3_0 ;
  input [3:0]q_i_2__28;
  input [0:0]q_i_4__5_1;
  input q_i_4__5_2;
  input q_i_4__5_3;
  input [0:0]\PCIn_reg[13]_i_6 ;
  input [1:0]\PCIn_reg[19]_i_3 ;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DI;
  wire [0:0]DataIn;
  wire [0:0]\PCIn_reg[13]_i_6 ;
  wire [1:0]\PCIn_reg[19]_i_3 ;
  wire \PCIn_reg[6]_i_3 ;
  wire \PCIn_reg[6]_i_3_0 ;
  wire [8:0]\PCIn_reg[7]_i_3 ;
  wire [0:0]PCOut;
  wire [0:0]R_2;
  wire Reset;
  wire SHAMTSel;
  wire Wr_B;
  wire [1:0]p_1_in;
  wire [2:0]q_i_2__10;
  wire q_i_2__16;
  wire q_i_2__16_0;
  wire q_i_2__24;
  wire [3:0]q_i_2__28;
  wire q_i_4__5;
  wire q_i_4__5_0;
  wire [0:0]q_i_4__5_1;
  wire q_i_4__5_2;
  wire q_i_4__5_3;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_10;
  wire [0:0]q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [2:0]q_reg_7;
  wire q_reg_8;
  wire [1:0]q_reg_9;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_42
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(DI));
  LUT5 #(
    .INIT(32'h00000010)) 
    \PCIn_reg[0]_i_5 
       (.I0(q_reg_2),
        .I1(q_i_4__5),
        .I2(q_i_2__16_0),
        .I3(q_i_4__5_0),
        .I4(\PCIn_reg[6]_i_3 ),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'hCD00DD55CD008800)) 
    \PCIn_reg[13]_i_8 
       (.I0(q_reg_2),
        .I1(q_i_4__5_1),
        .I2(q_i_4__5),
        .I3(q_i_4__5_2),
        .I4(q_i_4__5_0),
        .I5(\PCIn_reg[13]_i_6 ),
        .O(q_reg_10));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \PCIn_reg[19]_i_7 
       (.I0(q_reg_2),
        .I1(q_i_2__10[1]),
        .I2(\PCIn_reg[6]_i_3_0 ),
        .I3(\PCIn_reg[19]_i_3 [0]),
        .I4(\PCIn_reg[6]_i_3 ),
        .I5(\PCIn_reg[19]_i_3 [1]),
        .O(q_reg_11));
  LUT6 #(
    .INIT(64'h0000000000005404)) 
    \PCIn_reg[1]_i_5 
       (.I0(q_reg_2),
        .I1(q_i_2__16),
        .I2(q_i_4__5),
        .I3(q_i_2__16_0),
        .I4(q_i_4__5_0),
        .I5(\PCIn_reg[6]_i_3 ),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hF0F10000)) 
    \PCIn_reg[23]_i_8 
       (.I0(q_reg_2),
        .I1(q_i_4__5_0),
        .I2(q_i_4__5_1),
        .I3(q_i_4__5),
        .I4(q_i_4__5_2),
        .O(R_2));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PCIn_reg[29]_i_8 
       (.I0(q_reg_0),
        .I1(SHAMTSel),
        .I2(p_1_in[0]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \PCIn_reg[2]_i_7 
       (.I0(q_reg_0),
        .I1(p_1_in[0]),
        .I2(q_i_2__10[0]),
        .I3(p_1_in[1]),
        .I4(SHAMTSel),
        .I5(q_i_2__24),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hCD00CD05CD00C800)) 
    \PCIn_reg[30]_i_8 
       (.I0(q_reg_2),
        .I1(q_i_4__5_1),
        .I2(q_i_4__5_0),
        .I3(q_i_4__5_2),
        .I4(q_i_4__5),
        .I5(q_i_4__5_3),
        .O(q_reg_8));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \PCIn_reg[3]_i_7 
       (.I0(q_reg_0),
        .I1(p_1_in[0]),
        .I2(q_i_2__10[1]),
        .I3(p_1_in[1]),
        .I4(SHAMTSel),
        .I5(q_i_2__24),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \PCIn_reg[4]_i_7 
       (.I0(q_i_2__10[2]),
        .I1(q_reg_2),
        .I2(q_i_4__5_0),
        .I3(q_i_2__16_0),
        .I4(q_i_4__5),
        .I5(\PCIn_reg[6]_i_3 ),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[5]_i_6 
       (.I0(q_reg_10),
        .I1(\PCIn_reg[7]_i_3 [6]),
        .I2(\PCIn_reg[6]_i_3_0 ),
        .I3(\PCIn_reg[7]_i_3 [3]),
        .I4(\PCIn_reg[6]_i_3 ),
        .I5(\PCIn_reg[7]_i_3 [0]),
        .O(q_reg_7[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[6]_i_6 
       (.I0(q_reg_8),
        .I1(\PCIn_reg[7]_i_3 [7]),
        .I2(\PCIn_reg[6]_i_3_0 ),
        .I3(\PCIn_reg[7]_i_3 [4]),
        .I4(\PCIn_reg[6]_i_3 ),
        .I5(\PCIn_reg[7]_i_3 [1]),
        .O(q_reg_7[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \PCIn_reg[7]_i_6 
       (.I0(R_2),
        .I1(\PCIn_reg[7]_i_3 [8]),
        .I2(\PCIn_reg[6]_i_3_0 ),
        .I3(\PCIn_reg[7]_i_3 [5]),
        .I4(\PCIn_reg[6]_i_3 ),
        .I5(\PCIn_reg[7]_i_3 [2]),
        .O(q_reg_7[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__63
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__15
       (.I0(R_2),
        .I1(\PCIn_reg[6]_i_3 ),
        .I2(q_i_2__28[3]),
        .I3(q_reg_2),
        .I4(q_i_2__28[1]),
        .O(q_reg_9[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_4__4
       (.I0(q_reg_8),
        .I1(\PCIn_reg[6]_i_3 ),
        .I2(q_i_2__28[2]),
        .I3(q_reg_2),
        .I4(q_i_2__28[0]),
        .O(q_reg_9[0]));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1118
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_34
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__35
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1119
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_33
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_2__35
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_112
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__17,
    data26,
    q_reg_i_5__17_0,
    data27,
    q_reg_i_5__49,
    q_reg_i_5__49_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__17;
  input [0:0]data26;
  input q_reg_i_5__17_0;
  input [0:0]data27;
  input q_reg_i_5__49;
  input q_reg_i_5__49_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__17;
  wire q_reg_i_5__17_0;
  wire q_reg_i_5__49;
  wire q_reg_i_5__49_0;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__18
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__17),
        .I3(data26),
        .I4(q_reg_i_5__17_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__50
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__49),
        .I3(data26),
        .I4(q_reg_i_5__49_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1120
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    DI,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    \PCIn_reg[12]_i_1 ,
    L_3,
    q_reg_7,
    ArithR,
    q_reg_8,
    \PCIn_reg[15]_i_3 ,
    q_i_2__12_0,
    q_i_2__12_1,
    q_i_2__12_2,
    q_i_2__12_3,
    q_i_2__30,
    q_i_2__30_0,
    SHAMTSel,
    p_1_in,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  output q_reg_3;
  output [0:0]q_reg_4;
  output [0:0]q_reg_5;
  output q_reg_6;
  output [0:0]DI;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input [2:0]\PCIn_reg[12]_i_1 ;
  input [0:0]L_3;
  input q_reg_7;
  input [0:0]ArithR;
  input [0:0]q_reg_8;
  input [3:0]\PCIn_reg[15]_i_3 ;
  input q_i_2__12_0;
  input q_i_2__12_1;
  input [1:0]q_i_2__12_2;
  input q_i_2__12_3;
  input q_i_2__30;
  input q_i_2__30_0;
  input SHAMTSel;
  input [0:0]p_1_in;
  input ALUSrcA;
  input [0:0]PCOut;

  wire [28:28]\ALUComponent/R_3 ;
  wire [12:12]\ALUComponent/R_4 ;
  wire ALUSrcA;
  wire [0:0]ArithR;
  wire Clock;
  wire [0:0]DI;
  wire [0:0]DataIn;
  wire [0:0]L_3;
  wire [2:0]\PCIn_reg[12]_i_1 ;
  wire [3:0]\PCIn_reg[15]_i_3 ;
  wire [0:0]PCOut;
  wire Reset;
  wire SHAMTSel;
  wire Wr_B;
  wire [0:0]p_1_in;
  wire q_i_2__12_0;
  wire q_i_2__12_1;
  wire [1:0]q_i_2__12_2;
  wire q_i_2__12_3;
  wire q_i_2__30;
  wire q_i_2__30_0;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire [0:0]q_reg_4;
  wire [0:0]q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire [0:0]q_reg_8;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_41
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(DI));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \PCIn_reg[12]_i_3 
       (.I0(\ALUComponent/R_4 ),
        .I1(\PCIn_reg[12]_i_1 [1]),
        .I2(L_3),
        .I3(q_reg_7),
        .I4(\PCIn_reg[12]_i_1 [2]),
        .I5(ArithR),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[12]_i_6 
       (.I0(\ALUComponent/R_3 ),
        .I1(q_reg_7),
        .I2(\PCIn_reg[15]_i_3 [2]),
        .I3(q_reg_3),
        .I4(\PCIn_reg[15]_i_3 [0]),
        .O(\ALUComponent/R_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[15]_i_6 
       (.I0(q_reg_5),
        .I1(q_reg_7),
        .I2(\PCIn_reg[15]_i_3 [3]),
        .I3(q_reg_3),
        .I4(\PCIn_reg[15]_i_3 [1]),
        .O(q_reg_4));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    q_i_2__12
       (.I0(\ALUComponent/R_3 ),
        .I1(q_reg_8),
        .I2(\PCIn_reg[12]_i_1 [1]),
        .I3(L_3),
        .I4(q_reg_7),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__62
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'hFF00FF0100000000)) 
    q_i_4__16
       (.I0(q_reg_3),
        .I1(q_i_2__12_1),
        .I2(q_i_2__12_3),
        .I3(\PCIn_reg[12]_i_1 [0]),
        .I4(q_i_2__30),
        .I5(q_i_2__30_0),
        .O(q_reg_5));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    q_i_4__7
       (.I0(q_reg_3),
        .I1(q_i_2__12_0),
        .I2(q_i_2__12_1),
        .I3(q_i_2__12_2[1]),
        .I4(q_i_2__12_3),
        .I5(q_i_2__12_2[0]),
        .O(\ALUComponent/R_3 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_6__72
       (.I0(q_reg_0),
        .I1(SHAMTSel),
        .I2(p_1_in),
        .O(q_reg_3));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1121
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    PCEn_i_5,
    PCEn_i_8,
    q_reg_3,
    PCEn_i_6,
    PCEn_i_6_0,
    q_reg_4,
    q_reg_5,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    \PCIn_reg[26]_i_3 ,
    \PCIn_reg[26]_i_3_0 ,
    \PCIn_reg[27]_i_3 ,
    \PCIn_reg[26]_i_3_1 ,
    \PCIn_reg[22]_i_3 ,
    \PCIn_reg[23]_i_3 ,
    A,
    SHAMTSel,
    p_1_in,
    \PCIn_reg[20]_i_1 ,
    L_4,
    ArithR,
    L_3,
    q_reg_6,
    R_2,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output [6:0]q_reg_1;
  output q_reg_2;
  output PCEn_i_5;
  output PCEn_i_8;
  output [0:0]q_reg_3;
  output PCEn_i_6;
  output PCEn_i_6_0;
  output q_reg_4;
  output [0:0]q_reg_5;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input \PCIn_reg[26]_i_3 ;
  input \PCIn_reg[26]_i_3_0 ;
  input [7:0]\PCIn_reg[27]_i_3 ;
  input \PCIn_reg[26]_i_3_1 ;
  input [0:0]\PCIn_reg[22]_i_3 ;
  input [3:0]\PCIn_reg[23]_i_3 ;
  input [0:0]A;
  input SHAMTSel;
  input [1:0]p_1_in;
  input [1:0]\PCIn_reg[20]_i_1 ;
  input [3:0]L_4;
  input [3:0]ArithR;
  input [0:0]L_3;
  input [0:0]q_reg_6;
  input [0:0]R_2;
  input ALUSrcA;
  input [0:0]PCOut;

  wire [0:0]A;
  wire [28:20]\ALUComponent/R_4 ;
  wire ALUSrcA;
  wire [3:0]ArithR;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]L_3;
  wire [3:0]L_4;
  wire PCEn_i_5;
  wire PCEn_i_6;
  wire PCEn_i_6_0;
  wire PCEn_i_8;
  wire [1:0]\PCIn_reg[20]_i_1 ;
  wire [0:0]\PCIn_reg[22]_i_3 ;
  wire [3:0]\PCIn_reg[23]_i_3 ;
  wire \PCIn_reg[26]_i_3 ;
  wire \PCIn_reg[26]_i_3_0 ;
  wire \PCIn_reg[26]_i_3_1 ;
  wire [7:0]\PCIn_reg[27]_i_3 ;
  wire [0:0]PCOut;
  wire [0:0]R_2;
  wire Reset;
  wire SHAMTSel;
  wire Wr_B;
  wire [1:0]p_1_in;
  wire q_reg_0;
  wire [6:0]q_reg_1;
  wire q_reg_2;
  wire [0:0]q_reg_3;
  wire q_reg_4;
  wire [0:0]q_reg_5;
  wire [0:0]q_reg_6;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_52
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PCIn_reg[15]_i_8 
       (.I0(q_reg_0),
        .I1(SHAMTSel),
        .I2(p_1_in[1]),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[20]_i_3 
       (.I0(\ALUComponent/R_4 [20]),
        .I1(\PCIn_reg[20]_i_1 [0]),
        .I2(L_4[0]),
        .I3(\PCIn_reg[20]_i_1 [1]),
        .I4(ArithR[0]),
        .O(PCEn_i_5));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \PCIn_reg[20]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_1 ),
        .I3(\PCIn_reg[27]_i_3 [4]),
        .I4(\PCIn_reg[26]_i_3_0 ),
        .I5(\PCIn_reg[23]_i_3 [0]),
        .O(\ALUComponent/R_4 [20]));
  LUT6 #(
    .INIT(64'hCDC8DDDDCDC88888)) 
    \PCIn_reg[21]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_1 ),
        .I3(\PCIn_reg[27]_i_3 [5]),
        .I4(\PCIn_reg[26]_i_3_0 ),
        .I5(\PCIn_reg[23]_i_3 [1]),
        .O(q_reg_1[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[22]_i_6 
       (.I0(\PCIn_reg[26]_i_3 ),
        .I1(q_reg_2),
        .I2(\PCIn_reg[22]_i_3 ),
        .I3(\PCIn_reg[26]_i_3_0 ),
        .I4(\PCIn_reg[23]_i_3 [2]),
        .O(q_reg_1[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \PCIn_reg[23]_i_6 
       (.I0(\PCIn_reg[26]_i_3 ),
        .I1(q_reg_2),
        .I2(R_2),
        .I3(\PCIn_reg[26]_i_3_0 ),
        .I4(\PCIn_reg[23]_i_3 [3]),
        .O(q_reg_1[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[24]_i_3 
       (.I0(\ALUComponent/R_4 [24]),
        .I1(\PCIn_reg[20]_i_1 [0]),
        .I2(L_4[1]),
        .I3(\PCIn_reg[20]_i_1 [1]),
        .I4(ArithR[1]),
        .O(PCEn_i_6));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \PCIn_reg[24]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_0 ),
        .I3(\PCIn_reg[27]_i_3 [4]),
        .I4(\PCIn_reg[26]_i_3_1 ),
        .I5(\PCIn_reg[27]_i_3 [0]),
        .O(\ALUComponent/R_4 [24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[25]_i_3 
       (.I0(\ALUComponent/R_4 [25]),
        .I1(\PCIn_reg[20]_i_1 [0]),
        .I2(L_4[2]),
        .I3(\PCIn_reg[20]_i_1 [1]),
        .I4(ArithR[2]),
        .O(PCEn_i_6_0));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \PCIn_reg[25]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_0 ),
        .I3(\PCIn_reg[27]_i_3 [5]),
        .I4(\PCIn_reg[26]_i_3_1 ),
        .I5(\PCIn_reg[27]_i_3 [1]),
        .O(\ALUComponent/R_4 [25]));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \PCIn_reg[26]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_0 ),
        .I3(\PCIn_reg[27]_i_3 [6]),
        .I4(\PCIn_reg[26]_i_3_1 ),
        .I5(\PCIn_reg[27]_i_3 [2]),
        .O(q_reg_1[3]));
  LUT6 #(
    .INIT(64'hCDC8CDCDCDC8C8C8)) 
    \PCIn_reg[27]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(\PCIn_reg[26]_i_3_0 ),
        .I3(\PCIn_reg[27]_i_3 [7]),
        .I4(\PCIn_reg[26]_i_3_1 ),
        .I5(\PCIn_reg[27]_i_3 [3]),
        .O(q_reg_1[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \PCIn_reg[28]_i_3 
       (.I0(\ALUComponent/R_4 [28]),
        .I1(\PCIn_reg[20]_i_1 [0]),
        .I2(L_4[3]),
        .I3(\PCIn_reg[20]_i_1 [1]),
        .I4(ArithR[3]),
        .O(PCEn_i_8));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \PCIn_reg[28]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3_0 ),
        .I2(\PCIn_reg[26]_i_3 ),
        .I3(\PCIn_reg[26]_i_3_1 ),
        .I4(\PCIn_reg[27]_i_3 [4]),
        .O(\ALUComponent/R_4 [28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \PCIn_reg[29]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3_0 ),
        .I2(\PCIn_reg[26]_i_3 ),
        .I3(\PCIn_reg[26]_i_3_1 ),
        .I4(\PCIn_reg[27]_i_3 [5]),
        .O(q_reg_1[5]));
  LUT6 #(
    .INIT(64'hCDCCCDDDC8CCC888)) 
    \PCIn_reg[30]_i_6 
       (.I0(q_reg_2),
        .I1(\PCIn_reg[26]_i_3 ),
        .I2(A),
        .I3(SHAMTSel),
        .I4(p_1_in[0]),
        .I5(\PCIn_reg[22]_i_3 ),
        .O(q_reg_1[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    q_i_2__11
       (.I0(\ALUComponent/R_4 [28]),
        .I1(\PCIn_reg[20]_i_1 [0]),
        .I2(L_3),
        .I3(q_reg_2),
        .I4(q_reg_6),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__61
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_4));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1122
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_51
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__60
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1123
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_50
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__59
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1124
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_49
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__58
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1125
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_60
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__57
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1126
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    Wr_B,
    DataIn,
    Clock,
    Reset,
    ALUSrcA,
    PCOut);
  output q_reg_0;
  output q_reg_1;
  output [0:0]q_reg_2;
  input Wr_B;
  input [0:0]DataIn;
  input Clock;
  input Reset;
  input ALUSrcA;
  input [0:0]PCOut;

  wire ALUSrcA;
  wire Clock;
  wire [0:0]DataIn;
  wire [0:0]PCOut;
  wire Reset;
  wire Wr_B;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;

  LUT3 #(
    .INIT(8'hB8)) 
    PCEn_i_59
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__56
       (.I0(q_reg_0),
        .I1(ALUSrcA),
        .I2(PCOut),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(Wr_B),
        .CLR(Reset),
        .D(DataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1127
   (q,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1128
   (q_reg_0,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q_reg_0;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1129
   (q_reg_0,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q_reg_0;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_113
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__18,
    data26,
    q_reg_i_5__18_0,
    data27,
    q_reg_i_5__50,
    q_reg_i_5__50_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__18;
  input [0:0]data26;
  input q_reg_i_5__18_0;
  input [0:0]data27;
  input q_reg_i_5__50;
  input q_reg_i_5__50_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__18;
  wire q_reg_i_5__18_0;
  wire q_reg_i_5__50;
  wire q_reg_i_5__50_0;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__19
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__18),
        .I3(data26),
        .I4(q_reg_i_5__18_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__51
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__50),
        .I3(data26),
        .I4(q_reg_i_5__50_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1130
   (q_reg_0,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q_reg_0;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1131
   (q_reg_0,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q_reg_0;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1132
   (q_reg_0,
    WrCLO,
    CLOResult,
    Clock,
    Reset);
  output q_reg_0;
  input WrCLO;
  input [0:0]CLOResult;
  input Clock;
  input Reset;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire WrCLO;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrCLO),
        .CLR(Reset),
        .D(CLOResult),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1133
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1134
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1135
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1136
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1137
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1138
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1139
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_114
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__32,
    q_reg_i_5__32_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__32;
  input q_reg_i_5__32_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__32;
  wire q_reg_i_5__32_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__1
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__33
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__32),
        .I3(data26),
        .I4(q_reg_i_5__32_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1140
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1141
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1142
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1143
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1144
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1145
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1146
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1147
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1148
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1149
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_115
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__19,
    data26,
    q_reg_i_5__19_0,
    data27,
    q_reg_i_5__51,
    q_reg_i_5__51_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__19;
  input [0:0]data26;
  input q_reg_i_5__19_0;
  input [0:0]data27;
  input q_reg_i_5__51;
  input q_reg_i_5__51_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__19;
  wire q_reg_i_5__19_0;
  wire q_reg_i_5__51;
  wire q_reg_i_5__51_0;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__20
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__19),
        .I3(data26),
        .I4(q_reg_i_5__19_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__52
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__51),
        .I3(data26),
        .I4(q_reg_i_5__51_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1150
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1151
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1152
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1153
   (PCOut,
    q_reg_0,
    q_reg_1,
    Q,
    Clock,
    Reset,
    \PCIn_reg[28]_i_1 );
  output [0:0]PCOut;
  output q_reg_0;
  input q_reg_1;
  input [0:0]Q;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[28]_i_1 ;

  wire Clock;
  wire [0:0]\PCIn_reg[28]_i_1 ;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[28]_i_5 
       (.I0(PCOut),
        .I1(\PCIn_reg[28]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_1),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1154
   (PCOut,
    q_reg_0,
    q_reg_1,
    Q,
    Clock,
    Reset,
    \PCIn_reg[29]_i_1 );
  output [0:0]PCOut;
  output q_reg_0;
  input q_reg_1;
  input [0:0]Q;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[29]_i_1 ;

  wire Clock;
  wire [0:0]\PCIn_reg[29]_i_1 ;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[29]_i_5 
       (.I0(PCOut),
        .I1(\PCIn_reg[29]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_1),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1155
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1156
   (PCOut,
    q_reg_0,
    q_reg_1,
    Q,
    Clock,
    Reset,
    \PCIn_reg[30]_i_1 );
  output [0:0]PCOut;
  output q_reg_0;
  input q_reg_1;
  input [0:0]Q;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[30]_i_1 ;

  wire Clock;
  wire [0:0]\PCIn_reg[30]_i_1 ;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[30]_i_5 
       (.I0(PCOut),
        .I1(\PCIn_reg[30]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_1),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1157
   (PCOut,
    PCEn_i_13_0,
    PCEn_i_16_0,
    PCEn_i_7_0,
    PCEn_i_10_0,
    q_reg_0,
    q_reg_1,
    Q,
    Clock,
    Reset,
    ArithR,
    \PCIn_reg[31]_i_1 );
  output [0:0]PCOut;
  output PCEn_i_13_0;
  output PCEn_i_16_0;
  output PCEn_i_7_0;
  output PCEn_i_10_0;
  output q_reg_0;
  input q_reg_1;
  input [0:0]Q;
  input Clock;
  input Reset;
  input [31:0]ArithR;
  input [0:0]\PCIn_reg[31]_i_1 ;

  wire [31:0]ArithR;
  wire Clock;
  wire PCEn_i_10_0;
  wire PCEn_i_10_n_0;
  wire PCEn_i_13_0;
  wire PCEn_i_13_n_0;
  wire PCEn_i_16_0;
  wire PCEn_i_16_n_0;
  wire PCEn_i_7_0;
  wire PCEn_i_7_n_0;
  wire [0:0]\PCIn_reg[31]_i_1 ;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    PCEn_i_1
       (.I0(ArithR[22]),
        .I1(ArithR[21]),
        .I2(ArithR[24]),
        .I3(ArithR[23]),
        .I4(PCEn_i_7_n_0),
        .O(PCEn_i_7_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PCEn_i_10
       (.I0(ArithR[27]),
        .I1(ArithR[28]),
        .I2(ArithR[25]),
        .I3(ArithR[26]),
        .O(PCEn_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PCEn_i_13
       (.I0(ArithR[3]),
        .I1(ArithR[4]),
        .I2(ArithR[1]),
        .I3(ArithR[2]),
        .O(PCEn_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PCEn_i_16
       (.I0(ArithR[11]),
        .I1(ArithR[12]),
        .I2(ArithR[9]),
        .I3(ArithR[10]),
        .O(PCEn_i_16_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    PCEn_i_2
       (.I0(ArithR[30]),
        .I1(ArithR[29]),
        .I2(ArithR[0]),
        .I3(ArithR[31]),
        .I4(PCEn_i_10_n_0),
        .O(PCEn_i_10_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    PCEn_i_3
       (.I0(ArithR[6]),
        .I1(ArithR[5]),
        .I2(ArithR[8]),
        .I3(ArithR[7]),
        .I4(PCEn_i_13_n_0),
        .O(PCEn_i_13_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    PCEn_i_4
       (.I0(ArithR[14]),
        .I1(ArithR[13]),
        .I2(ArithR[16]),
        .I3(ArithR[15]),
        .I4(PCEn_i_16_n_0),
        .O(PCEn_i_16_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    PCEn_i_7
       (.I0(ArithR[19]),
        .I1(ArithR[20]),
        .I2(ArithR[17]),
        .I3(ArithR[18]),
        .O(PCEn_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[31]_i_7 
       (.I0(PCOut),
        .I1(\PCIn_reg[31]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_1),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1158
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1159
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_116
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__20,
    data26,
    q_reg_i_5__20_0,
    data27,
    r2,
    q_reg_i_5__52);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__20;
  input [0:0]data26;
  input q_reg_i_5__20_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__52;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__20;
  wire q_reg_i_5__20_0;
  wire q_reg_i_5__52;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__21
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__20),
        .I3(data26),
        .I4(q_reg_i_5__20_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__53
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__52),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1160
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1161
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1162
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1163
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1164
   (PCOut,
    q_reg_0,
    Q,
    Clock,
    Reset);
  output [0:0]PCOut;
  input q_reg_0;
  input [0:0]Q;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]PCOut;
  wire [0:0]Q;
  wire Reset;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(q_reg_0),
        .CLR(Reset),
        .D(Q),
        .Q(PCOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1165
   (MultOut,
    prod_wr,
    O,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]O;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]O;
  wire prod_wr;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(O),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1166
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1167
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1168
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1169
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_117
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__21,
    data26,
    q_reg_i_5__21_0,
    data27,
    r2,
    q_reg_i_5__53);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__21;
  input [0:0]data26;
  input q_reg_i_5__21_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__53;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__21;
  wire q_reg_i_5__21_0;
  wire q_reg_i_5__53;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__22
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__21),
        .I3(data26),
        .I4(q_reg_i_5__21_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__54
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__53),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1170
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1171
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1172
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1173
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1174
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1175
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1176
   (MultOut,
    prod_wr,
    O,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]O;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]O;
  wire prod_wr;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(O),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1177
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1178
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1179
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_118
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__22,
    data26,
    q_reg_i_5__22_0,
    data27,
    r2,
    q_reg_i_5__54);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__22;
  input [0:0]data26;
  input q_reg_i_5__22_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__54;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__22;
  wire q_reg_i_5__22_0;
  wire q_reg_i_5__54;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__23
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__22),
        .I3(data26),
        .I4(q_reg_i_5__22_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__55
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__54),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1180
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1181
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1182
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1183
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1184
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1185
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1186
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1187
   (MultOut,
    prod_wr,
    O,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]O;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]O;
  wire prod_wr;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(O),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1188
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1189
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_119
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__23,
    data26,
    q_reg_i_5__23_0,
    data27,
    r2,
    q_reg_i_5__55);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__23;
  input [0:0]data26;
  input q_reg_i_5__23_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__55;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__23;
  wire q_reg_i_5__23_0;
  wire q_reg_i_5__55;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__24
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__23),
        .I3(data26),
        .I4(q_reg_i_5__23_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__56
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__55),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1190
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1191
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1192
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1193
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1194
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1195
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1196
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1197
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1198
   (MultOut,
    prod_wr,
    O,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]O;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]O;
  wire prod_wr;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(O),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1199
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_120
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__24,
    data26,
    q_reg_i_5__24_0,
    data27,
    r2,
    q_reg_i_5__56);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__24;
  input [0:0]data26;
  input q_reg_i_5__24_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__56;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__24;
  wire q_reg_i_5__24_0;
  wire q_reg_i_5__56;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__25
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__24),
        .I3(data26),
        .I4(q_reg_i_5__24_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__57
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__56),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1200
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1201
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1202
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1203
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1204
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1205
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1206
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1207
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1208
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1209
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_121
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__25,
    data26,
    q_reg_i_5__25_0,
    data27,
    r2,
    q_reg_i_5__57);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__25;
  input [0:0]data26;
  input q_reg_i_5__25_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__57;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__25;
  wire q_reg_i_5__25_0;
  wire q_reg_i_5__57;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__26
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__25),
        .I3(data26),
        .I4(q_reg_i_5__25_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__58
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__57),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1210
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1211
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1212
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1213
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1214
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1215
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1216
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1217
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1218
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1219
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_122
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__26,
    data26,
    q_reg_i_5__26_0,
    data27,
    r2,
    q_reg_i_5__58);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__26;
  input [0:0]data26;
  input q_reg_i_5__26_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__58;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__26;
  wire q_reg_i_5__26_0;
  wire q_reg_i_5__58;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__27
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__26),
        .I3(data26),
        .I4(q_reg_i_5__26_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__59
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__58),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1220
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1221
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1222
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1223
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1224
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1225
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1226
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1227
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1228
   (MultOut,
    prod_wr,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]MultOut;
  input prod_wr;
  input [0:0]q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire prod_wr;
  wire [0:0]q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(prod_wr),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(MultOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1229
   (out_multiplier,
    en,
    q_reg_0,
    Clock,
    MultReset);
  output [0:0]out_multiplier;
  input en;
  input q_reg_0;
  input Clock;
  input MultReset;

  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]out_multiplier;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_0),
        .Q(out_multiplier));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_123
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__27,
    data26,
    q_reg_i_5__27_0,
    data27,
    r2,
    q_reg_i_5__59);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__27;
  input [0:0]data26;
  input q_reg_i_5__27_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__59;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__27;
  wire q_reg_i_5__27_0;
  wire q_reg_i_5__59;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__28
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__27),
        .I3(data26),
        .I4(q_reg_i_5__27_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__60
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__59),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1230
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__174
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1231
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__175
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1232
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state[1]_i_3 ,
    en,
    q_reg_2,
    Clock,
    MultReset,
    \FSM_sequential_pr_state[1]_i_3_0 ,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [2:0]\FSM_sequential_pr_state[1]_i_3 ;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input \FSM_sequential_pr_state[1]_i_3_0 ;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire [2:0]\FSM_sequential_pr_state[1]_i_3 ;
  wire \FSM_sequential_pr_state[1]_i_3_0 ;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [12:12]sel0;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_pr_state[1]_i_7 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state[1]_i_3 [2]),
        .I2(\FSM_sequential_pr_state[1]_i_3 [0]),
        .I3(\FSM_sequential_pr_state[1]_i_3 [1]),
        .I4(\FSM_sequential_pr_state[1]_i_3_0 ),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__176
       (.I0(sel0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1233
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__177
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1234
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__178
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1235
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state[1]_i_7 ,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [2:0]\FSM_sequential_pr_state[1]_i_7 ;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire [2:0]\FSM_sequential_pr_state[1]_i_7 ;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [15:15]sel0;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_pr_state[1]_i_9 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state[1]_i_7 [0]),
        .I2(\FSM_sequential_pr_state[1]_i_7 [2]),
        .I3(\FSM_sequential_pr_state[1]_i_7 [1]),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__179
       (.I0(sel0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1236
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__180
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1237
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__181
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1238
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__182
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1239
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__183
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_124
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__28,
    data26,
    q_reg_i_5__28_0,
    data27,
    r2,
    q_reg_i_5__60);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__28;
  input [0:0]data26;
  input q_reg_i_5__28_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__60;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__28;
  wire q_reg_i_5__28_0;
  wire q_reg_i_5__60;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__29
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__28),
        .I3(data26),
        .I4(q_reg_i_5__28_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__61
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__60),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1240
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_2__33
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1241
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state[1]_i_2 ,
    en,
    q_reg_2,
    Clock,
    MultReset,
    \FSM_sequential_pr_state[1]_i_2_0 ,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [2:0]\FSM_sequential_pr_state[1]_i_2 ;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input \FSM_sequential_pr_state[1]_i_2_0 ;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire [2:0]\FSM_sequential_pr_state[1]_i_2 ;
  wire \FSM_sequential_pr_state[1]_i_2_0 ;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [20:20]sel0;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_pr_state[1]_i_5 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state[1]_i_2 [2]),
        .I2(\FSM_sequential_pr_state[1]_i_2 [0]),
        .I3(\FSM_sequential_pr_state[1]_i_2 [1]),
        .I4(\FSM_sequential_pr_state[1]_i_2_0 ),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__184
       (.I0(sel0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1242
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__185
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1243
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__186
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1244
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state[1]_i_5 ,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [2:0]\FSM_sequential_pr_state[1]_i_5 ;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire [2:0]\FSM_sequential_pr_state[1]_i_5 ;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [23:23]sel0;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_pr_state[1]_i_8 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state[1]_i_5 [0]),
        .I2(\FSM_sequential_pr_state[1]_i_5 [2]),
        .I3(\FSM_sequential_pr_state[1]_i_5 [1]),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__187
       (.I0(sel0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1245
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__188
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1246
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__189
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1247
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__190
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1248
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state[1]_i_2 ,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output q_reg_0;
  output q_reg_1;
  input [2:0]\FSM_sequential_pr_state[1]_i_2 ;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire [2:0]\FSM_sequential_pr_state[1]_i_2 ;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [27:27]sel0;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_pr_state[1]_i_4 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state[1]_i_2 [0]),
        .I2(\FSM_sequential_pr_state[1]_i_2 [2]),
        .I3(\FSM_sequential_pr_state[1]_i_2 [1]),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__191
       (.I0(sel0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1249
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__192
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_125
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__33,
    q_reg_i_5__33_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__33;
  input q_reg_i_5__33_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__33;
  wire q_reg_i_5__33_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__2
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__34
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__33),
        .I3(data26),
        .I4(q_reg_i_5__33_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1250
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__193
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1251
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__166
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1252
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__194
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1253
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__195
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1254
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__167
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1255
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__168
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1256
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__169
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1257
   (sel0,
    q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    CO,
    q_reg_4);
  output [0:0]sel0;
  output q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input [0:0]CO;
  input q_reg_4;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sel0;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__170
       (.I0(sel0),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(CO),
        .I4(q_reg_4),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1258
   (q_reg_0,
    q_reg_1,
    D,
    q_reg_2,
    \FSM_sequential_pr_state_reg[1] ,
    en,
    q_reg_3,
    Clock,
    MultReset,
    out_multiplier,
    Q,
    \FSM_sequential_pr_state_reg[1]_0 ,
    \FSM_sequential_pr_state_reg[1]_1 ,
    \FSM_sequential_pr_state[1]_i_2_0 ,
    q_reg_4,
    q_reg_5,
    CO,
    q_reg_6);
  output q_reg_0;
  output q_reg_1;
  output [0:0]D;
  output q_reg_2;
  input [9:0]\FSM_sequential_pr_state_reg[1] ;
  input en;
  input q_reg_3;
  input Clock;
  input MultReset;
  input [0:0]out_multiplier;
  input [1:0]Q;
  input \FSM_sequential_pr_state_reg[1]_0 ;
  input \FSM_sequential_pr_state_reg[1]_1 ;
  input \FSM_sequential_pr_state[1]_i_2_0 ;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input q_reg_6;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]D;
  wire \FSM_sequential_pr_state[1]_i_2_0 ;
  wire \FSM_sequential_pr_state[1]_i_3_n_0 ;
  wire \FSM_sequential_pr_state[1]_i_6_n_0 ;
  wire [9:0]\FSM_sequential_pr_state_reg[1] ;
  wire \FSM_sequential_pr_state_reg[1]_0 ;
  wire \FSM_sequential_pr_state_reg[1]_1 ;
  wire MultReset;
  wire [1:0]Q;
  wire en;
  wire [0:0]out_multiplier;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [7:7]sel0;

  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0B)) 
    \FSM_sequential_pr_state[1]_i_1 
       (.I0(q_reg_1),
        .I1(out_multiplier),
        .I2(MultReset),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_pr_state[1]_i_2 
       (.I0(\FSM_sequential_pr_state[1]_i_3_n_0 ),
        .I1(\FSM_sequential_pr_state_reg[1]_0 ),
        .I2(\FSM_sequential_pr_state_reg[1] [0]),
        .I3(\FSM_sequential_pr_state_reg[1] [8]),
        .I4(\FSM_sequential_pr_state_reg[1] [9]),
        .I5(\FSM_sequential_pr_state_reg[1]_1 ),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_pr_state[1]_i_3 
       (.I0(\FSM_sequential_pr_state[1]_i_6_n_0 ),
        .I1(\FSM_sequential_pr_state_reg[1] [2]),
        .I2(\FSM_sequential_pr_state_reg[1] [1]),
        .I3(\FSM_sequential_pr_state_reg[1] [4]),
        .I4(\FSM_sequential_pr_state_reg[1] [3]),
        .I5(\FSM_sequential_pr_state[1]_i_2_0 ),
        .O(\FSM_sequential_pr_state[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_pr_state[1]_i_6 
       (.I0(sel0),
        .I1(\FSM_sequential_pr_state_reg[1] [5]),
        .I2(\FSM_sequential_pr_state_reg[1] [7]),
        .I3(\FSM_sequential_pr_state_reg[1] [6]),
        .O(\FSM_sequential_pr_state[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    done_reg_i_1
       (.I0(q_reg_1),
        .I1(out_multiplier),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(q_reg_0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__171
       (.I0(sel0),
        .I1(q_reg_4),
        .I2(q_reg_5),
        .I3(CO),
        .I4(q_reg_6),
        .O(q_reg_2));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_3),
        .Q(sel0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1259
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__172
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_126
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__29,
    data26,
    q_reg_i_5__29_0,
    data27,
    r2,
    q_reg_i_5__61);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__29;
  input [0:0]data26;
  input q_reg_i_5__29_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__61;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__29;
  wire q_reg_i_5__29_0;
  wire q_reg_i_5__61;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__30
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__29),
        .I3(data26),
        .I4(q_reg_i_5__29_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__62
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__61),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1260
   (q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    CO,
    q_reg_5);
  output [0:0]q_reg_0;
  output q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input q_reg_5;

  wire [0:0]CO;
  wire Clock;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;

  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    q_i_1__173
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(CO),
        .I4(q_reg_5),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1261
   (sl_map,
    q_reg_0,
    S,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]S;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]S;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(S));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__135
       (.I0(sl_map),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1262
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__1_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__145
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1263
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__1_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__146
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1264
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__2_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__147
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1265
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__2_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__148
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1266
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__2_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__149
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1267
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__2_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__150
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1268
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__3_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__151
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1269
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__3_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__152
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_127
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    q_reg_i_5__30,
    data26,
    q_reg_i_5__30_0,
    data27,
    r2,
    q_reg_i_5__62);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input q_reg_i_5__30;
  input [0:0]data26;
  input q_reg_i_5__30_0;
  input [0:0]data27;
  input [0:0]r2;
  input q_reg_i_5__62;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__30;
  wire q_reg_i_5__30_0;
  wire q_reg_i_5__62;
  wire [0:0]r2;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__31
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__30),
        .I3(data26),
        .I4(q_reg_i_5__30_0),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__63
       (.I0(data24),
        .I1(data25),
        .I2(r2),
        .I3(data26),
        .I4(q_reg_i_5__62),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1270
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__3_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__153
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1271
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__3_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__154
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1272
   (sl_map,
    q_reg_0,
    S,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]S;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]S;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(S));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__136
       (.I0(sl_map),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1273
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__4_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__155
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1274
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__4_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__156
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1275
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__4_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__157
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1276
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__4_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__158
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1277
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__5_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__159
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1278
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__5_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__160
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1279
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__5_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__161
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_128
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__34,
    q_reg_i_5__34_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__34;
  input q_reg_i_5__34_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__34;
  wire q_reg_i_5__34_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__3
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__35
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__34),
        .I3(data26),
        .I4(q_reg_i_5__34_0),
        .I5(data27),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1280
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__5_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__162
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1281
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__6_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__163
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1282
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__6_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__164
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1283
   (sl_map,
    q_reg_0,
    S,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]S;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]S;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(S));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__137
       (.I0(sl_map),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1284
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__6_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__165
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1285
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__6_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__228
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1286
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__7_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__227
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1287
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__7_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__226
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1288
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__7_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__225
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1289
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__7_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__224
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_129
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__35,
    q_reg_i_5__35_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__35;
  input q_reg_i_5__35_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__35;
  wire q_reg_i_5__35_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__36
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__35),
        .I3(data26),
        .I4(q_reg_i_5__35_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__4
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1290
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__8_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__223
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1291
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__8_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__222
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1292
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__8_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__221
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1293
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__8_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__220
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1294
   (sl_map,
    q_reg_0,
    S,
    en,
    q_reg_1,
    Clock,
    MultReset,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]S;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire [0:0]S;
  wire en;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(S));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__138
       (.I0(sl_map),
        .I1(q_reg_2),
        .I2(q_reg_3),
        .I3(q_reg_4),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1295
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__9_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__219
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1296
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__9_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__218
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1297
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__9_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__217
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1298
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__9_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__216
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1299
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__10_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__215
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_130
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__36,
    q_reg_i_5__36_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__36;
  input q_reg_i_5__36_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__36;
  wire q_reg_i_5__36_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__37
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__36),
        .I3(data26),
        .I4(q_reg_i_5__36_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__5
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1300
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__10_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__214
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1301
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__10_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__213
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1302
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__10_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__212
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1303
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__11_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__211
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1304
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__11_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__210
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1305
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__0_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__139
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1306
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__11_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__209
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1307
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__11_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__208
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1308
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__12_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__207
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1309
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__12_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__206
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_131
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__37,
    q_reg_i_5__37_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__37;
  input q_reg_i_5__37_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__37;
  wire q_reg_i_5__37_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__38
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__37),
        .I3(data26),
        .I4(q_reg_i_5__37_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__6
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1310
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__12_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__205
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1311
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__12_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__204
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1312
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__13_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__203
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1313
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__13_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__202
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1314
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__13_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__201
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1315
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__13_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__200
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1316
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__0_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__140
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1317
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__14_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__199
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1318
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__14_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__198
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1319
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__14_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_1__197
       (.I0(sl_map),
        .I1(q_reg_3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_132
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__38,
    q_reg_i_5__38_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__38;
  input q_reg_i_5__38_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__38;
  wire q_reg_i_5__38_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__39
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__38),
        .I3(data26),
        .I4(q_reg_i_5__38_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__7
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1320
   (q_reg_0,
    en,
    q_reg_1,
    Clock,
    MultReset,
    MultOut);
  output [0:0]q_reg_0;
  input en;
  input q_reg_1;
  input Clock;
  input MultReset;
  input [0:0]MultOut;

  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_n_0;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__14_i_1
       (.I0(q_reg_n_0),
        .I1(MultOut),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_1),
        .Q(q_reg_n_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1321
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__0_i_2
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__141
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1322
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__0_i_1
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__142
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1323
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__1_i_4
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__143
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1324
   (sl_map,
    q_reg_0,
    q_reg_1,
    en,
    q_reg_2,
    Clock,
    MultReset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    CO,
    MultOut);
  output [0:0]sl_map;
  output q_reg_0;
  output [0:0]q_reg_1;
  input en;
  input q_reg_2;
  input Clock;
  input MultReset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]CO;
  input [0:0]MultOut;

  wire [0:0]CO;
  wire Clock;
  wire [0:0]MultOut;
  wire MultReset;
  wire en;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire [0:0]sl_map;

  LUT2 #(
    .INIT(4'h6)) 
    S_carry__1_i_3
       (.I0(sl_map),
        .I1(MultOut),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'hCCAAF0AA)) 
    q_i_1__144
       (.I0(sl_map),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .I4(CO),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(en),
        .CLR(MultReset),
        .D(q_reg_2),
        .Q(sl_map));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1325
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1326
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1327
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1328
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1329
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_133
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__39,
    q_reg_i_5__39_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__39;
  input q_reg_i_5__39_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__39;
  wire q_reg_i_5__39_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__40
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__39),
        .I3(data26),
        .I4(q_reg_i_5__39_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__8
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1330
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1331
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1332
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1333
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1334
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1335
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1336
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1337
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1338
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1339
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_134
   (q_reg_0,
    q_reg_1,
    \writeRd[7].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data25,
    r1,
    data26,
    data27,
    q_reg_i_5__40,
    q_reg_i_5__40_0);
  output q_reg_0;
  output q_reg_1;
  input [7:7]\writeRd[7].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data25;
  input [1:0]r1;
  input [0:0]data26;
  input [0:0]data27;
  input q_reg_i_5__40;
  input q_reg_i_5__40_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data24;
  wire [0:0]data25;
  wire [0:0]data26;
  wire [0:0]data27;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_5__40;
  wire q_reg_i_5__40_0;
  wire [1:0]r1;
  wire [7:7]\writeRd[7].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__41
       (.I0(data24),
        .I1(data25),
        .I2(q_reg_i_5__40),
        .I3(data26),
        .I4(q_reg_i_5__40_0),
        .I5(data27),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_13__9
       (.I0(data24),
        .I1(data25),
        .I2(r1[1]),
        .I3(data26),
        .I4(r1[0]),
        .I5(data27),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[7].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data24));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1340
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1341
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1342
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1343
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1344
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1345
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1346
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1347
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1348
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1349
   (data1,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data1;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data1;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_135
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1350
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1351
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1352
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1353
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1354
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1355
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1356
   (data0,
    MemRegWrite,
    MemoryDataIn,
    Clock,
    Reset);
  output [0:0]data0;
  input MemRegWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;

  wire Clock;
  wire MemRegWrite;
  wire [0:0]MemoryDataIn;
  wire Reset;
  wire [0:0]data0;

  FDCE q_reg
       (.C(Clock),
        .CE(MemRegWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1357
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1358
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1359
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_136
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1360
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1361
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1362
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1363
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1364
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1365
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1366
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1367
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1368
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1369
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_137
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1370
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1371
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1372
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1373
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1374
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1375
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1376
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1377
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1378
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1379
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_138
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1380
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1381
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1382
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1383
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1384
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1385
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1386
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1387
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1388
   (q_reg_0,
    WrLOW,
    R,
    Clock,
    Reset);
  output q_reg_0;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;
  wire q_reg_0;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1389
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \ALUOp_reg[3]_i_2 ,
    \FSM_sequential_nx_state_reg[0]_i_1 ,
    \ALUOp_reg[3]_i_2_0 ,
    \ALUOp_reg[3]_i_2_1 ,
    \FSM_sequential_nx_state_reg[0]_i_1_0 ,
    Op,
    \FSM_sequential_nx_state_reg[0]_i_1_1 ,
    \FSM_sequential_nx_state_reg[0]_i_1_2 ,
    \ALUOp_reg[3]_i_2_2 ,
    \PCIn_reg[2]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input \ALUOp_reg[3]_i_2 ;
  input \FSM_sequential_nx_state_reg[0]_i_1 ;
  input \ALUOp_reg[3]_i_2_0 ;
  input \ALUOp_reg[3]_i_2_1 ;
  input \FSM_sequential_nx_state_reg[0]_i_1_0 ;
  input [0:0]Op;
  input \FSM_sequential_nx_state_reg[0]_i_1_1 ;
  input \FSM_sequential_nx_state_reg[0]_i_1_2 ;
  input \ALUOp_reg[3]_i_2_2 ;
  input [0:0]\PCIn_reg[2]_i_1 ;

  wire \ALUOp_reg[3]_i_2 ;
  wire \ALUOp_reg[3]_i_2_0 ;
  wire \ALUOp_reg[3]_i_2_1 ;
  wire \ALUOp_reg[3]_i_2_2 ;
  wire Clock;
  wire \FSM_sequential_nx_state_reg[0]_i_1 ;
  wire \FSM_sequential_nx_state_reg[0]_i_1_0 ;
  wire \FSM_sequential_nx_state_reg[0]_i_1_1 ;
  wire \FSM_sequential_nx_state_reg[0]_i_1_2 ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]Op;
  wire [0:0]\PCIn_reg[2]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  LUT6 #(
    .INIT(64'hFFFFFFFDFFFDFFFF)) 
    \ALUOp_reg[0]_i_3 
       (.I0(q_reg_0),
        .I1(\ALUOp_reg[3]_i_2_1 ),
        .I2(\FSM_sequential_nx_state_reg[0]_i_1 ),
        .I3(\ALUOp_reg[3]_i_2_0 ),
        .I4(\ALUOp_reg[3]_i_2 ),
        .I5(\ALUOp_reg[3]_i_2_2 ),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hFFFEFFFDFEFDFEEE)) 
    \ALUOp_reg[3]_i_4 
       (.I0(q_reg_0),
        .I1(\FSM_sequential_nx_state_reg[0]_i_1 ),
        .I2(\ALUOp_reg[3]_i_2_1 ),
        .I3(\ALUOp_reg[3]_i_2_0 ),
        .I4(\ALUOp_reg[3]_i_2 ),
        .I5(\ALUOp_reg[3]_i_2_2 ),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ALUSrcB_reg[2]_i_5 
       (.I0(q_reg_0),
        .I1(\ALUOp_reg[3]_i_2 ),
        .I2(\FSM_sequential_nx_state_reg[0]_i_1 ),
        .I3(\ALUOp_reg[3]_i_2_0 ),
        .I4(\ALUOp_reg[3]_i_2_1 ),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFF0000FF09FF09)) 
    \FSM_sequential_nx_state_reg[0]_i_2 
       (.I0(q_reg_0),
        .I1(\FSM_sequential_nx_state_reg[0]_i_1 ),
        .I2(\FSM_sequential_nx_state_reg[0]_i_1_0 ),
        .I3(Op),
        .I4(\FSM_sequential_nx_state_reg[0]_i_1_1 ),
        .I5(\FSM_sequential_nx_state_reg[0]_i_1_2 ),
        .O(q_reg_2));
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[2]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[2]_i_1 ),
        .O(q_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    WrCLO_reg_i_4
       (.I0(q_reg_0),
        .I1(\ALUOp_reg[3]_i_2_1 ),
        .O(q_reg_5));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_139
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1390
   (p_1_in,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[12]_i_1 );
  output [0:0]p_1_in;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[12]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[12]_i_1 ;
  wire Reset;
  wire [0:0]p_1_in;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[12]_i_5 
       (.I0(p_1_in),
        .I1(\PCIn_reg[12]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1391
   (q_reg_0,
    rd,
    q_reg_1,
    \writeRd[0].writeReg_reg ,
    \writeRd[2].writeReg_reg ,
    \writeRd[6].writeReg_reg ,
    \writeRd[14].writeReg_reg ,
    \writeRd[16].writeReg_reg ,
    \writeRd[18].writeReg_reg ,
    \writeRd[20].writeReg_reg ,
    \writeRd[22].writeReg_reg ,
    \writeRd[24].writeReg_reg ,
    \writeRd[26].writeReg_reg ,
    \writeRd[28].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    RegDst,
    q_reg_2,
    \PCIn_reg[13]_i_1 ,
    q_reg_3,
    RegWrite);
  output q_reg_0;
  output [0:0]rd;
  output q_reg_1;
  output [0:0]\writeRd[0].writeReg_reg ;
  output [2:2]\writeRd[2].writeReg_reg ;
  output [6:6]\writeRd[6].writeReg_reg ;
  output [14:14]\writeRd[14].writeReg_reg ;
  output [16:16]\writeRd[16].writeReg_reg ;
  output [18:18]\writeRd[18].writeReg_reg ;
  output [20:20]\writeRd[20].writeReg_reg ;
  output [22:22]\writeRd[22].writeReg_reg ;
  output [24:24]\writeRd[24].writeReg_reg ;
  output [26:26]\writeRd[26].writeReg_reg ;
  output [28:28]\writeRd[28].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input RegDst;
  input q_reg_2;
  input [0:0]\PCIn_reg[13]_i_1 ;
  input [3:0]q_reg_3;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[13]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [3:0]q_reg_3;
  wire [0:0]rd;
  wire [0:0]\writeRd[0].writeReg_reg ;
  wire [14:14]\writeRd[14].writeReg_reg ;
  wire [16:16]\writeRd[16].writeReg_reg ;
  wire [18:18]\writeRd[18].writeReg_reg ;
  wire [20:20]\writeRd[20].writeReg_reg ;
  wire [22:22]\writeRd[22].writeReg_reg ;
  wire [24:24]\writeRd[24].writeReg_reg ;
  wire [26:26]\writeRd[26].writeReg_reg ;
  wire [28:28]\writeRd[28].writeReg_reg ;
  wire [2:2]\writeRd[2].writeReg_reg ;
  wire [6:6]\writeRd[6].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[13]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[13]_i_1 ),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    q_i_1__68
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_3[0]),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .I5(q_reg_3[1]),
        .O(\writeRd[0].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    q_i_1__70
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(RegWrite),
        .I3(q_reg_3[0]),
        .I4(q_reg_3[2]),
        .I5(q_reg_3[1]),
        .O(\writeRd[2].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__74
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_3[0]),
        .I3(q_reg_3[1]),
        .I4(q_reg_3[2]),
        .I5(RegWrite),
        .O(\writeRd[6].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__81
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_3[0]),
        .I3(q_reg_3[2]),
        .I4(RegWrite),
        .I5(q_reg_3[1]),
        .O(\writeRd[14].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    q_i_1__82
       (.I0(rd),
        .I1(q_reg_3[0]),
        .I2(q_reg_3[3]),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .I5(q_reg_3[1]),
        .O(\writeRd[16].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__84
       (.I0(rd),
        .I1(q_reg_3[1]),
        .I2(q_reg_3[0]),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .I5(q_reg_3[3]),
        .O(\writeRd[18].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__86
       (.I0(rd),
        .I1(q_reg_3[0]),
        .I2(q_reg_3[1]),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .I5(q_reg_3[3]),
        .O(\writeRd[20].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__88
       (.I0(rd),
        .I1(q_reg_3[2]),
        .I2(q_reg_3[0]),
        .I3(RegWrite),
        .I4(q_reg_3[3]),
        .I5(q_reg_3[1]),
        .O(\writeRd[22].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__89
       (.I0(rd),
        .I1(q_reg_3[1]),
        .I2(q_reg_3[2]),
        .I3(RegWrite),
        .I4(q_reg_3[0]),
        .I5(q_reg_3[3]),
        .O(\writeRd[24].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__91
       (.I0(rd),
        .I1(q_reg_3[1]),
        .I2(q_reg_3[0]),
        .I3(RegWrite),
        .I4(q_reg_3[3]),
        .I5(q_reg_3[2]),
        .O(\writeRd[26].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__93
       (.I0(rd),
        .I1(q_reg_3[0]),
        .I2(q_reg_3[2]),
        .I3(RegWrite),
        .I4(q_reg_3[3]),
        .I5(q_reg_3[1]),
        .O(\writeRd[28].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_2__34
       (.I0(q_reg_0),
        .I1(RegDst),
        .I2(q_reg_2),
        .O(rd));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1392
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    \writeRd[17].writeReg_reg ,
    \writeRd[21].writeReg_reg ,
    \writeRd[25].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    RegDst,
    q_reg_3,
    \PCIn_reg[14]_i_1 ,
    rd,
    RegWrite);
  output q_reg_0;
  output [0:0]q_reg_1;
  output q_reg_2;
  output [17:17]\writeRd[17].writeReg_reg ;
  output [21:21]\writeRd[21].writeReg_reg ;
  output [25:25]\writeRd[25].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input RegDst;
  input q_reg_3;
  input [0:0]\PCIn_reg[14]_i_1 ;
  input [3:0]rd;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[14]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire [3:0]rd;
  wire [17:17]\writeRd[17].writeReg_reg ;
  wire [21:21]\writeRd[21].writeReg_reg ;
  wire [25:25]\writeRd[25].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[14]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[14]_i_1 ),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__83
       (.I0(q_reg_1),
        .I1(rd[1]),
        .I2(RegWrite),
        .I3(rd[0]),
        .I4(rd[2]),
        .I5(rd[3]),
        .O(\writeRd[17].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__87
       (.I0(q_reg_1),
        .I1(rd[2]),
        .I2(RegWrite),
        .I3(rd[0]),
        .I4(rd[3]),
        .I5(rd[1]),
        .O(\writeRd[21].writeReg_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    q_i_1__90
       (.I0(q_reg_1),
        .I1(rd[1]),
        .I2(RegWrite),
        .I3(rd[0]),
        .I4(rd[3]),
        .I5(rd[2]),
        .O(\writeRd[25].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__34
       (.I0(q_reg_0),
        .I1(RegDst),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1393
   (q_reg_0,
    rd,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    \writeRd[9].writeReg_reg ,
    \writeRd[10].writeReg_reg ,
    \writeRd[11].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    RegDst,
    q_reg_2,
    \PCIn_reg[15]_i_1 ,
    q_reg_3,
    q_reg_4,
    RegWrite);
  output q_reg_0;
  output [0:0]rd;
  output q_reg_1;
  output [3:3]\writeRd[3].writeReg_reg ;
  output [9:9]\writeRd[9].writeReg_reg ;
  output [10:10]\writeRd[10].writeReg_reg ;
  output [11:11]\writeRd[11].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input RegDst;
  input q_reg_2;
  input [0:0]\PCIn_reg[15]_i_1 ;
  input [3:0]q_reg_3;
  input q_reg_4;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[15]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [3:0]q_reg_3;
  wire q_reg_4;
  wire [0:0]rd;
  wire [10:10]\writeRd[10].writeReg_reg ;
  wire [11:11]\writeRd[11].writeReg_reg ;
  wire [3:3]\writeRd[3].writeReg_reg ;
  wire [9:9]\writeRd[9].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[15]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[15]_i_1 ),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    q_i_1__71
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_4),
        .I3(q_reg_3[2]),
        .I4(RegWrite),
        .O(\writeRd[3].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__76
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_3[2]),
        .I3(q_reg_3[0]),
        .I4(q_reg_3[1]),
        .I5(RegWrite),
        .O(\writeRd[9].writeReg_reg ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    q_i_1__77
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_3[1]),
        .I3(q_reg_3[2]),
        .I4(q_reg_3[0]),
        .I5(RegWrite),
        .O(\writeRd[10].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    q_i_1__78
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_4),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .O(\writeRd[11].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_6__73
       (.I0(q_reg_0),
        .I1(RegDst),
        .I2(q_reg_2),
        .O(rd));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1394
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    \writeRd[7].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    RegDst,
    q_reg_3,
    \PCIn_reg[16]_i_1 ,
    rd,
    q_reg_4,
    RegWrite);
  output q_reg_0;
  output [0:0]q_reg_1;
  output q_reg_2;
  output [7:7]\writeRd[7].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input RegDst;
  input q_reg_3;
  input [0:0]\PCIn_reg[16]_i_1 ;
  input [1:0]rd;
  input q_reg_4;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[16]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [1:0]rd;
  wire [7:7]\writeRd[7].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[16]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[16]_i_1 ),
        .O(q_reg_2));
  LUT5 #(
    .INIT(32'h01000000)) 
    q_i_1__99
       (.I0(q_reg_1),
        .I1(rd[1]),
        .I2(q_reg_4),
        .I3(RegWrite),
        .I4(rd[0]),
        .O(\writeRd[7].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_5__34
       (.I0(q_reg_0),
        .I1(RegDst),
        .I2(q_reg_3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1395
   (q_reg_0,
    rd,
    q_reg_1,
    \writeRd[27].writeReg_reg ,
    \writeRd[29].writeReg_reg ,
    \writeRd[30].writeReg_reg ,
    \writeRd[31].writeReg_reg ,
    \writeRd[15].writeReg_reg ,
    \writeRd[23].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    RegDst,
    q_reg_2,
    \PCIn_reg[17]_i_1 ,
    q_reg_3,
    q_reg_4,
    RegWrite);
  output q_reg_0;
  output [0:0]rd;
  output q_reg_1;
  output [27:27]\writeRd[27].writeReg_reg ;
  output [29:29]\writeRd[29].writeReg_reg ;
  output [30:30]\writeRd[30].writeReg_reg ;
  output [31:31]\writeRd[31].writeReg_reg ;
  output [15:15]\writeRd[15].writeReg_reg ;
  output [23:23]\writeRd[23].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input RegDst;
  input q_reg_2;
  input [0:0]\PCIn_reg[17]_i_1 ;
  input [3:0]q_reg_3;
  input q_reg_4;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[17]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire [3:0]q_reg_3;
  wire q_reg_4;
  wire [0:0]rd;
  wire [15:15]\writeRd[15].writeReg_reg ;
  wire [23:23]\writeRd[23].writeReg_reg ;
  wire [27:27]\writeRd[27].writeReg_reg ;
  wire [29:29]\writeRd[29].writeReg_reg ;
  wire [30:30]\writeRd[30].writeReg_reg ;
  wire [31:31]\writeRd[31].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[17]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[17]_i_1 ),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    q_i_1__92
       (.I0(rd),
        .I1(q_reg_3[2]),
        .I2(q_reg_4),
        .I3(q_reg_3[3]),
        .I4(RegWrite),
        .O(\writeRd[27].writeReg_reg ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    q_i_1__94
       (.I0(rd),
        .I1(q_reg_3[1]),
        .I2(RegWrite),
        .I3(q_reg_3[0]),
        .I4(q_reg_3[3]),
        .I5(q_reg_3[2]),
        .O(\writeRd[29].writeReg_reg ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    q_i_1__95
       (.I0(rd),
        .I1(q_reg_3[0]),
        .I2(q_reg_3[1]),
        .I3(RegWrite),
        .I4(q_reg_3[3]),
        .I5(q_reg_3[2]),
        .O(\writeRd[30].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    q_i_1__96
       (.I0(RegWrite),
        .I1(rd),
        .I2(q_reg_4),
        .I3(q_reg_3[3]),
        .I4(q_reg_3[2]),
        .O(\writeRd[31].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    q_i_1__97
       (.I0(RegWrite),
        .I1(rd),
        .I2(q_reg_4),
        .I3(q_reg_3[3]),
        .I4(q_reg_3[2]),
        .O(\writeRd[15].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    q_i_1__98
       (.I0(rd),
        .I1(q_reg_3[3]),
        .I2(q_reg_4),
        .I3(RegWrite),
        .I4(q_reg_3[2]),
        .O(\writeRd[23].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    q_i_3__33
       (.I0(q_reg_0),
        .I1(RegDst),
        .I2(q_reg_2),
        .O(rd));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1396
   (q_reg_0,
    q_reg_rep_0,
    q_reg_rep__0_0,
    q_reg_1,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[18]_i_1 );
  output q_reg_0;
  output q_reg_rep_0;
  output q_reg_rep__0_0;
  output q_reg_1;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[18]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[18]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_rep_0;
  wire q_reg_rep__0_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[18]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[18]_i_1 ),
        .O(q_reg_1));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep__0
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep__0_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1397
   (q_reg_0,
    q_reg_rep_0,
    q_reg_rep__0_0,
    q_reg_1,
    q_reg_2,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[19]_i_1 ,
    q_reg_3,
    r2,
    RegDst,
    q_reg_4);
  output q_reg_0;
  output q_reg_rep_0;
  output q_reg_rep__0_0;
  output q_reg_1;
  output q_reg_2;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[19]_i_1 ;
  input q_reg_3;
  input [0:0]r2;
  input RegDst;
  input q_reg_4;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[19]_i_1 ;
  wire RegDst;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_rep_0;
  wire q_reg_rep__0_0;
  wire [0:0]r2;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[19]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[19]_i_1 ),
        .O(q_reg_1));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    q_i_4__1
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(r2),
        .I3(RegDst),
        .I4(q_reg_4),
        .O(q_reg_2));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep__0
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep__0_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1398
   (q_reg_0,
    q_reg_1,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[20]_i_1 );
  output q_reg_0;
  output q_reg_1;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[20]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[20]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[20]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[20]_i_1 ),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1399
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    \writeRd[19].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    q_reg_3,
    r2,
    RegDst,
    q_reg_4,
    \PCIn_reg[21]_i_1 ,
    q_reg_5,
    q_reg_6,
    RegWrite);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output [19:19]\writeRd[19].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input [1:0]r2;
  input RegDst;
  input q_reg_4;
  input [0:0]\PCIn_reg[21]_i_1 ;
  input q_reg_5;
  input q_reg_6;
  input RegWrite;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[21]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [1:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[21]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[21]_i_1 ),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h1110001000000000)) 
    q_i_1__85
       (.I0(q_reg_1),
        .I1(q_reg_5),
        .I2(r2[1]),
        .I3(RegDst),
        .I4(q_reg_6),
        .I5(RegWrite),
        .O(\writeRd[19].writeReg_reg ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    q_i_2__100
       (.I0(q_reg_0),
        .I1(q_reg_3),
        .I2(r2[0]),
        .I3(RegDst),
        .I4(q_reg_4),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_140
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1400
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \FSM_sequential_nx_state_reg[0]_i_2 ,
    \FSM_sequential_nx_state_reg[0]_i_2_0 ,
    \FSM_sequential_nx_state_reg[0]_i_2_1 ,
    \PCIn_reg[3]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input \FSM_sequential_nx_state_reg[0]_i_2 ;
  input \FSM_sequential_nx_state_reg[0]_i_2_0 ;
  input \FSM_sequential_nx_state_reg[0]_i_2_1 ;
  input [0:0]\PCIn_reg[3]_i_1 ;

  wire Clock;
  wire \FSM_sequential_nx_state_reg[0]_i_2 ;
  wire \FSM_sequential_nx_state_reg[0]_i_2_0 ;
  wire \FSM_sequential_nx_state_reg[0]_i_2_1 ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[3]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_nx_state_reg[3]_i_7 
       (.I0(q_reg_0),
        .I1(\FSM_sequential_nx_state_reg[0]_i_2 ),
        .I2(\FSM_sequential_nx_state_reg[0]_i_2_0 ),
        .I3(\FSM_sequential_nx_state_reg[0]_i_2_1 ),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[3]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[3]_i_1 ),
        .O(q_reg_2));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1401
   (r2,
    q_reg_0,
    \writeRd[1].writeReg_reg ,
    \writeRd[4].writeReg_reg ,
    \writeRd[5].writeReg_reg ,
    \writeRd[8].writeReg_reg ,
    \writeRd[12].writeReg_reg ,
    \writeRd[13].writeReg_reg ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    q_reg_1,
    q_reg_2,
    RegDst,
    q_reg_3,
    \PCIn_reg[22]_i_1 ,
    RegWrite,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7);
  output [0:0]r2;
  output q_reg_0;
  output [1:1]\writeRd[1].writeReg_reg ;
  output [4:4]\writeRd[4].writeReg_reg ;
  output [5:5]\writeRd[5].writeReg_reg ;
  output [8:8]\writeRd[8].writeReg_reg ;
  output [12:12]\writeRd[12].writeReg_reg ;
  output [13:13]\writeRd[13].writeReg_reg ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [0:0]q_reg_2;
  input RegDst;
  input q_reg_3;
  input [0:0]\PCIn_reg[22]_i_1 ;
  input RegWrite;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [2:0]q_reg_7;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[22]_i_1 ;
  wire RegDst;
  wire RegWrite;
  wire Reset;
  wire q_i_2__99_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire [2:0]q_reg_7;
  wire [0:0]r2;
  wire [12:12]\writeRd[12].writeReg_reg ;
  wire [13:13]\writeRd[13].writeReg_reg ;
  wire [1:1]\writeRd[1].writeReg_reg ;
  wire [4:4]\writeRd[4].writeReg_reg ;
  wire [5:5]\writeRd[5].writeReg_reg ;
  wire [8:8]\writeRd[8].writeReg_reg ;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[22]_i_5 
       (.I0(r2),
        .I1(\PCIn_reg[22]_i_1 ),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'h0000000044400040)) 
    q_i_1__69
       (.I0(q_i_2__99_n_0),
        .I1(RegWrite),
        .I2(q_reg_4),
        .I3(RegDst),
        .I4(q_reg_5),
        .I5(q_reg_6),
        .O(\writeRd[1].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    q_i_1__72
       (.I0(q_i_2__99_n_0),
        .I1(RegWrite),
        .I2(q_reg_7[1]),
        .I3(q_reg_7[2]),
        .I4(q_reg_7[0]),
        .O(\writeRd[4].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    q_i_1__73
       (.I0(q_i_2__99_n_0),
        .I1(q_reg_7[1]),
        .I2(q_reg_7[0]),
        .I3(q_reg_7[2]),
        .I4(RegWrite),
        .O(\writeRd[5].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    q_i_1__75
       (.I0(q_i_2__99_n_0),
        .I1(RegWrite),
        .I2(q_reg_7[2]),
        .I3(q_reg_7[0]),
        .I4(q_reg_7[1]),
        .O(\writeRd[8].writeReg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    q_i_1__79
       (.I0(q_i_2__99_n_0),
        .I1(q_reg_7[1]),
        .I2(q_reg_7[2]),
        .I3(q_reg_7[0]),
        .I4(RegWrite),
        .O(\writeRd[12].writeReg_reg ));
  LUT5 #(
    .INIT(32'h40000000)) 
    q_i_1__80
       (.I0(q_i_2__99_n_0),
        .I1(q_reg_7[2]),
        .I2(q_reg_7[0]),
        .I3(RegWrite),
        .I4(q_reg_7[1]),
        .O(\writeRd[13].writeReg_reg ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    q_i_2__99
       (.I0(r2),
        .I1(q_reg_1),
        .I2(q_reg_2),
        .I3(RegDst),
        .I4(q_reg_3),
        .O(q_i_2__99_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1402
   (r1,
    q_reg_rep_0,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[23]_i_1 );
  output [0:0]r1;
  output q_reg_rep_0;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[23]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[23]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_rep_0;
  wire [0:0]r1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[23]_i_5 
       (.I0(r1),
        .I1(\PCIn_reg[23]_i_1 ),
        .O(q_reg_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r1));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1403
   (r1,
    q_reg_rep_0,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[24]_i_1 );
  output [0:0]r1;
  output q_reg_rep_0;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[24]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[24]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_rep_0;
  wire [0:0]r1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[24]_i_5 
       (.I0(r1),
        .I1(\PCIn_reg[24]_i_1 ),
        .O(q_reg_0));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r1));
  (* ORIG_CELL_NAME = "q_reg" *) 
  FDCE q_reg_rep
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_rep_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1404
   (r1,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[25]_i_1 );
  output [0:0]r1;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[25]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[25]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire [0:0]r1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[25]_i_5 
       (.I0(r1),
        .I1(\PCIn_reg[25]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1405
   (r1,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[26]_i_1 );
  output [0:0]r1;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[26]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[26]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire [0:0]r1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[26]_i_5 
       (.I0(r1),
        .I1(\PCIn_reg[26]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1406
   (r1,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[27]_i_1 );
  output [0:0]r1;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[27]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[27]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire [0:0]r1;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[27]_i_5 
       (.I0(r1),
        .I1(\PCIn_reg[27]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(r1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1407
   (Op,
    q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    WrCLO_reg_i_3,
    \ALUOp_reg[2]_i_1 ,
    \ALUOp_reg[2]_i_1_0 ,
    \ALUOp_reg[2]_i_1_1 );
  output [0:0]Op;
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [4:0]WrCLO_reg_i_3;
  input \ALUOp_reg[2]_i_1 ;
  input \ALUOp_reg[2]_i_1_0 ;
  input \ALUOp_reg[2]_i_1_1 ;

  wire \ALUOp_reg[2]_i_1 ;
  wire \ALUOp_reg[2]_i_1_0 ;
  wire \ALUOp_reg[2]_i_1_1 ;
  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]Op;
  wire Reset;
  wire [4:0]WrCLO_reg_i_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT6 #(
    .INIT(64'h6060606063606060)) 
    \ALUOp_reg[2]_i_3 
       (.I0(Op),
        .I1(WrCLO_reg_i_3[0]),
        .I2(WrCLO_reg_i_3[2]),
        .I3(\ALUOp_reg[2]_i_1 ),
        .I4(\ALUOp_reg[2]_i_1_0 ),
        .I5(\ALUOp_reg[2]_i_1_1 ),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \MemtoReg_reg[1]_i_4 
       (.I0(Op),
        .I1(WrCLO_reg_i_3[0]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4544)) 
    \MemtoReg_reg[2]_i_7 
       (.I0(Op),
        .I1(WrCLO_reg_i_3[1]),
        .I2(WrCLO_reg_i_3[2]),
        .I3(WrCLO_reg_i_3[0]),
        .I4(WrCLO_reg_i_3[3]),
        .I5(WrCLO_reg_i_3[4]),
        .O(q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \MemtoReg_reg[2]_i_8 
       (.I0(Op),
        .I1(WrCLO_reg_i_3[1]),
        .I2(WrCLO_reg_i_3[2]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    WrCLO_reg_i_5
       (.I0(Op),
        .I1(WrCLO_reg_i_3[4]),
        .I2(WrCLO_reg_i_3[0]),
        .I3(WrCLO_reg_i_3[1]),
        .I4(WrCLO_reg_i_3[2]),
        .I5(WrCLO_reg_i_3[3]),
        .O(q_reg_4));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(Op));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1408
   (q_reg_0,
    q_reg_1,
    \FSM_sequential_pr_state_reg[3] ,
    q_reg_2,
    \FSM_sequential_pr_state_reg[1] ,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    \FSM_sequential_pr_state_reg[3]_0 ,
    q_reg_7,
    q_reg_8,
    \FSM_sequential_pr_state_reg[3]_1 ,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    Op,
    \ALUSrcB_reg[1] ,
    \ALUSrcB_reg[1]_0 ,
    \FSM_sequential_nx_state_reg[1]_i_6 ,
    Q,
    \FSM_sequential_nx_state_reg[3]_i_1 ,
    \MemtoReg_reg[2]_i_1 ,
    \MemtoReg_reg[2]_i_1_0 ,
    \MemtoReg_reg[2]_i_1_1 ,
    \MemtoReg_reg[0] ,
    \MemtoReg_reg[1] ,
    RegDst_reg_i_2,
    RegDst_reg_i_2_0,
    RegDst_reg_i_2_1,
    RegDst_reg_i_2_2,
    RegDst_reg_i_2_3,
    \MemtoReg_reg[0]_i_1_0 ,
    \MemtoReg_reg[0]_i_1_1 ,
    \FSM_sequential_nx_state_reg[3]_i_2 );
  output [0:0]q_reg_0;
  output [0:0]q_reg_1;
  output \FSM_sequential_pr_state_reg[3] ;
  output q_reg_2;
  output \FSM_sequential_pr_state_reg[1] ;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  output [1:0]\FSM_sequential_pr_state_reg[3]_0 ;
  output q_reg_7;
  output q_reg_8;
  output \FSM_sequential_pr_state_reg[3]_1 ;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [4:0]Op;
  input \ALUSrcB_reg[1] ;
  input \ALUSrcB_reg[1]_0 ;
  input \FSM_sequential_nx_state_reg[1]_i_6 ;
  input [3:0]Q;
  input \FSM_sequential_nx_state_reg[3]_i_1 ;
  input \MemtoReg_reg[2]_i_1 ;
  input \MemtoReg_reg[2]_i_1_0 ;
  input \MemtoReg_reg[2]_i_1_1 ;
  input \MemtoReg_reg[0] ;
  input \MemtoReg_reg[1] ;
  input RegDst_reg_i_2;
  input RegDst_reg_i_2_0;
  input RegDst_reg_i_2_1;
  input RegDst_reg_i_2_2;
  input RegDst_reg_i_2_3;
  input \MemtoReg_reg[0]_i_1_0 ;
  input \MemtoReg_reg[0]_i_1_1 ;
  input \FSM_sequential_nx_state_reg[3]_i_2 ;

  wire \ALUSrcB_reg[1] ;
  wire \ALUSrcB_reg[1]_0 ;
  wire Clock;
  wire \FSM_sequential_nx_state_reg[1]_i_6 ;
  wire \FSM_sequential_nx_state_reg[3]_i_1 ;
  wire \FSM_sequential_nx_state_reg[3]_i_2 ;
  wire \FSM_sequential_nx_state_reg[3]_i_6_n_0 ;
  wire \FSM_sequential_pr_state_reg[1] ;
  wire \FSM_sequential_pr_state_reg[3] ;
  wire [1:0]\FSM_sequential_pr_state_reg[3]_0 ;
  wire \FSM_sequential_pr_state_reg[3]_1 ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire \MemtoReg_reg[0] ;
  wire \MemtoReg_reg[0]_i_1_0 ;
  wire \MemtoReg_reg[0]_i_1_1 ;
  wire \MemtoReg_reg[0]_i_2_n_0 ;
  wire \MemtoReg_reg[1] ;
  wire \MemtoReg_reg[1]_i_2_n_0 ;
  wire \MemtoReg_reg[2]_i_1 ;
  wire \MemtoReg_reg[2]_i_1_0 ;
  wire \MemtoReg_reg[2]_i_1_1 ;
  wire [4:0]Op;
  wire [3:0]Q;
  wire RegDst_reg_i_2;
  wire RegDst_reg_i_2_0;
  wire RegDst_reg_i_2_1;
  wire RegDst_reg_i_2_2;
  wire RegDst_reg_i_2_3;
  wire Reset;
  wire [0:0]q_reg_0;
  wire [0:0]q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;

  LUT6 #(
    .INIT(64'hBFFFFEFF00000000)) 
    \ALUSrcB_reg[1]_i_1 
       (.I0(q_reg_0),
        .I1(Op[1]),
        .I2(Op[0]),
        .I3(\ALUSrcB_reg[1] ),
        .I4(Op[2]),
        .I5(\ALUSrcB_reg[1]_0 ),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_nx_state_reg[1]_i_4 
       (.I0(q_reg_0),
        .I1(Op[1]),
        .I2(Op[0]),
        .I3(Op[3]),
        .I4(Op[4]),
        .I5(Op[2]),
        .O(q_reg_8));
  LUT3 #(
    .INIT(8'h1F)) 
    \FSM_sequential_nx_state_reg[2]_i_2 
       (.I0(q_reg_2),
        .I1(\FSM_sequential_nx_state_reg[1]_i_6 ),
        .I2(Q[3]),
        .O(\FSM_sequential_pr_state_reg[3] ));
  LUT6 #(
    .INIT(64'h000000000040400C)) 
    \FSM_sequential_nx_state_reg[3]_i_3 
       (.I0(q_reg_0),
        .I1(Op[2]),
        .I2(Op[1]),
        .I3(Op[0]),
        .I4(Op[3]),
        .I5(Op[4]),
        .O(q_reg_3));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \FSM_sequential_nx_state_reg[3]_i_4 
       (.I0(\FSM_sequential_nx_state_reg[3]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\FSM_sequential_nx_state_reg[3]_i_1 ),
        .I5(q_reg_2),
        .O(\FSM_sequential_pr_state_reg[1] ));
  LUT5 #(
    .INIT(32'h10111111)) 
    \FSM_sequential_nx_state_reg[3]_i_5 
       (.I0(q_reg_8),
        .I1(Q[3]),
        .I2(\FSM_sequential_nx_state_reg[3]_i_2 ),
        .I3(RegDst_reg_i_2_1),
        .I4(RegDst_reg_i_2_2),
        .O(\FSM_sequential_pr_state_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_nx_state_reg[3]_i_6 
       (.I0(q_reg_0),
        .I1(Op[0]),
        .I2(Op[3]),
        .I3(Op[4]),
        .I4(Op[2]),
        .O(\FSM_sequential_nx_state_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F700)) 
    \MemtoReg_reg[0]_i_1 
       (.I0(\MemtoReg_reg[0] ),
        .I1(Op[0]),
        .I2(q_reg_0),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\MemtoReg_reg[0]_i_2_n_0 ),
        .O(\FSM_sequential_pr_state_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \MemtoReg_reg[0]_i_2 
       (.I0(q_reg_8),
        .I1(Q[3]),
        .I2(RegDst_reg_i_2_2),
        .I3(\MemtoReg_reg[0]_i_1_0 ),
        .I4(\MemtoReg_reg[0]_i_1_1 ),
        .O(\MemtoReg_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h11111111FF1F1111)) 
    \MemtoReg_reg[1]_i_1 
       (.I0(\MemtoReg_reg[1]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\MemtoReg_reg[0] ),
        .I3(\MemtoReg_reg[1] ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_pr_state_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h000000000000D00D)) 
    \MemtoReg_reg[1]_i_2 
       (.I0(q_reg_0),
        .I1(Op[2]),
        .I2(Op[1]),
        .I3(Op[0]),
        .I4(Op[4]),
        .I5(Op[3]),
        .O(\MemtoReg_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AE00AE000000AE)) 
    \MemtoReg_reg[2]_i_3 
       (.I0(q_reg_6),
        .I1(q_reg_0),
        .I2(\FSM_sequential_nx_state_reg[3]_i_1 ),
        .I3(\MemtoReg_reg[2]_i_1 ),
        .I4(\MemtoReg_reg[2]_i_1_0 ),
        .I5(\MemtoReg_reg[2]_i_1_1 ),
        .O(q_reg_5));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \MemtoReg_reg[2]_i_6 
       (.I0(q_reg_0),
        .I1(Op[2]),
        .I2(Op[1]),
        .I3(Op[0]),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'h0300000301000103)) 
    PCWrite_reg_i_6
       (.I0(q_reg_0),
        .I1(Op[4]),
        .I2(Op[3]),
        .I3(Op[0]),
        .I4(Op[1]),
        .I5(Op[2]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAA88A)) 
    RegDst_reg_i_3
       (.I0(\MemtoReg_reg[1]_i_2_n_0 ),
        .I1(RegDst_reg_i_2),
        .I2(RegDst_reg_i_2_0),
        .I3(RegDst_reg_i_2_1),
        .I4(RegDst_reg_i_2_2),
        .I5(RegDst_reg_i_2_3),
        .O(q_reg_7));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    UpperImm_reg_i_1
       (.I0(q_reg_0),
        .I1(Op[4]),
        .I2(Op[3]),
        .I3(Op[1]),
        .I4(Op[0]),
        .I5(Op[2]),
        .O(q_reg_2));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1409
   (Op,
    q_reg_0,
    q_reg_1,
    D,
    q_reg_2,
    \FSM_sequential_pr_state_reg[0] ,
    q_reg_3,
    q_reg_4,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \MemtoReg_reg[0]_i_1 ,
    Q,
    \ALUOp_reg[1] ,
    \ALUOp_reg[1]_0 ,
    \ALUOp_reg[1]_1 ,
    \PCSource_reg[1] ,
    ALURegWrite_reg_i_2);
  output [0:0]Op;
  output [1:0]q_reg_0;
  output q_reg_1;
  output [0:0]D;
  output [0:0]q_reg_2;
  output \FSM_sequential_pr_state_reg[0] ;
  output q_reg_3;
  output q_reg_4;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [4:0]\MemtoReg_reg[0]_i_1 ;
  input [1:0]Q;
  input \ALUOp_reg[1] ;
  input \ALUOp_reg[1]_0 ;
  input \ALUOp_reg[1]_1 ;
  input \PCSource_reg[1] ;
  input ALURegWrite_reg_i_2;

  wire \ALUOp_reg[1] ;
  wire \ALUOp_reg[1]_0 ;
  wire \ALUOp_reg[1]_1 ;
  wire ALURegWrite_reg_i_2;
  wire Clock;
  wire [0:0]D;
  wire \FSM_sequential_pr_state_reg[0] ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [4:0]\MemtoReg_reg[0]_i_1 ;
  wire [0:0]Op;
  wire \PCSource_reg[1] ;
  wire [1:0]Q;
  wire Reset;
  wire [1:0]q_reg_0;
  wire q_reg_1;
  wire [0:0]q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT6 #(
    .INIT(64'hBAAAAABABAAAAAAA)) 
    \ALUOp_reg[1]_i_1 
       (.I0(\ALUOp_reg[1] ),
        .I1(q_reg_1),
        .I2(\ALUOp_reg[1]_0 ),
        .I3(\MemtoReg_reg[0]_i_1 [2]),
        .I4(\MemtoReg_reg[0]_i_1 [1]),
        .I5(\ALUOp_reg[1]_1 ),
        .O(D));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    ALURegWrite_reg_i_3
       (.I0(Q[0]),
        .I1(Op),
        .I2(\MemtoReg_reg[0]_i_1 [0]),
        .I3(\MemtoReg_reg[0]_i_1 [1]),
        .I4(\MemtoReg_reg[0]_i_1 [2]),
        .I5(ALURegWrite_reg_i_2),
        .O(\FSM_sequential_pr_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000501100008000)) 
    \FSM_sequential_nx_state_reg[0]_i_3 
       (.I0(Op),
        .I1(\MemtoReg_reg[0]_i_1 [2]),
        .I2(\MemtoReg_reg[0]_i_1 [0]),
        .I3(\MemtoReg_reg[0]_i_1 [1]),
        .I4(\MemtoReg_reg[0]_i_1 [3]),
        .I5(\MemtoReg_reg[0]_i_1 [4]),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \MemtoReg_reg[1]_i_3 
       (.I0(Op),
        .I1(\MemtoReg_reg[0]_i_1 [2]),
        .I2(\MemtoReg_reg[0]_i_1 [4]),
        .I3(\MemtoReg_reg[0]_i_1 [3]),
        .O(q_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \PCSource_reg[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(q_reg_1),
        .I3(\MemtoReg_reg[0]_i_1 [1]),
        .I4(\MemtoReg_reg[0]_i_1 [2]),
        .O(q_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \PCSource_reg[1]_i_1 
       (.I0(q_reg_1),
        .I1(\MemtoReg_reg[0]_i_1 [1]),
        .I2(\MemtoReg_reg[0]_i_1 [2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(q_reg_0[1]));
  LUT5 #(
    .INIT(32'h0020AAAA)) 
    \PCSource_reg[1]_i_2 
       (.I0(\PCSource_reg[1] ),
        .I1(\MemtoReg_reg[0]_i_1 [2]),
        .I2(\MemtoReg_reg[0]_i_1 [1]),
        .I3(q_reg_1),
        .I4(\FSM_sequential_pr_state_reg[0] ),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PCSource_reg[1]_i_3 
       (.I0(Op),
        .I1(\MemtoReg_reg[0]_i_1 [0]),
        .I2(\MemtoReg_reg[0]_i_1 [3]),
        .I3(\MemtoReg_reg[0]_i_1 [4]),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(Op));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_141
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1410
   (q_reg_0,
    D,
    \FSM_sequential_pr_state_reg[3] ,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    Q,
    \ALUOp_reg[0] ,
    \ALUOp_reg[0]_0 ,
    \FSM_sequential_nx_state_reg[2]_i_1 ,
    \FSM_sequential_nx_state_reg[2]_i_1_0 ,
    UpperImm_reg,
    \ALUSrcB_reg[2] ,
    Op,
    \ALUOp_reg[3] ,
    \ALUSrcB_reg[2]_0 ,
    RegDst_reg_i_3,
    RegDst_reg_i_3_0,
    RegDst_reg_i_3_1);
  output [0:0]q_reg_0;
  output [1:0]D;
  output \FSM_sequential_pr_state_reg[3] ;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output [0:0]q_reg_5;
  output q_reg_6;
  output q_reg_7;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [2:0]Q;
  input \ALUOp_reg[0] ;
  input \ALUOp_reg[0]_0 ;
  input \FSM_sequential_nx_state_reg[2]_i_1 ;
  input \FSM_sequential_nx_state_reg[2]_i_1_0 ;
  input UpperImm_reg;
  input \ALUSrcB_reg[2] ;
  input [4:0]Op;
  input \ALUOp_reg[3] ;
  input \ALUSrcB_reg[2]_0 ;
  input RegDst_reg_i_3;
  input RegDst_reg_i_3_0;
  input RegDst_reg_i_3_1;

  wire \ALUOp_reg[0] ;
  wire \ALUOp_reg[0]_0 ;
  wire \ALUOp_reg[0]_i_2_n_0 ;
  wire \ALUOp_reg[3] ;
  wire \ALUSrcB_reg[2] ;
  wire \ALUSrcB_reg[2]_0 ;
  wire Clock;
  wire [1:0]D;
  wire \FSM_sequential_nx_state_reg[2]_i_1 ;
  wire \FSM_sequential_nx_state_reg[2]_i_1_0 ;
  wire \FSM_sequential_nx_state_reg[2]_i_5_n_0 ;
  wire \FSM_sequential_pr_state_reg[3] ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [4:0]Op;
  wire [2:0]Q;
  wire RegDst_reg_i_3;
  wire RegDst_reg_i_3_0;
  wire RegDst_reg_i_3_1;
  wire Reset;
  wire UpperImm_reg;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire [0:0]q_reg_5;
  wire q_reg_6;
  wire q_reg_7;

  LUT6 #(
    .INIT(64'h1313131313131113)) 
    \ALUOp_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\ALUOp_reg[0]_i_2_n_0 ),
        .I3(\ALUOp_reg[0] ),
        .I4(\ALUOp_reg[0]_0 ),
        .I5(q_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFE)) 
    \ALUOp_reg[0]_i_2 
       (.I0(q_reg_0),
        .I1(Op[4]),
        .I2(Op[3]),
        .I3(Op[0]),
        .I4(Op[2]),
        .I5(Op[1]),
        .O(\ALUOp_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h83)) 
    \ALUOp_reg[2]_i_2 
       (.I0(q_reg_0),
        .I1(Op[0]),
        .I2(Op[2]),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h000000000000F800)) 
    \ALUOp_reg[3]_i_1 
       (.I0(q_reg_0),
        .I1(Op[1]),
        .I2(\ALUOp_reg[3] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\FSM_sequential_nx_state_reg[2]_i_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFF5FFFFF2FFFEF4)) 
    ALUSrcA_reg_i_3
       (.I0(q_reg_0),
        .I1(Op[1]),
        .I2(Op[3]),
        .I3(Op[4]),
        .I4(Op[0]),
        .I5(Op[2]),
        .O(q_reg_3));
  LUT2 #(
    .INIT(4'hE)) 
    \ALUSrcB_reg[0]_i_2 
       (.I0(q_reg_0),
        .I1(Op[1]),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ALUSrcB_reg[2]_i_1 
       (.I0(\ALUSrcB_reg[2]_0 ),
        .I1(q_reg_0),
        .I2(Op[0]),
        .I3(Op[2]),
        .I4(\ALUSrcB_reg[2] ),
        .I5(Op[1]),
        .O(q_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_nx_state_reg[0]_i_4 
       (.I0(q_reg_0),
        .I1(Op[4]),
        .I2(Op[3]),
        .I3(Op[0]),
        .I4(Op[2]),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEEEFEFF)) 
    \FSM_sequential_nx_state_reg[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\FSM_sequential_nx_state_reg[2]_i_5_n_0 ),
        .I3(\FSM_sequential_nx_state_reg[2]_i_1 ),
        .I4(\FSM_sequential_nx_state_reg[2]_i_1_0 ),
        .I5(q_reg_0),
        .O(\FSM_sequential_pr_state_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000002080)) 
    \FSM_sequential_nx_state_reg[2]_i_5 
       (.I0(q_reg_0),
        .I1(Op[0]),
        .I2(Op[2]),
        .I3(Op[3]),
        .I4(Op[4]),
        .I5(Op[1]),
        .O(\FSM_sequential_nx_state_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF2FFF2FFF2)) 
    RegDst_reg_i_4
       (.I0(q_reg_0),
        .I1(Op[2]),
        .I2(Op[0]),
        .I3(RegDst_reg_i_3),
        .I4(RegDst_reg_i_3_0),
        .I5(RegDst_reg_i_3_1),
        .O(q_reg_7));
  LUT6 #(
    .INIT(64'h8000000000008000)) 
    UpperImm_reg_i_2
       (.I0(q_reg_0),
        .I1(UpperImm_reg),
        .I2(Q[0]),
        .I3(\ALUSrcB_reg[2] ),
        .I4(Op[0]),
        .I5(Op[2]),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1411
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    SHAMTSel_reg_i_2,
    SHAMTSel_reg_i_2_0,
    SHAMTSel_reg_i_2_1,
    SHAMTSel_reg_i_2_2,
    \PCIn_reg[4]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input SHAMTSel_reg_i_2;
  input SHAMTSel_reg_i_2_0;
  input SHAMTSel_reg_i_2_1;
  input [1:0]SHAMTSel_reg_i_2_2;
  input [0:0]\PCIn_reg[4]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[4]_i_1 ;
  wire Reset;
  wire SHAMTSel_reg_i_2;
  wire SHAMTSel_reg_i_2_0;
  wire SHAMTSel_reg_i_2_1;
  wire [1:0]SHAMTSel_reg_i_2_2;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ALUOp_reg[2]_i_5 
       (.I0(q_reg_0),
        .I1(SHAMTSel_reg_i_2),
        .I2(SHAMTSel_reg_i_2_0),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000043)) 
    \ALUOp_reg[3]_i_3 
       (.I0(q_reg_0),
        .I1(SHAMTSel_reg_i_2),
        .I2(SHAMTSel_reg_i_2_0),
        .I3(SHAMTSel_reg_i_2_1),
        .I4(SHAMTSel_reg_i_2_2[1]),
        .I5(SHAMTSel_reg_i_2_2[0]),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[4]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[4]_i_1 ),
        .O(q_reg_3));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1412
   (Op,
    E,
    \FSM_sequential_pr_state_reg[0] ,
    q_reg_0,
    q_reg_1,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \ALUSrcB_reg[2] ,
    \ALUSrcB_reg[2]_0 ,
    \ALUSrcB_reg[2]_1 ,
    \ALUSrcB_reg[2]_2 ,
    \ALUOp_reg[3] ,
    \MemtoReg_reg[2]_i_2 );
  output [0:0]Op;
  output [0:0]E;
  output [0:0]\FSM_sequential_pr_state_reg[0] ;
  output q_reg_0;
  output q_reg_1;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input \ALUSrcB_reg[2] ;
  input \ALUSrcB_reg[2]_0 ;
  input \ALUSrcB_reg[2]_1 ;
  input \ALUSrcB_reg[2]_2 ;
  input \ALUOp_reg[3] ;
  input [4:0]\MemtoReg_reg[2]_i_2 ;

  wire \ALUOp_reg[3] ;
  wire \ALUSrcB_reg[2] ;
  wire \ALUSrcB_reg[2]_0 ;
  wire \ALUSrcB_reg[2]_1 ;
  wire \ALUSrcB_reg[2]_2 ;
  wire \ALUSrcB_reg[2]_i_4_n_0 ;
  wire Clock;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_pr_state_reg[0] ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [4:0]\MemtoReg_reg[2]_i_2 ;
  wire [0:0]Op;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;

  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ALUOp_reg[3]_i_2 
       (.I0(\ALUSrcB_reg[2] ),
        .I1(\ALUSrcB_reg[2]_i_4_n_0 ),
        .I2(\ALUOp_reg[3] ),
        .I3(\ALUSrcB_reg[2]_0 ),
        .I4(\ALUSrcB_reg[2]_2 ),
        .O(\FSM_sequential_pr_state_reg[0] ));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ALUSrcB_reg[2]_i_2 
       (.I0(\ALUSrcB_reg[2] ),
        .I1(\ALUSrcB_reg[2]_i_4_n_0 ),
        .I2(\ALUSrcB_reg[2]_0 ),
        .I3(\ALUSrcB_reg[2]_1 ),
        .I4(\ALUSrcB_reg[2]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hEFBEFFBFEFFEEFBB)) 
    \ALUSrcB_reg[2]_i_4 
       (.I0(Op),
        .I1(\MemtoReg_reg[2]_i_2 [4]),
        .I2(\MemtoReg_reg[2]_i_2 [0]),
        .I3(\MemtoReg_reg[2]_i_2 [2]),
        .I4(\MemtoReg_reg[2]_i_2 [3]),
        .I5(\MemtoReg_reg[2]_i_2 [1]),
        .O(\ALUSrcB_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000040004)) 
    \MemtoReg_reg[2]_i_4 
       (.I0(Op),
        .I1(\MemtoReg_reg[2]_i_2 [4]),
        .I2(\MemtoReg_reg[2]_i_2 [3]),
        .I3(\MemtoReg_reg[2]_i_2 [2]),
        .I4(\MemtoReg_reg[2]_i_2 [0]),
        .I5(\MemtoReg_reg[2]_i_2 [1]),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'h0001)) 
    PCWrite_reg_i_4
       (.I0(Op),
        .I1(\MemtoReg_reg[2]_i_2 [3]),
        .I2(\MemtoReg_reg[2]_i_2 [2]),
        .I3(\MemtoReg_reg[2]_i_2 [1]),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(Op));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1413
   (q_reg_0,
    D,
    \FSM_sequential_pr_state_reg[3] ,
    q_reg_1,
    \FSM_sequential_pr_state_reg[3]_0 ,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    Q,
    Op,
    \ALUOp_reg[2] ,
    \ALUOp_reg[2]_0 ,
    \ALUSrcB_reg[0] ,
    ALUSrcA_reg_i_2);
  output [0:0]q_reg_0;
  output [0:0]D;
  output [0:0]\FSM_sequential_pr_state_reg[3] ;
  output q_reg_1;
  output \FSM_sequential_pr_state_reg[3]_0 ;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [2:0]Q;
  input [4:0]Op;
  input \ALUOp_reg[2] ;
  input \ALUOp_reg[2]_0 ;
  input \ALUSrcB_reg[0] ;
  input ALUSrcA_reg_i_2;

  wire \ALUOp_reg[2] ;
  wire \ALUOp_reg[2]_0 ;
  wire ALUSrcA_reg_i_2;
  wire \ALUSrcB_reg[0] ;
  wire Clock;
  wire [0:0]D;
  wire [0:0]\FSM_sequential_pr_state_reg[3] ;
  wire \FSM_sequential_pr_state_reg[3]_0 ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [4:0]Op;
  wire [2:0]Q;
  wire Reset;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT6 #(
    .INIT(64'h5455555555555555)) 
    \ALUOp_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(q_reg_0),
        .I2(Op[4]),
        .I3(Q[0]),
        .I4(\ALUOp_reg[2] ),
        .I5(\ALUOp_reg[2]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0400000055555555)) 
    \ALUSrcB_reg[0]_i_1 
       (.I0(Q[2]),
        .I1(q_reg_1),
        .I2(\ALUSrcB_reg[0] ),
        .I3(Op[0]),
        .I4(Op[2]),
        .I5(Q[0]),
        .O(\FSM_sequential_pr_state_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFFDDFD)) 
    IorD_reg_i_3
       (.I0(q_reg_0),
        .I1(Op[4]),
        .I2(Op[1]),
        .I3(Op[0]),
        .I4(Op[3]),
        .I5(Op[2]),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    PCWrite_reg_i_3
       (.I0(q_reg_0),
        .I1(Op[0]),
        .O(q_reg_4));
  LUT2 #(
    .INIT(4'h2)) 
    PCWrite_reg_i_5
       (.I0(q_reg_3),
        .I1(ALUSrcA_reg_i_2),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'h1551555515511555)) 
    RegDst_reg_i_1
       (.I0(Q[2]),
        .I1(q_reg_1),
        .I2(Op[0]),
        .I3(Op[2]),
        .I4(Op[3]),
        .I5(Op[1]),
        .O(\FSM_sequential_pr_state_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h1)) 
    UpperImm_reg_i_3
       (.I0(q_reg_0),
        .I1(Op[4]),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1414
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \FSM_sequential_nx_state_reg[2]_i_4 ,
    \FSM_sequential_nx_state_reg[2]_i_4_0 ,
    \FSM_sequential_nx_state_reg[2]_i_4_1 ,
    \FSM_sequential_nx_state_reg[2]_i_4_2 ,
    \FSM_sequential_nx_state_reg[2]_i_4_3 ,
    \MemtoReg_reg[0]_i_2 ,
    \MemtoReg_reg[0]_i_2_0 ,
    \PCIn_reg[5]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input \FSM_sequential_nx_state_reg[2]_i_4 ;
  input \FSM_sequential_nx_state_reg[2]_i_4_0 ;
  input [0:0]\FSM_sequential_nx_state_reg[2]_i_4_1 ;
  input \FSM_sequential_nx_state_reg[2]_i_4_2 ;
  input \FSM_sequential_nx_state_reg[2]_i_4_3 ;
  input \MemtoReg_reg[0]_i_2 ;
  input \MemtoReg_reg[0]_i_2_0 ;
  input [0:0]\PCIn_reg[5]_i_1 ;

  wire Clock;
  wire \FSM_sequential_nx_state_reg[2]_i_4 ;
  wire \FSM_sequential_nx_state_reg[2]_i_4_0 ;
  wire [0:0]\FSM_sequential_nx_state_reg[2]_i_4_1 ;
  wire \FSM_sequential_nx_state_reg[2]_i_4_2 ;
  wire \FSM_sequential_nx_state_reg[2]_i_4_3 ;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire \MemtoReg_reg[0]_i_2 ;
  wire \MemtoReg_reg[0]_i_2_0 ;
  wire [0:0]\PCIn_reg[5]_i_1 ;
  wire Reset;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;

  LUT6 #(
    .INIT(64'h0000000000000019)) 
    \FSM_sequential_nx_state_reg[2]_i_6 
       (.I0(q_reg_0),
        .I1(\FSM_sequential_nx_state_reg[2]_i_4 ),
        .I2(\FSM_sequential_nx_state_reg[2]_i_4_0 ),
        .I3(\FSM_sequential_nx_state_reg[2]_i_4_1 ),
        .I4(\FSM_sequential_nx_state_reg[2]_i_4_2 ),
        .I5(\FSM_sequential_nx_state_reg[2]_i_4_3 ),
        .O(q_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \MemtoReg_reg[0]_i_3 
       (.I0(q_reg_0),
        .I1(\FSM_sequential_nx_state_reg[2]_i_4_2 ),
        .I2(\MemtoReg_reg[0]_i_2 ),
        .I3(\MemtoReg_reg[0]_i_2_0 ),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[5]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[5]_i_1 ),
        .O(q_reg_3));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1415
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    SHAMTSel_reg,
    SHAMTSel_reg_0,
    SHAMTSel_reg_1,
    SHAMTSel_reg_2,
    SHAMTSel_reg_3,
    \PCIn_reg[6]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input SHAMTSel_reg;
  input SHAMTSel_reg_0;
  input SHAMTSel_reg_1;
  input SHAMTSel_reg_2;
  input SHAMTSel_reg_3;
  input [0:0]\PCIn_reg[6]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[6]_i_1 ;
  wire Reset;
  wire SHAMTSel_reg;
  wire SHAMTSel_reg_0;
  wire SHAMTSel_reg_1;
  wire SHAMTSel_reg_2;
  wire SHAMTSel_reg_3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;

  LUT6 #(
    .INIT(64'hFFFEFFFEFEFFFFEE)) 
    \ALUOp_reg[1]_i_3 
       (.I0(q_reg_0),
        .I1(SHAMTSel_reg_2),
        .I2(SHAMTSel_reg),
        .I3(SHAMTSel_reg_1),
        .I4(SHAMTSel_reg_0),
        .I5(SHAMTSel_reg_3),
        .O(q_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ALUOp_reg[2]_i_4 
       (.I0(q_reg_0),
        .I1(SHAMTSel_reg),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[6]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[6]_i_1 ),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    SHAMTSel_reg_i_1
       (.I0(q_reg_0),
        .I1(SHAMTSel_reg),
        .I2(SHAMTSel_reg_0),
        .I3(SHAMTSel_reg_1),
        .I4(SHAMTSel_reg_2),
        .I5(SHAMTSel_reg_3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1416
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \MemtoReg_reg[2]_i_2 ,
    \MemtoReg_reg[2]_i_2_0 ,
    \MemtoReg_reg[2]_i_2_1 ,
    PCWrite_reg_i_1,
    PCWrite_reg_i_1_0,
    PCWrite_reg_i_1_1,
    PCWrite_reg_i_1_2,
    PCWrite_reg_i_1_3,
    WrCLO_reg_i_2,
    WrCLO_reg_i_2_0,
    \PCIn_reg[7]_i_1 );
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output q_reg_3;
  output q_reg_4;
  output q_reg_5;
  output q_reg_6;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input \MemtoReg_reg[2]_i_2 ;
  input \MemtoReg_reg[2]_i_2_0 ;
  input \MemtoReg_reg[2]_i_2_1 ;
  input PCWrite_reg_i_1;
  input PCWrite_reg_i_1_0;
  input PCWrite_reg_i_1_1;
  input PCWrite_reg_i_1_2;
  input PCWrite_reg_i_1_3;
  input WrCLO_reg_i_2;
  input WrCLO_reg_i_2_0;
  input [0:0]\PCIn_reg[7]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire \MemtoReg_reg[2]_i_2 ;
  wire \MemtoReg_reg[2]_i_2_0 ;
  wire \MemtoReg_reg[2]_i_2_1 ;
  wire [0:0]\PCIn_reg[7]_i_1 ;
  wire PCWrite_reg_i_1;
  wire PCWrite_reg_i_1_0;
  wire PCWrite_reg_i_1_1;
  wire PCWrite_reg_i_1_2;
  wire PCWrite_reg_i_1_3;
  wire Reset;
  wire WrCLO_reg_i_2;
  wire WrCLO_reg_i_2_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ALUOp_reg[3]_i_5 
       (.I0(q_reg_0),
        .I1(PCWrite_reg_i_1),
        .I2(PCWrite_reg_i_1_0),
        .O(q_reg_4));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \FSM_sequential_nx_state_reg[1]_i_5 
       (.I0(q_reg_0),
        .I1(PCWrite_reg_i_1_1),
        .I2(PCWrite_reg_i_1_2),
        .I3(PCWrite_reg_i_1_3),
        .I4(PCWrite_reg_i_1),
        .I5(PCWrite_reg_i_1_0),
        .O(q_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_nx_state_reg[2]_i_7 
       (.I0(q_reg_0),
        .I1(PCWrite_reg_i_1_0),
        .O(q_reg_5));
  LUT5 #(
    .INIT(32'h45445555)) 
    \MemtoReg_reg[2]_i_5 
       (.I0(q_reg_2),
        .I1(\MemtoReg_reg[2]_i_2 ),
        .I2(\MemtoReg_reg[2]_i_2_0 ),
        .I3(q_reg_3),
        .I4(\MemtoReg_reg[2]_i_2_1 ),
        .O(q_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[7]_i_5 
       (.I0(q_reg_0),
        .I1(\PCIn_reg[7]_i_1 ),
        .O(q_reg_6));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    WrCLO_reg_i_3
       (.I0(q_reg_0),
        .I1(PCWrite_reg_i_1_1),
        .I2(WrCLO_reg_i_2),
        .I3(PCWrite_reg_i_1_0),
        .I4(PCWrite_reg_i_1_3),
        .I5(WrCLO_reg_i_2_0),
        .O(q_reg_2));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(q_reg_0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1417
   (p_1_in,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[8]_i_1 );
  output [0:0]p_1_in;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[8]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[8]_i_1 ;
  wire Reset;
  wire [0:0]p_1_in;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[8]_i_5 
       (.I0(p_1_in),
        .I1(\PCIn_reg[8]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1418
   (p_1_in,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[9]_i_1 );
  output [0:0]p_1_in;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[9]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[9]_i_1 ;
  wire Reset;
  wire [0:0]p_1_in;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[9]_i_5 
       (.I0(p_1_in),
        .I1(\PCIn_reg[9]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1419
   (p_1_in,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[10]_i_1 );
  output [0:0]p_1_in;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[10]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[10]_i_1 ;
  wire Reset;
  wire [0:0]p_1_in;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[10]_i_5 
       (.I0(p_1_in),
        .I1(\PCIn_reg[10]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_142
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1420
   (p_1_in,
    q_reg_0,
    IRWrite,
    MemoryDataIn,
    Clock,
    Reset,
    \PCIn_reg[11]_i_1 );
  output [0:0]p_1_in;
  output q_reg_0;
  input IRWrite;
  input [0:0]MemoryDataIn;
  input Clock;
  input Reset;
  input [0:0]\PCIn_reg[11]_i_1 ;

  wire Clock;
  wire IRWrite;
  wire [0:0]MemoryDataIn;
  wire [0:0]\PCIn_reg[11]_i_1 ;
  wire Reset;
  wire [0:0]p_1_in;
  wire q_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \PCIn_reg[11]_i_5 
       (.I0(p_1_in),
        .I1(\PCIn_reg[11]_i_1 ),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(IRWrite),
        .CLR(Reset),
        .D(MemoryDataIn),
        .Q(p_1_in));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1421
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1422
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1423
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1424
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1425
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1426
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1427
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1428
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1429
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_143
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1430
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1431
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1432
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1433
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1434
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1435
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1436
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1437
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1438
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1439
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_144
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1440
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1441
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1442
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1443
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1444
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1445
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1446
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1447
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1448
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1449
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_145
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1450
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1451
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1452
   (HighRegOut,
    WrLOW,
    R,
    Clock,
    Reset);
  output [0:0]HighRegOut;
  input WrLOW;
  input [0:0]R;
  input Clock;
  input Reset;

  wire Clock;
  wire [0:0]HighRegOut;
  wire [0:0]R;
  wire Reset;
  wire WrLOW;

  FDCE q_reg
       (.C(Clock),
        .CE(WrLOW),
        .CLR(Reset),
        .D(R),
        .Q(HighRegOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1453
   (ALUOut,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]ALUOut;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire [0:0]ALUOut;
  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[0]_INST_0 
       (.I0(ALUOut),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(ALUOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1454
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[10]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1455
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[11]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1456
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[12]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1457
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[13]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1458
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[14]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1459
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[15]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_146
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1460
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[16]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1461
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[17]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1462
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[18]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1463
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[19]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1464
   (ALUOut,
    MemoryAddress,
    q_reg_0,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut,
    MemtoReg,
    q_i_3__71);
  output [0:0]ALUOut;
  output [0:0]MemoryAddress;
  output q_reg_0;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;
  input [1:0]MemtoReg;
  input [0:0]q_i_3__71;

  wire [0:0]ALUOut;
  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [1:0]MemtoReg;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]q_i_3__71;
  wire q_reg_0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[1]_INST_0 
       (.I0(ALUOut),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  LUT4 #(
    .INIT(16'h0008)) 
    q_i_13__67
       (.I0(ALUOut),
        .I1(MemtoReg[0]),
        .I2(MemtoReg[1]),
        .I3(q_i_3__71),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(ALUOut));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1465
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[20]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1466
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[21]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1467
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[22]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1468
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[23]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1469
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[24]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_147
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1470
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[25]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1471
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[26]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1472
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[27]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1473
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[28]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1474
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[29]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1475
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[2]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1476
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[30]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1477
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[31]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1478
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[3]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1479
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[4]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_148
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1480
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[5]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1481
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[6]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1482
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[7]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1483
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[8]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_1484
   (p_1_in__0,
    MemoryAddress,
    ALURegWrite,
    ALUResult,
    Clock,
    Reset,
    IorD,
    PCOut);
  output [0:0]p_1_in__0;
  output [0:0]MemoryAddress;
  input ALURegWrite;
  input [0:0]ALUResult;
  input Clock;
  input Reset;
  input IorD;
  input [0:0]PCOut;

  wire ALURegWrite;
  wire [0:0]ALUResult;
  wire Clock;
  wire IorD;
  wire [0:0]MemoryAddress;
  wire [0:0]PCOut;
  wire Reset;
  wire [0:0]p_1_in__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \MemoryAddress[9]_INST_0 
       (.I0(p_1_in__0),
        .I1(IorD),
        .I2(PCOut),
        .O(MemoryAddress));
  FDCE q_reg
       (.C(Clock),
        .CE(ALURegWrite),
        .CLR(Reset),
        .D(ALUResult),
        .Q(p_1_in__0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_149
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_150
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_151
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_152
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_153
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_154
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_155
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_156
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_157
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_158
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_159
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_160
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_161
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_162
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_163
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_164
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_165
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_166
   (data25,
    \writeRd[6].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data25;
  input [6:6]\writeRd[6].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data25;
  wire [6:6]\writeRd[6].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[6].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data25));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_167
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_168
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_169
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_170
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_171
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_172
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_173
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_174
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_175
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_176
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_177
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_178
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_179
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_180
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_181
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_182
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_183
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_184
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_185
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_186
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_187
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_188
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_189
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_190
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_191
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_192
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_193
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_194
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_195
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_196
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_197
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_198
   (data26,
    \writeRd[5].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data26;
  input [5:5]\writeRd[5].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data26;
  wire [5:5]\writeRd[5].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[5].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data26));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_199
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_200
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_201
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_202
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_203
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_204
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_205
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_206
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_207
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_208
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_209
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_210
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_211
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_212
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_213
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_214
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_215
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_216
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_217
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_218
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_219
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_220
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_221
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_222
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_223
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_224
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_225
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_226
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_227
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_228
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_229
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_230
   (data27,
    \writeRd[4].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data27;
  input [4:4]\writeRd[4].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data27;
  wire [4:4]\writeRd[4].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[4].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data27));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_231
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__31_0,
    q_reg_i_5__31_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__31_0;
  input q_reg_i_5__31_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__0_n_0;
  wire q_i_12__32_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__31_0;
  wire q_reg_i_5__31_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__0
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__32
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__31_0),
        .I3(data30),
        .I4(q_reg_i_5__31_1),
        .I5(data31),
        .O(q_i_12__32_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5
       (.I0(q_i_12__0_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__31
       (.I0(q_i_12__32_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_232
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__41_0,
    q_reg_i_5__41_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__41_0;
  input q_reg_i_5__41_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__10_n_0;
  wire q_i_12__42_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__41_0;
  wire q_reg_i_5__41_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__10
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__42
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__41_0),
        .I3(data30),
        .I4(q_reg_i_5__41_1),
        .I5(data31),
        .O(q_i_12__42_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__41
       (.I0(q_i_12__42_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__9
       (.I0(q_i_12__10_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_233
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__42_0,
    q_reg_i_5__42_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__42_0;
  input q_reg_i_5__42_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__11_n_0;
  wire q_i_12__43_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__42_0;
  wire q_reg_i_5__42_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__11
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__43
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__42_0),
        .I3(data30),
        .I4(q_reg_i_5__42_1),
        .I5(data31),
        .O(q_i_12__43_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__10
       (.I0(q_i_12__11_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__42
       (.I0(q_i_12__43_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_234
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__43_0,
    q_reg_i_5__43_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__43_0;
  input q_reg_i_5__43_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__12_n_0;
  wire q_i_12__44_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__43_0;
  wire q_reg_i_5__43_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__12
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__44
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__43_0),
        .I3(data30),
        .I4(q_reg_i_5__43_1),
        .I5(data31),
        .O(q_i_12__44_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__11
       (.I0(q_i_12__12_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__43
       (.I0(q_i_12__44_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_235
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__44_0,
    q_reg_i_5__44_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__44_0;
  input q_reg_i_5__44_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__13_n_0;
  wire q_i_12__45_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__44_0;
  wire q_reg_i_5__44_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__13
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__45
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__44_0),
        .I3(data30),
        .I4(q_reg_i_5__44_1),
        .I5(data31),
        .O(q_i_12__45_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__12
       (.I0(q_i_12__13_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__44
       (.I0(q_i_12__45_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_236
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__45_0,
    q_reg_i_5__45_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__45_0;
  input q_reg_i_5__45_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__14_n_0;
  wire q_i_12__46_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__45_0;
  wire q_reg_i_5__45_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__14
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__46
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__45_0),
        .I3(data30),
        .I4(q_reg_i_5__45_1),
        .I5(data31),
        .O(q_i_12__46_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__13
       (.I0(q_i_12__14_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__45
       (.I0(q_i_12__46_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_237
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__46_0,
    q_reg_i_5__46_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__46_0;
  input q_reg_i_5__46_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__15_n_0;
  wire q_i_12__47_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__46_0;
  wire q_reg_i_5__46_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__15
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__47
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__46_0),
        .I3(data30),
        .I4(q_reg_i_5__46_1),
        .I5(data31),
        .O(q_i_12__47_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__14
       (.I0(q_i_12__15_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__46
       (.I0(q_i_12__47_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_238
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__15_0,
    data30,
    q_reg_i_5__15_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__47_0,
    q_reg_i_5__47_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__15_0;
  input [0:0]data30;
  input q_reg_i_5__15_1;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__47_0;
  input q_reg_i_5__47_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__16_n_0;
  wire q_i_12__48_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__15_0;
  wire q_reg_i_5__15_1;
  wire q_reg_i_5__47_0;
  wire q_reg_i_5__47_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__16
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__15_0),
        .I3(data30),
        .I4(q_reg_i_5__15_1),
        .I5(data31),
        .O(q_i_12__16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__48
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__47_0),
        .I3(data30),
        .I4(q_reg_i_5__47_1),
        .I5(data31),
        .O(q_i_12__48_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__15
       (.I0(q_i_12__16_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__47
       (.I0(q_i_12__48_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_239
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__16_0,
    data30,
    q_reg_i_5__16_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__48_0,
    q_reg_i_5__48_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__16_0;
  input [0:0]data30;
  input q_reg_i_5__16_1;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__48_0;
  input q_reg_i_5__48_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__17_n_0;
  wire q_i_12__49_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__16_0;
  wire q_reg_i_5__16_1;
  wire q_reg_i_5__48_0;
  wire q_reg_i_5__48_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__17
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__16_0),
        .I3(data30),
        .I4(q_reg_i_5__16_1),
        .I5(data31),
        .O(q_i_12__17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__49
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__48_0),
        .I3(data30),
        .I4(q_reg_i_5__48_1),
        .I5(data31),
        .O(q_i_12__49_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__16
       (.I0(q_i_12__17_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__48
       (.I0(q_i_12__49_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_240
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__17_0,
    data30,
    q_reg_i_5__17_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__49_0,
    q_reg_i_5__49_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__17_0;
  input [0:0]data30;
  input q_reg_i_5__17_1;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__49_0;
  input q_reg_i_5__49_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__18_n_0;
  wire q_i_12__50_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__17_0;
  wire q_reg_i_5__17_1;
  wire q_reg_i_5__49_0;
  wire q_reg_i_5__49_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__18
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__17_0),
        .I3(data30),
        .I4(q_reg_i_5__17_1),
        .I5(data31),
        .O(q_i_12__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__50
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__49_0),
        .I3(data30),
        .I4(q_reg_i_5__49_1),
        .I5(data31),
        .O(q_i_12__50_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__17
       (.I0(q_i_12__18_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__49
       (.I0(q_i_12__50_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_241
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__18_0,
    data30,
    q_reg_i_5__18_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__50_0,
    q_reg_i_5__50_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__18_0;
  input [0:0]data30;
  input q_reg_i_5__18_1;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__50_0;
  input q_reg_i_5__50_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__19_n_0;
  wire q_i_12__51_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__18_0;
  wire q_reg_i_5__18_1;
  wire q_reg_i_5__50_0;
  wire q_reg_i_5__50_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__19
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__18_0),
        .I3(data30),
        .I4(q_reg_i_5__18_1),
        .I5(data31),
        .O(q_i_12__19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__51
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__50_0),
        .I3(data30),
        .I4(q_reg_i_5__50_1),
        .I5(data31),
        .O(q_i_12__51_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__18
       (.I0(q_i_12__19_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__50
       (.I0(q_i_12__51_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_242
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__32_0,
    q_reg_i_5__32_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__32_0;
  input q_reg_i_5__32_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__1_n_0;
  wire q_i_12__33_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__32_0;
  wire q_reg_i_5__32_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__1
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__33
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__32_0),
        .I3(data30),
        .I4(q_reg_i_5__32_1),
        .I5(data31),
        .O(q_i_12__33_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__0
       (.I0(q_i_12__1_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__32
       (.I0(q_i_12__33_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_243
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__19_0,
    data30,
    q_reg_i_5__19_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__51_0,
    q_reg_i_5__51_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__19_0;
  input [0:0]data30;
  input q_reg_i_5__19_1;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__51_0;
  input q_reg_i_5__51_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__20_n_0;
  wire q_i_12__52_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__19_0;
  wire q_reg_i_5__19_1;
  wire q_reg_i_5__51_0;
  wire q_reg_i_5__51_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__20
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__19_0),
        .I3(data30),
        .I4(q_reg_i_5__19_1),
        .I5(data31),
        .O(q_i_12__20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__52
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__51_0),
        .I3(data30),
        .I4(q_reg_i_5__51_1),
        .I5(data31),
        .O(q_i_12__52_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__19
       (.I0(q_i_12__20_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__51
       (.I0(q_i_12__52_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_244
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__20_0,
    data30,
    q_reg_i_5__20_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__52_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__20_0;
  input [0:0]data30;
  input q_reg_i_5__20_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__52_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__21_n_0;
  wire q_i_12__53_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__20_0;
  wire q_reg_i_5__20_1;
  wire q_reg_i_5__52_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__21
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__20_0),
        .I3(data30),
        .I4(q_reg_i_5__20_1),
        .I5(data31),
        .O(q_i_12__21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__53
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__52_0),
        .I5(data31),
        .O(q_i_12__53_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__20
       (.I0(q_i_12__21_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__52
       (.I0(q_i_12__53_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_245
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__21_0,
    data30,
    q_reg_i_5__21_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__53_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__21_0;
  input [0:0]data30;
  input q_reg_i_5__21_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__53_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__22_n_0;
  wire q_i_12__54_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__21_0;
  wire q_reg_i_5__21_1;
  wire q_reg_i_5__53_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__22
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__21_0),
        .I3(data30),
        .I4(q_reg_i_5__21_1),
        .I5(data31),
        .O(q_i_12__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__54
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__53_0),
        .I5(data31),
        .O(q_i_12__54_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__21
       (.I0(q_i_12__22_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__53
       (.I0(q_i_12__54_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_246
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__22_0,
    data30,
    q_reg_i_5__22_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__54_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__22_0;
  input [0:0]data30;
  input q_reg_i_5__22_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__54_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__23_n_0;
  wire q_i_12__55_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__22_0;
  wire q_reg_i_5__22_1;
  wire q_reg_i_5__54_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__23
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__22_0),
        .I3(data30),
        .I4(q_reg_i_5__22_1),
        .I5(data31),
        .O(q_i_12__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__55
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__54_0),
        .I5(data31),
        .O(q_i_12__55_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__22
       (.I0(q_i_12__23_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__54
       (.I0(q_i_12__55_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_247
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__23_0,
    data30,
    q_reg_i_5__23_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__55_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__23_0;
  input [0:0]data30;
  input q_reg_i_5__23_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__55_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__24_n_0;
  wire q_i_12__56_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__23_0;
  wire q_reg_i_5__23_1;
  wire q_reg_i_5__55_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__24
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__23_0),
        .I3(data30),
        .I4(q_reg_i_5__23_1),
        .I5(data31),
        .O(q_i_12__24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__56
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__55_0),
        .I5(data31),
        .O(q_i_12__56_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__23
       (.I0(q_i_12__24_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__55
       (.I0(q_i_12__56_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_248
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__24_0,
    data30,
    q_reg_i_5__24_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__56_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__24_0;
  input [0:0]data30;
  input q_reg_i_5__24_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__56_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__25_n_0;
  wire q_i_12__57_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__24_0;
  wire q_reg_i_5__24_1;
  wire q_reg_i_5__56_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__25
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__24_0),
        .I3(data30),
        .I4(q_reg_i_5__24_1),
        .I5(data31),
        .O(q_i_12__25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__57
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__56_0),
        .I5(data31),
        .O(q_i_12__57_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__24
       (.I0(q_i_12__25_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__56
       (.I0(q_i_12__57_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_249
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__25_0,
    data30,
    q_reg_i_5__25_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__57_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__25_0;
  input [0:0]data30;
  input q_reg_i_5__25_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__57_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__26_n_0;
  wire q_i_12__58_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__25_0;
  wire q_reg_i_5__25_1;
  wire q_reg_i_5__57_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__26
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__25_0),
        .I3(data30),
        .I4(q_reg_i_5__25_1),
        .I5(data31),
        .O(q_i_12__26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__58
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__57_0),
        .I5(data31),
        .O(q_i_12__58_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__25
       (.I0(q_i_12__26_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__57
       (.I0(q_i_12__58_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_250
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__26_0,
    data30,
    q_reg_i_5__26_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__58_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__26_0;
  input [0:0]data30;
  input q_reg_i_5__26_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__58_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__27_n_0;
  wire q_i_12__59_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__26_0;
  wire q_reg_i_5__26_1;
  wire q_reg_i_5__58_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__27
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__26_0),
        .I3(data30),
        .I4(q_reg_i_5__26_1),
        .I5(data31),
        .O(q_i_12__27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__59
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__58_0),
        .I5(data31),
        .O(q_i_12__59_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__26
       (.I0(q_i_12__27_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__58
       (.I0(q_i_12__59_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_251
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__27_0,
    data30,
    q_reg_i_5__27_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__59_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__27_0;
  input [0:0]data30;
  input q_reg_i_5__27_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__59_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__28_n_0;
  wire q_i_12__60_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__27_0;
  wire q_reg_i_5__27_1;
  wire q_reg_i_5__59_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__28
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__27_0),
        .I3(data30),
        .I4(q_reg_i_5__27_1),
        .I5(data31),
        .O(q_i_12__28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__60
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__59_0),
        .I5(data31),
        .O(q_i_12__60_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__27
       (.I0(q_i_12__28_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__59
       (.I0(q_i_12__60_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_252
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__28_0,
    data30,
    q_reg_i_5__28_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__60_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__28_0;
  input [0:0]data30;
  input q_reg_i_5__28_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__60_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__29_n_0;
  wire q_i_12__61_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__28_0;
  wire q_reg_i_5__28_1;
  wire q_reg_i_5__60_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__29
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__28_0),
        .I3(data30),
        .I4(q_reg_i_5__28_1),
        .I5(data31),
        .O(q_i_12__29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__61
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__60_0),
        .I5(data31),
        .O(q_i_12__61_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__28
       (.I0(q_i_12__29_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__60
       (.I0(q_i_12__61_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_253
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__33_0,
    q_reg_i_5__33_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__33_0;
  input q_reg_i_5__33_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__2_n_0;
  wire q_i_12__34_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__33_0;
  wire q_reg_i_5__33_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__2
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__34
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__33_0),
        .I3(data30),
        .I4(q_reg_i_5__33_1),
        .I5(data31),
        .O(q_i_12__34_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__1
       (.I0(q_i_12__2_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__33
       (.I0(q_i_12__34_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_254
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__29_0,
    data30,
    q_reg_i_5__29_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__61_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__29_0;
  input [0:0]data30;
  input q_reg_i_5__29_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__61_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__30_n_0;
  wire q_i_12__62_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__29_0;
  wire q_reg_i_5__29_1;
  wire q_reg_i_5__61_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__30
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__29_0),
        .I3(data30),
        .I4(q_reg_i_5__29_1),
        .I5(data31),
        .O(q_i_12__30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__62
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__61_0),
        .I5(data31),
        .O(q_i_12__62_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__29
       (.I0(q_i_12__30_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__61
       (.I0(q_i_12__62_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_255
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    q_reg_i_5__30_0,
    data30,
    q_reg_i_5__30_1,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__62_0);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input q_reg_i_5__30_0;
  input [0:0]data30;
  input q_reg_i_5__30_1;
  input [0:0]data31;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_5__62_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__31_n_0;
  wire q_i_12__63_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__30_0;
  wire q_reg_i_5__30_1;
  wire q_reg_i_5__62_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__31
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__30_0),
        .I3(data30),
        .I4(q_reg_i_5__30_1),
        .I5(data31),
        .O(q_i_12__31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__63
       (.I0(data28),
        .I1(data29),
        .I2(r2[0]),
        .I3(data30),
        .I4(q_reg_i_5__62_0),
        .I5(data31),
        .O(q_i_12__63_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__30
       (.I0(q_i_12__31_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_5__62
       (.I0(q_i_12__63_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_256
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__34_0,
    q_reg_i_5__34_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__34_0;
  input q_reg_i_5__34_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__35_n_0;
  wire q_i_12__3_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__34_0;
  wire q_reg_i_5__34_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__3
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__35
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__34_0),
        .I3(data30),
        .I4(q_reg_i_5__34_1),
        .I5(data31),
        .O(q_i_12__35_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__2
       (.I0(q_i_12__3_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__34
       (.I0(q_i_12__35_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_257
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__35_0,
    q_reg_i_5__35_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__35_0;
  input q_reg_i_5__35_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__36_n_0;
  wire q_i_12__4_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__35_0;
  wire q_reg_i_5__35_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__36
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__35_0),
        .I3(data30),
        .I4(q_reg_i_5__35_1),
        .I5(data31),
        .O(q_i_12__36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__4
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__4_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__3
       (.I0(q_i_12__4_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_5__35
       (.I0(q_i_12__36_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_258
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__36_0,
    q_reg_i_5__36_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__36_0;
  input q_reg_i_5__36_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__37_n_0;
  wire q_i_12__5_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__36_0;
  wire q_reg_i_5__36_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__37
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__36_0),
        .I3(data30),
        .I4(q_reg_i_5__36_1),
        .I5(data31),
        .O(q_i_12__37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__5
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__5_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__36
       (.I0(q_i_12__37_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__4
       (.I0(q_i_12__5_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_259
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__37_0,
    q_reg_i_5__37_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__37_0;
  input q_reg_i_5__37_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__38_n_0;
  wire q_i_12__6_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__37_0;
  wire q_reg_i_5__37_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__38
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__37_0),
        .I3(data30),
        .I4(q_reg_i_5__37_1),
        .I5(data31),
        .O(q_i_12__38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__6
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__6_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__37
       (.I0(q_i_12__38_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__5
       (.I0(q_i_12__6_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_260
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__38_0,
    q_reg_i_5__38_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__38_0;
  input q_reg_i_5__38_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__39_n_0;
  wire q_i_12__7_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__38_0;
  wire q_reg_i_5__38_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__39
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__38_0),
        .I3(data30),
        .I4(q_reg_i_5__38_1),
        .I5(data31),
        .O(q_i_12__39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__7
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__7_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__38
       (.I0(q_i_12__39_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__6
       (.I0(q_i_12__7_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_261
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__39_0,
    q_reg_i_5__39_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__39_0;
  input q_reg_i_5__39_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__40_n_0;
  wire q_i_12__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__39_0;
  wire q_reg_i_5__39_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__40
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__39_0),
        .I3(data30),
        .I4(q_reg_i_5__39_1),
        .I5(data31),
        .O(q_i_12__40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__8
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__8_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__39
       (.I0(q_i_12__40_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__7
       (.I0(q_i_12__8_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_262
   (q_reg_0,
    q_reg_1,
    \writeRd[3].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data29,
    data30,
    data31,
    r2,
    q_reg_3,
    q_reg_i_5__40_0,
    q_reg_i_5__40_1);
  output q_reg_0;
  output q_reg_1;
  input [3:3]\writeRd[3].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data29;
  input [0:0]data30;
  input [0:0]data31;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_5__40_0;
  input q_reg_i_5__40_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data28;
  wire [0:0]data29;
  wire [0:0]data30;
  wire [0:0]data31;
  wire q_i_12__41_n_0;
  wire q_i_12__9_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_5__40_0;
  wire q_reg_i_5__40_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [3:3]\writeRd[3].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__41
       (.I0(data28),
        .I1(data29),
        .I2(q_reg_i_5__40_0),
        .I3(data30),
        .I4(q_reg_i_5__40_1),
        .I5(data31),
        .O(q_i_12__41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_12__9
       (.I0(data28),
        .I1(data29),
        .I2(r1[1]),
        .I3(data30),
        .I4(r1[0]),
        .I5(data31),
        .O(q_i_12__9_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[3].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data28));
  MUXF7 q_reg_i_5__40
       (.I0(q_i_12__41_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_5__8
       (.I0(q_i_12__9_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_263
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    r2,
    q_reg_i_2__31);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input [0:0]r2;
  input q_reg_i_2__31;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__31;
  wire [1:0]r1;
  wire [0:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__2
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__34
       (.I0(data0),
        .I1(data1),
        .I2(r2),
        .I3(data2),
        .I4(q_reg_i_2__31),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_264
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__41,
    q_reg_i_2__41_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__41;
  input q_reg_i_2__41_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__41;
  wire q_reg_i_2__41_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__12
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__44
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__41),
        .I3(data2),
        .I4(q_reg_i_2__41_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_265
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__42,
    q_reg_i_2__42_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__42;
  input q_reg_i_2__42_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__42;
  wire q_reg_i_2__42_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__13
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__45
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__42),
        .I3(data2),
        .I4(q_reg_i_2__42_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_266
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__43,
    q_reg_i_2__43_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__43;
  input q_reg_i_2__43_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__43;
  wire q_reg_i_2__43_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__14
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__46
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__43),
        .I3(data2),
        .I4(q_reg_i_2__43_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_267
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__44,
    q_reg_i_2__44_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__44;
  input q_reg_i_2__44_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__44;
  wire q_reg_i_2__44_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__15
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__47
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__44),
        .I3(data2),
        .I4(q_reg_i_2__44_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_268
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__45,
    q_reg_i_2__45_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__45;
  input q_reg_i_2__45_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__45;
  wire q_reg_i_2__45_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__16
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__48
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__45),
        .I3(data2),
        .I4(q_reg_i_2__45_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_269
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__46,
    q_reg_i_2__46_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__46;
  input q_reg_i_2__46_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__46;
  wire q_reg_i_2__46_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__17
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__49
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__46),
        .I3(data2),
        .I4(q_reg_i_2__46_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_270
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__15,
    data2,
    q_reg_i_2__15_0,
    data3,
    q_reg_i_2__47,
    q_reg_i_2__47_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__15;
  input [0:0]data2;
  input q_reg_i_2__15_0;
  input [0:0]data3;
  input q_reg_i_2__47;
  input q_reg_i_2__47_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__15;
  wire q_reg_i_2__15_0;
  wire q_reg_i_2__47;
  wire q_reg_i_2__47_0;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__18
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__15),
        .I3(data2),
        .I4(q_reg_i_2__15_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__50
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__47),
        .I3(data2),
        .I4(q_reg_i_2__47_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_271
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__16,
    data2,
    q_reg_i_2__16_0,
    data3,
    q_reg_i_2__48,
    q_reg_i_2__48_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__16;
  input [0:0]data2;
  input q_reg_i_2__16_0;
  input [0:0]data3;
  input q_reg_i_2__48;
  input q_reg_i_2__48_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__16;
  wire q_reg_i_2__16_0;
  wire q_reg_i_2__48;
  wire q_reg_i_2__48_0;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__19
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__16),
        .I3(data2),
        .I4(q_reg_i_2__16_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__51
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__48),
        .I3(data2),
        .I4(q_reg_i_2__48_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_272
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__17,
    data2,
    q_reg_i_2__17_0,
    data3,
    q_reg_i_2__49,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__17;
  input [0:0]data2;
  input q_reg_i_2__17_0;
  input [0:0]data3;
  input q_reg_i_2__49;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__17;
  wire q_reg_i_2__17_0;
  wire q_reg_i_2__49;
  wire [0:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__20
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__17),
        .I3(data2),
        .I4(q_reg_i_2__17_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__52
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__49),
        .I3(data2),
        .I4(r2),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_273
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__18,
    data2,
    q_reg_i_2__18_0,
    data3,
    q_reg_i_2__50,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__18;
  input [0:0]data2;
  input q_reg_i_2__18_0;
  input [0:0]data3;
  input q_reg_i_2__50;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__18;
  wire q_reg_i_2__18_0;
  wire q_reg_i_2__50;
  wire [0:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__21
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__18),
        .I3(data2),
        .I4(q_reg_i_2__18_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__53
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__50),
        .I3(data2),
        .I4(r2),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_274
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__32,
    q_reg_i_2__32_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__32;
  input q_reg_i_2__32_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__32;
  wire q_reg_i_2__32_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__3
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__35
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__32),
        .I3(data2),
        .I4(q_reg_i_2__32_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_275
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__19,
    data2,
    q_reg_i_2__19_0,
    data3,
    q_reg_i_2__51,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__19;
  input [0:0]data2;
  input q_reg_i_2__19_0;
  input [0:0]data3;
  input q_reg_i_2__51;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__19;
  wire q_reg_i_2__19_0;
  wire q_reg_i_2__51;
  wire [0:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__22
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__19),
        .I3(data2),
        .I4(q_reg_i_2__19_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__54
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__51),
        .I3(data2),
        .I4(r2),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_276
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__20,
    data2,
    q_reg_i_2__20_0,
    data3,
    q_reg_i_2__52,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__20;
  input [0:0]data2;
  input q_reg_i_2__20_0;
  input [0:0]data3;
  input q_reg_i_2__52;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__20;
  wire q_reg_i_2__20_0;
  wire q_reg_i_2__52;
  wire [0:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__23
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__20),
        .I3(data2),
        .I4(q_reg_i_2__20_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__55
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__52),
        .I3(data2),
        .I4(r2),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_277
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__21,
    data2,
    q_reg_i_2__21_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__21;
  input [0:0]data2;
  input q_reg_i_2__21_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__21;
  wire q_reg_i_2__21_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__24
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__21),
        .I3(data2),
        .I4(q_reg_i_2__21_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__56
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_278
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__22,
    data2,
    q_reg_i_2__22_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__22;
  input [0:0]data2;
  input q_reg_i_2__22_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__22;
  wire q_reg_i_2__22_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__25
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__22),
        .I3(data2),
        .I4(q_reg_i_2__22_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__57
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_279
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__23,
    data2,
    q_reg_i_2__23_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__23;
  input [0:0]data2;
  input q_reg_i_2__23_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__23;
  wire q_reg_i_2__23_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__26
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__23),
        .I3(data2),
        .I4(q_reg_i_2__23_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__58
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_280
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__24,
    data2,
    q_reg_i_2__24_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__24;
  input [0:0]data2;
  input q_reg_i_2__24_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__24;
  wire q_reg_i_2__24_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__27
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__24),
        .I3(data2),
        .I4(q_reg_i_2__24_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__59
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_281
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__25,
    data2,
    q_reg_i_2__25_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__25;
  input [0:0]data2;
  input q_reg_i_2__25_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__25;
  wire q_reg_i_2__25_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__28
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__25),
        .I3(data2),
        .I4(q_reg_i_2__25_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__60
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_282
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__26,
    data2,
    q_reg_i_2__26_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__26;
  input [0:0]data2;
  input q_reg_i_2__26_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__26;
  wire q_reg_i_2__26_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__29
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__26),
        .I3(data2),
        .I4(q_reg_i_2__26_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__61
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_283
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__27,
    data2,
    q_reg_i_2__27_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__27;
  input [0:0]data2;
  input q_reg_i_2__27_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__27;
  wire q_reg_i_2__27_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__30
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__27),
        .I3(data2),
        .I4(q_reg_i_2__27_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__62
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_284
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__28,
    data2,
    q_reg_i_2__28_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__28;
  input [0:0]data2;
  input q_reg_i_2__28_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__28;
  wire q_reg_i_2__28_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__31
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__28),
        .I3(data2),
        .I4(q_reg_i_2__28_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__63
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_285
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__33,
    q_reg_i_2__33_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__33;
  input q_reg_i_2__33_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__33;
  wire q_reg_i_2__33_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__36
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__33),
        .I3(data2),
        .I4(q_reg_i_2__33_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__4
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_286
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__29,
    data2,
    q_reg_i_2__29_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__29;
  input [0:0]data2;
  input q_reg_i_2__29_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__29;
  wire q_reg_i_2__29_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__32
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__29),
        .I3(data2),
        .I4(q_reg_i_2__29_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__64
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_287
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    q_reg_i_2__30,
    data2,
    q_reg_i_2__30_0,
    data3,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input q_reg_i_2__30;
  input [0:0]data2;
  input q_reg_i_2__30_0;
  input [0:0]data3;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__30;
  wire q_reg_i_2__30_0;
  wire [1:0]r2;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__33
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__30),
        .I3(data2),
        .I4(q_reg_i_2__30_0),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__65
       (.I0(data0),
        .I1(data1),
        .I2(r2[1]),
        .I3(data2),
        .I4(r2[0]),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_288
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__34,
    q_reg_i_2__34_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__34;
  input q_reg_i_2__34_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__34;
  wire q_reg_i_2__34_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__37
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__34),
        .I3(data2),
        .I4(q_reg_i_2__34_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__5
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_289
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__35,
    q_reg_i_2__35_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__35;
  input q_reg_i_2__35_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__35;
  wire q_reg_i_2__35_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__38
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__35),
        .I3(data2),
        .I4(q_reg_i_2__35_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__6
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_290
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__36,
    q_reg_i_2__36_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__36;
  input q_reg_i_2__36_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__36;
  wire q_reg_i_2__36_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__39
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__36),
        .I3(data2),
        .I4(q_reg_i_2__36_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__7
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_291
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__37,
    q_reg_i_2__37_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__37;
  input q_reg_i_2__37_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__37;
  wire q_reg_i_2__37_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__40
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__37),
        .I3(data2),
        .I4(q_reg_i_2__37_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__8
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_292
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__38,
    q_reg_i_2__38_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__38;
  input q_reg_i_2__38_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__38;
  wire q_reg_i_2__38_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__41
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__38),
        .I3(data2),
        .I4(q_reg_i_2__38_0),
        .I5(data3),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__9
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_293
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__39,
    q_reg_i_2__39_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__39;
  input q_reg_i_2__39_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__39;
  wire q_reg_i_2__39_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__10
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__42
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__39),
        .I3(data2),
        .I4(q_reg_i_2__39_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_294
   (q_reg_0,
    q_reg_1,
    \writeRd[31].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data1,
    r1,
    data2,
    data3,
    q_reg_i_2__40,
    q_reg_i_2__40_0);
  output q_reg_0;
  output q_reg_1;
  input [31:31]\writeRd[31].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data1;
  input [1:0]r1;
  input [0:0]data2;
  input [0:0]data3;
  input q_reg_i_2__40;
  input q_reg_i_2__40_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data0;
  wire [0:0]data1;
  wire [0:0]data2;
  wire [0:0]data3;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_2__40;
  wire q_reg_i_2__40_0;
  wire [1:0]r1;
  wire [31:31]\writeRd[31].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__11
       (.I0(data0),
        .I1(data1),
        .I2(r1[1]),
        .I3(data2),
        .I4(r1[0]),
        .I5(data3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_7__43
       (.I0(data0),
        .I1(data1),
        .I2(q_reg_i_2__40),
        .I3(data2),
        .I4(q_reg_i_2__40_0),
        .I5(data3),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[31].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data0));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_295
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_296
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_297
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_298
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_299
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_300
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_301
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_302
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_303
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_304
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_305
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_306
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_307
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_308
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_309
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_310
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_311
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_312
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_313
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_314
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_315
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_316
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_317
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_318
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_319
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_320
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_321
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_322
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_323
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_324
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_325
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_326
   (data1,
    \writeRd[30].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data1;
  input [30:30]\writeRd[30].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data1;
  wire [30:30]\writeRd[30].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[30].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data1));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_327
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_328
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_329
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_330
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_331
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_332
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_333
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_334
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_335
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_336
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_337
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_338
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_339
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_340
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_341
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_342
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_343
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_344
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_345
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_346
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_347
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_348
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_349
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_350
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_351
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_352
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_353
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_354
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_355
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_356
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_357
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_358
   (data29,
    \writeRd[2].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data29;
  input [2:2]\writeRd[2].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data29;
  wire [2:2]\writeRd[2].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[2].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data29));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_359
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_360
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_361
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_362
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_363
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_364
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_365
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_366
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_367
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_368
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_369
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_370
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_371
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_372
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_373
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_374
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_375
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_376
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_377
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_378
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_379
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_380
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_381
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_382
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_383
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_384
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_385
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_386
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_387
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_388
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_389
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_390
   (data2,
    \writeRd[29].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data2;
  input [29:29]\writeRd[29].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data2;
  wire [29:29]\writeRd[29].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[29].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_391
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_392
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_393
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_394
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_395
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_396
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_397
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_398
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_399
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_40
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_400
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_401
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_402
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_403
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_404
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_405
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_406
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_407
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_408
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_409
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_41
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_410
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_411
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_412
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_413
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_414
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_415
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_416
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_417
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_418
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_419
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_42
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_420
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_421
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_422
   (data3,
    \writeRd[28].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data3;
  input [28:28]\writeRd[28].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data3;
  wire [28:28]\writeRd[28].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[28].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data3));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_423
   (DataIn,
    r2Out,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__31_0,
    q_reg_i_2__31_1,
    q_i_8);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__31_0;
  input q_reg_i_2__31_1;
  input [0:0]q_i_8;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__35_n_0;
  wire q_i_6__3_n_0;
  wire [0:0]q_i_8;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__31_0;
  wire q_reg_i_2__31_1;
  wire q_reg_i_2__31_n_0;
  wire q_reg_i_2_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_14
       (.I0(DataIn),
        .I1(q_i_8),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__36
       (.I0(q_reg_i_2__31_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__4
       (.I0(q_reg_i_2_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__3
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__35
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__31_0),
        .I3(data6),
        .I4(q_reg_i_2__31_1),
        .I5(data7),
        .O(q_i_6__35_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2
       (.I0(q_i_6__3_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__31
       (.I0(q_i_6__35_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__31_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_424
   (DataIn,
    r2Out,
    q_i_12,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__41_0,
    q_reg_i_2__41_1,
    q_i_7__1,
    q_i_7);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_i_12;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__41_0;
  input q_reg_i_2__41_1;
  input q_i_7__1;
  input [0:0]q_i_7;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_12;
  wire q_i_6__13_n_0;
  wire q_i_6__45_n_0;
  wire [0:0]q_i_7;
  wire q_i_7__1;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__41_0;
  wire q_reg_i_2__41_1;
  wire q_reg_i_2__41_n_0;
  wire q_reg_i_2__9_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_17
       (.I0(DataIn),
        .I1(q_i_7),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__14
       (.I0(q_reg_i_2__9_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__46
       (.I0(q_reg_i_2__41_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__13
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__45
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__41_0),
        .I3(data6),
        .I4(q_reg_i_2__41_1),
        .I5(data7),
        .O(q_i_6__45_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_9
       (.I0(q_reg_0),
        .I1(q_i_7__1),
        .O(q_i_12));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__41
       (.I0(q_i_6__45_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__41_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__9
       (.I0(q_i_6__13_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__9_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_425
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__42_0,
    q_reg_i_2__42_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__42_0;
  input q_reg_i_2__42_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__14_n_0;
  wire q_i_6__46_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__10_n_0;
  wire q_reg_i_2__42_0;
  wire q_reg_i_2__42_1;
  wire q_reg_i_2__42_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__15
       (.I0(q_reg_i_2__10_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__47
       (.I0(q_reg_i_2__42_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__14
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__46
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__42_0),
        .I3(data6),
        .I4(q_reg_i_2__42_1),
        .I5(data7),
        .O(q_i_6__46_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__10
       (.I0(q_i_6__14_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__10_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__42
       (.I0(q_i_6__46_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__42_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_426
   (DataIn,
    r2Out,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__43_0,
    q_reg_i_2__43_1,
    q_i_6__0);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__43_0;
  input q_reg_i_2__43_1;
  input [0:0]q_i_6__0;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire [0:0]q_i_6__0;
  wire q_i_6__15_n_0;
  wire q_i_6__47_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__11_n_0;
  wire q_reg_i_2__43_0;
  wire q_reg_i_2__43_1;
  wire q_reg_i_2__43_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__16
       (.I0(q_reg_i_2__11_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__48
       (.I0(q_reg_i_2__43_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__15
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__47
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__43_0),
        .I3(data6),
        .I4(q_reg_i_2__43_1),
        .I5(data7),
        .O(q_i_6__47_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q_i_8__0
       (.I0(DataIn),
        .I1(q_i_6__0),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__11
       (.I0(q_i_6__15_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__11_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__43
       (.I0(q_i_6__47_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__43_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_427
   (DataIn,
    r2Out,
    CLOResult,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__44_0,
    q_reg_i_2__44_1,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output [0:0]CLOResult;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__44_0;
  input q_reg_i_2__44_1;
  input q_reg_8;
  input [4:0]q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;

  wire [0:0]CLOResult;
  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_2__0_n_0;
  wire q_i_6__16_n_0;
  wire q_i_6__48_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire [4:0]q_reg_9;
  wire q_reg_i_2__12_n_0;
  wire q_reg_i_2__44_0;
  wire q_reg_i_2__44_1;
  wire q_reg_i_2__44_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__17
       (.I0(q_reg_i_2__12_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF80FFCC)) 
    q_i_1__3
       (.I0(q_i_2__0_n_0),
        .I1(q_reg_8),
        .I2(q_reg_9[3]),
        .I3(q_reg_10),
        .I4(q_reg_9[4]),
        .I5(q_reg_11),
        .O(CLOResult));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__49
       (.I0(q_reg_i_2__44_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT5 #(
    .INIT(32'h80AAFFFF)) 
    q_i_2__0
       (.I0(DataIn),
        .I1(q_reg_9[0]),
        .I2(q_reg_12),
        .I3(q_reg_9[1]),
        .I4(q_reg_9[2]),
        .O(q_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__16
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__48
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__44_0),
        .I3(data6),
        .I4(q_reg_i_2__44_1),
        .I5(data7),
        .O(q_i_6__48_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__12
       (.I0(q_i_6__16_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__12_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__44
       (.I0(q_i_6__48_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__44_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_428
   (DataIn,
    r2Out,
    CLOResult,
    q_i_11,
    q_i_9,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__45_0,
    q_reg_i_2__45_1,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_21,
    q_reg_22,
    q_i_2_0);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output [0:0]CLOResult;
  output q_i_11;
  output q_i_9;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__45_0;
  input q_reg_i_2__45_1;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_21;
  input q_reg_22;
  input [0:0]q_i_2_0;

  wire [0:0]CLOResult;
  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_11;
  wire [0:0]q_i_2_0;
  wire q_i_2_n_0;
  wire q_i_6__0_n_0;
  wire q_i_6__17_n_0;
  wire q_i_6__1_n_0;
  wire q_i_6__49_n_0;
  wire q_i_9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_21;
  wire q_reg_22;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__13_n_0;
  wire q_reg_i_2__45_0;
  wire q_reg_i_2__45_1;
  wire q_reg_i_2__45_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF800000)) 
    q_i_1
       (.I0(q_i_2_n_0),
        .I1(q_reg_8),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .I4(q_reg_11),
        .I5(q_reg_12),
        .O(CLOResult));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__18
       (.I0(q_reg_i_2__13_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__50
       (.I0(q_reg_i_2__45_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF540000)) 
    q_i_2
       (.I0(q_i_6__1_n_0),
        .I1(q_reg_13),
        .I2(q_reg_14),
        .I3(q_reg_15),
        .I4(q_reg_16),
        .I5(q_reg_17),
        .O(q_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    q_i_5
       (.I0(q_i_6__0_n_0),
        .I1(q_reg_18),
        .I2(q_reg_19),
        .I3(q_reg_20),
        .I4(q_reg_21),
        .I5(q_reg_22),
        .O(q_i_11));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_6__0
       (.I0(q_i_6__1_n_0),
        .I1(q_reg_14),
        .O(q_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    q_i_6__1
       (.I0(DataIn),
        .I1(q_i_2_0),
        .O(q_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__17
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__49
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__45_0),
        .I3(data6),
        .I4(q_reg_i_2__45_1),
        .I5(data7),
        .O(q_i_6__49_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_7__1
       (.I0(q_i_6__0_n_0),
        .I1(q_reg_20),
        .O(q_i_9));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__13
       (.I0(q_i_6__17_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__13_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__45
       (.I0(q_i_6__49_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__45_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_429
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__46_0,
    q_reg_i_2__46_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__46_0;
  input q_reg_i_2__46_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__18_n_0;
  wire q_i_6__50_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__14_n_0;
  wire q_reg_i_2__46_0;
  wire q_reg_i_2__46_1;
  wire q_reg_i_2__46_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__19
       (.I0(q_reg_i_2__14_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__51
       (.I0(q_reg_i_2__46_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__18
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__50
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__46_0),
        .I3(data6),
        .I4(q_reg_i_2__46_1),
        .I5(data7),
        .O(q_i_6__50_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__14
       (.I0(q_i_6__18_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__14_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__46
       (.I0(q_i_6__50_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__46_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_43
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_430
   (q_reg_0,
    r2Out,
    q_reg_1,
    q_reg_2,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    r1,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    data5,
    q_reg_i_2__15_0,
    data6,
    q_reg_i_2__15_1,
    data7,
    q_reg_7,
    r2,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_i_2__47_0,
    q_reg_i_2__47_1,
    q_i_5,
    DataIn);
  output [0:0]q_reg_0;
  output [0:0]r2Out;
  output q_reg_1;
  output q_reg_2;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input [2:0]r1;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [0:0]data5;
  input q_reg_i_2__15_0;
  input [0:0]data6;
  input q_reg_i_2__15_1;
  input [0:0]data7;
  input q_reg_7;
  input [2:0]r2;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_i_2__47_0;
  input q_reg_i_2__47_1;
  input q_i_5;
  input [0:0]DataIn;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_5;
  wire q_i_6__19_n_0;
  wire q_i_6__51_n_0;
  wire [0:0]q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__15_0;
  wire q_reg_i_2__15_1;
  wire q_reg_i_2__15_n_0;
  wire q_reg_i_2__47_0;
  wire q_reg_i_2__47_1;
  wire q_reg_i_2__47_n_0;
  wire [2:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q_i_11
       (.I0(q_reg_0),
        .I1(q_i_5),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__20
       (.I0(q_reg_i_2__15_n_0),
        .I1(q_reg_3),
        .I2(r1[2]),
        .I3(q_reg_4),
        .I4(r1[1]),
        .I5(q_reg_5),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__52
       (.I0(q_reg_i_2__47_n_0),
        .I1(q_reg_7),
        .I2(r2[2]),
        .I3(q_reg_8),
        .I4(r2[1]),
        .I5(q_reg_9),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__19
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__15_0),
        .I3(data6),
        .I4(q_reg_i_2__15_1),
        .I5(data7),
        .O(q_i_6__19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__51
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__47_0),
        .I3(data6),
        .I4(q_reg_i_2__47_1),
        .I5(data7),
        .O(q_i_6__51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q_i_9__0
       (.I0(q_reg_0),
        .I1(DataIn),
        .O(q_reg_2));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__15
       (.I0(q_i_6__19_n_0),
        .I1(q_reg_6),
        .O(q_reg_i_2__15_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__47
       (.I0(q_i_6__51_n_0),
        .I1(q_reg_10),
        .O(q_reg_i_2__47_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_431
   (DataIn,
    r2Out,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__16_0,
    data6,
    q_reg_i_2__16_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__48_0,
    q_reg_i_2__48_1,
    q_i_5);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__16_0;
  input [0:0]data6;
  input q_reg_i_2__16_1;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__48_0;
  input q_reg_i_2__48_1;
  input q_i_5;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_5;
  wire q_i_6__20_n_0;
  wire q_i_6__52_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__16_0;
  wire q_reg_i_2__16_1;
  wire q_reg_i_2__16_n_0;
  wire q_reg_i_2__48_0;
  wire q_reg_i_2__48_1;
  wire q_reg_i_2__48_n_0;
  wire [2:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_10
       (.I0(DataIn),
        .I1(q_i_5),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__21
       (.I0(q_reg_i_2__16_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__53
       (.I0(q_reg_i_2__48_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__20
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__16_0),
        .I3(data6),
        .I4(q_reg_i_2__16_1),
        .I5(data7),
        .O(q_i_6__20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__52
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__48_0),
        .I3(data6),
        .I4(q_reg_i_2__48_1),
        .I5(data7),
        .O(q_i_6__52_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__16
       (.I0(q_i_6__20_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__16_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__48
       (.I0(q_i_6__52_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__48_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_432
   (q_reg_0,
    r2Out,
    q_reg_1,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_2,
    r1,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    data5,
    q_reg_i_2__17_0,
    data6,
    q_reg_i_2__17_1,
    data7,
    q_reg_6,
    r2,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_i_2__49_0,
    q_i_2);
  output q_reg_0;
  output [0:0]r2Out;
  output q_reg_1;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_2;
  input [2:0]r1;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]data5;
  input q_reg_i_2__17_0;
  input [0:0]data6;
  input q_reg_i_2__17_1;
  input [0:0]data7;
  input q_reg_6;
  input [3:0]r2;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_i_2__49_0;
  input q_i_2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_2;
  wire q_i_6__21_n_0;
  wire q_i_6__53_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__17_0;
  wire q_reg_i_2__17_1;
  wire q_reg_i_2__17_n_0;
  wire q_reg_i_2__49_0;
  wire q_reg_i_2__49_n_0;
  wire [2:0]r1;
  wire [3:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h8)) 
    q_i_10__0
       (.I0(q_reg_0),
        .I1(q_i_2),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__22
       (.I0(q_reg_i_2__17_n_0),
        .I1(q_reg_2),
        .I2(r1[2]),
        .I3(q_reg_3),
        .I4(r1[1]),
        .I5(q_reg_4),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__54
       (.I0(q_reg_i_2__49_n_0),
        .I1(q_reg_6),
        .I2(r2[3]),
        .I3(q_reg_7),
        .I4(r2[2]),
        .I5(q_reg_8),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__21
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__17_0),
        .I3(data6),
        .I4(q_reg_i_2__17_1),
        .I5(data7),
        .O(q_i_6__21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__53
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__49_0),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__53_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__17
       (.I0(q_i_6__21_n_0),
        .I1(q_reg_5),
        .O(q_reg_i_2__17_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__49
       (.I0(q_i_6__53_n_0),
        .I1(q_reg_9),
        .O(q_reg_i_2__49_n_0),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_433
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__18_0,
    data6,
    q_reg_i_2__18_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__50_0);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__18_0;
  input [0:0]data6;
  input q_reg_i_2__18_1;
  input [0:0]data7;
  input q_reg_5;
  input [3:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__50_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__22_n_0;
  wire q_i_6__54_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__18_0;
  wire q_reg_i_2__18_1;
  wire q_reg_i_2__18_n_0;
  wire q_reg_i_2__50_0;
  wire q_reg_i_2__50_n_0;
  wire [2:0]r1;
  wire [3:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__23
       (.I0(q_reg_i_2__18_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__55
       (.I0(q_reg_i_2__50_n_0),
        .I1(q_reg_5),
        .I2(r2[3]),
        .I3(q_reg_6),
        .I4(r2[2]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__22
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__18_0),
        .I3(data6),
        .I4(q_reg_i_2__18_1),
        .I5(data7),
        .O(q_i_6__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__54
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__50_0),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__54_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__18
       (.I0(q_i_6__22_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__18_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__50
       (.I0(q_i_6__54_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__50_n_0),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_434
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__32_0,
    q_reg_i_2__32_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__32_0;
  input q_reg_i_2__32_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__36_n_0;
  wire q_i_6__4_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__0_n_0;
  wire q_reg_i_2__32_0;
  wire q_reg_i_2__32_1;
  wire q_reg_i_2__32_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__37
       (.I0(q_reg_i_2__32_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__5
       (.I0(q_reg_i_2__0_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__36
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__32_0),
        .I3(data6),
        .I4(q_reg_i_2__32_1),
        .I5(data7),
        .O(q_i_6__36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__4
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__4_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__0
       (.I0(q_i_6__4_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__0_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__32
       (.I0(q_i_6__36_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__32_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_435
   (q_reg_0,
    r2Out,
    q_i_11,
    q_reg_1,
    q_reg_2,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    r1,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    data5,
    q_reg_i_2__19_0,
    data6,
    q_reg_i_2__19_1,
    data7,
    q_reg_7,
    r2,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_i_2__51_0,
    q_reg_11,
    q_reg_12,
    q_i_2);
  output q_reg_0;
  output [0:0]r2Out;
  output q_i_11;
  output q_reg_1;
  output q_reg_2;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input [2:0]r1;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input [0:0]data5;
  input q_reg_i_2__19_0;
  input [0:0]data6;
  input q_reg_i_2__19_1;
  input [0:0]data7;
  input q_reg_7;
  input [3:0]r2;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_i_2__51_0;
  input q_reg_11;
  input q_reg_12;
  input q_i_2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_11;
  wire q_i_2;
  wire q_i_6__23_n_0;
  wire q_i_6__55_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__19_0;
  wire q_reg_i_2__19_1;
  wire q_reg_i_2__19_n_0;
  wire q_reg_i_2__51_0;
  wire q_reg_i_2__51_n_0;
  wire [2:0]r1;
  wire [3:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q_i_11__0
       (.I0(q_reg_0),
        .I1(q_i_2),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__24
       (.I0(q_reg_i_2__19_n_0),
        .I1(q_reg_3),
        .I2(r1[2]),
        .I3(q_reg_4),
        .I4(r1[1]),
        .I5(q_reg_5),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__56
       (.I0(q_reg_i_2__51_n_0),
        .I1(q_reg_7),
        .I2(r2[3]),
        .I3(q_reg_8),
        .I4(r2[2]),
        .I5(q_reg_9),
        .O(r2Out));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_4
       (.I0(q_reg_1),
        .I1(q_reg_11),
        .O(q_i_11));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    q_i_4__0
       (.I0(q_reg_0),
        .I1(q_reg_12),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__23
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__19_0),
        .I3(data6),
        .I4(q_reg_i_2__19_1),
        .I5(data7),
        .O(q_i_6__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__55
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__51_0),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__55_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__19
       (.I0(q_i_6__23_n_0),
        .I1(q_reg_6),
        .O(q_reg_i_2__19_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__51
       (.I0(q_i_6__55_n_0),
        .I1(q_reg_10),
        .O(q_reg_i_2__51_n_0),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_436
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    CLOResult,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    r1,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    data5,
    q_reg_i_2__20_0,
    data6,
    q_reg_i_2__20_1,
    data7,
    q_reg_17,
    r2,
    q_reg_18,
    q_reg_19,
    q_reg_20,
    q_reg_i_2__52_0);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output [0:0]CLOResult;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input [2:0]r1;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input [0:0]data5;
  input q_reg_i_2__20_0;
  input [0:0]data6;
  input q_reg_i_2__20_1;
  input [0:0]data7;
  input q_reg_17;
  input [3:0]r2;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;
  input q_reg_i_2__52_0;

  wire [0:0]CLOResult;
  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__24_n_0;
  wire q_i_6__56_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__20_0;
  wire q_reg_i_2__20_1;
  wire q_reg_i_2__20_n_0;
  wire q_reg_i_2__52_0;
  wire q_reg_i_2__52_n_0;
  wire [2:0]r1;
  wire [3:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__25
       (.I0(q_reg_i_2__20_n_0),
        .I1(q_reg_13),
        .I2(r1[2]),
        .I3(q_reg_14),
        .I4(r1[1]),
        .I5(q_reg_15),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hF000F080F000F000)) 
    q_i_1__260
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_9),
        .I3(q_reg_10),
        .I4(q_reg_11),
        .I5(q_reg_12),
        .O(CLOResult));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__57
       (.I0(q_reg_i_2__52_n_0),
        .I1(q_reg_17),
        .I2(r2[3]),
        .I3(q_reg_18),
        .I4(r2[2]),
        .I5(q_reg_19),
        .O(r2Out));
  LUT6 #(
    .INIT(64'h0080008080800080)) 
    q_i_4__56
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_5),
        .I3(q_reg_6),
        .I4(q_reg_7),
        .I5(q_reg_8),
        .O(q_reg_2));
  LUT3 #(
    .INIT(8'hF7)) 
    q_i_5__39
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__24
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__20_0),
        .I3(data6),
        .I4(q_reg_i_2__20_1),
        .I5(data7),
        .O(q_i_6__24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__56
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__52_0),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__56_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__20
       (.I0(q_i_6__24_n_0),
        .I1(q_reg_16),
        .O(q_reg_i_2__20_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__52
       (.I0(q_i_6__56_n_0),
        .I1(q_reg_20),
        .O(q_reg_i_2__52_n_0),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_437
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__21_0,
    data6,
    q_reg_i_2__21_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__21_0;
  input [0:0]data6;
  input q_reg_i_2__21_1;
  input [0:0]data7;
  input q_reg_5;
  input [4:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__25_n_0;
  wire q_i_6__57_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__21_0;
  wire q_reg_i_2__21_1;
  wire q_reg_i_2__21_n_0;
  wire q_reg_i_2__53_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__26
       (.I0(q_reg_i_2__21_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__58
       (.I0(q_reg_i_2__53_n_0),
        .I1(q_reg_5),
        .I2(r2[4]),
        .I3(q_reg_6),
        .I4(r2[3]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__25
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__21_0),
        .I3(data6),
        .I4(q_reg_i_2__21_1),
        .I5(data7),
        .O(q_i_6__25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__57
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__57_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__21
       (.I0(q_i_6__25_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__21_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__53
       (.I0(q_i_6__57_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__53_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_438
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__22_0,
    data6,
    q_reg_i_2__22_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__22_0;
  input [0:0]data6;
  input q_reg_i_2__22_1;
  input [0:0]data7;
  input q_reg_5;
  input [4:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__26_n_0;
  wire q_i_6__58_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__22_0;
  wire q_reg_i_2__22_1;
  wire q_reg_i_2__22_n_0;
  wire q_reg_i_2__54_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__27
       (.I0(q_reg_i_2__22_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__59
       (.I0(q_reg_i_2__54_n_0),
        .I1(q_reg_5),
        .I2(r2[4]),
        .I3(q_reg_6),
        .I4(r2[3]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__26
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__22_0),
        .I3(data6),
        .I4(q_reg_i_2__22_1),
        .I5(data7),
        .O(q_i_6__26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__58
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__58_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__22
       (.I0(q_i_6__26_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__22_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__54
       (.I0(q_i_6__58_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__54_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_439
   (q_reg_0,
    r2Out,
    q_reg_1,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_2,
    r1,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    data5,
    q_reg_i_2__23_0,
    data6,
    q_reg_i_2__23_1,
    data7,
    q_reg_6,
    r2,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10);
  output q_reg_0;
  output [0:0]r2Out;
  output q_reg_1;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_2;
  input [2:0]r1;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]data5;
  input q_reg_i_2__23_0;
  input [0:0]data6;
  input q_reg_i_2__23_1;
  input [0:0]data7;
  input q_reg_6;
  input [4:0]r2;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__27_n_0;
  wire q_i_6__59_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__23_0;
  wire q_reg_i_2__23_1;
  wire q_reg_i_2__23_n_0;
  wire q_reg_i_2__55_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__28
       (.I0(q_reg_i_2__23_n_0),
        .I1(q_reg_2),
        .I2(r1[2]),
        .I3(q_reg_3),
        .I4(r1[1]),
        .I5(q_reg_4),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__60
       (.I0(q_reg_i_2__55_n_0),
        .I1(q_reg_6),
        .I2(r2[4]),
        .I3(q_reg_7),
        .I4(r2[3]),
        .I5(q_reg_8),
        .O(r2Out));
  LUT2 #(
    .INIT(4'h7)) 
    q_i_3__0
       (.I0(q_reg_0),
        .I1(q_reg_10),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__27
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__23_0),
        .I3(data6),
        .I4(q_reg_i_2__23_1),
        .I5(data7),
        .O(q_i_6__27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__59
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__59_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__23
       (.I0(q_i_6__27_n_0),
        .I1(q_reg_5),
        .O(q_reg_i_2__23_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__55
       (.I0(q_i_6__59_n_0),
        .I1(q_reg_9),
        .O(q_reg_i_2__55_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_44
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_440
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    r2Out,
    CLOResult,
    q_i_5__39,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    r1,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    data5,
    q_reg_i_2__24_0,
    data6,
    q_reg_i_2__24_1,
    data7,
    q_reg_12,
    r2,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17,
    q_reg_18,
    q_reg_19,
    q_reg_20);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output [0:0]r2Out;
  output [2:0]CLOResult;
  output q_i_5__39;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input [2:0]r1;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input [0:0]data5;
  input q_reg_i_2__24_0;
  input [0:0]data6;
  input q_reg_i_2__24_1;
  input [0:0]data7;
  input q_reg_12;
  input [4:0]r2;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;
  input q_reg_18;
  input q_reg_19;
  input q_reg_20;

  wire [2:0]CLOResult;
  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_5__39;
  wire q_i_6__28_n_0;
  wire q_i_6__60_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_18;
  wire q_reg_19;
  wire q_reg_2;
  wire q_reg_20;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__24_0;
  wire q_reg_i_2__24_1;
  wire q_reg_i_2__24_n_0;
  wire q_reg_i_2__56_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'h8880888088888880)) 
    q_i_1__0
       (.I0(q_reg_0),
        .I1(q_reg_16),
        .I2(q_reg_17),
        .I3(q_reg_18),
        .I4(q_reg_19),
        .I5(q_reg_20),
        .O(CLOResult[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h08080800)) 
    q_i_1__1
       (.I0(q_i_5__39),
        .I1(q_reg_16),
        .I2(q_reg_17),
        .I3(q_reg_19),
        .I4(q_reg_20),
        .O(CLOResult[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    q_i_1__2
       (.I0(q_i_5__39),
        .I1(q_reg_16),
        .I2(q_reg_17),
        .I3(q_reg_19),
        .I4(q_reg_20),
        .O(CLOResult[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__29
       (.I0(q_reg_i_2__24_n_0),
        .I1(q_reg_8),
        .I2(r1[2]),
        .I3(q_reg_9),
        .I4(r1[1]),
        .I5(q_reg_10),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__61
       (.I0(q_reg_i_2__56_n_0),
        .I1(q_reg_12),
        .I2(r2[4]),
        .I3(q_reg_13),
        .I4(r2[3]),
        .I5(q_reg_14),
        .O(r2Out));
  LUT4 #(
    .INIT(16'h8000)) 
    q_i_2__102
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .O(q_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    q_i_3
       (.I0(q_reg_0),
        .I1(q_reg_18),
        .O(q_i_5__39));
  LUT4 #(
    .INIT(16'h7FFF)) 
    q_i_3__75
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_6),
        .I3(q_reg_7),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__28
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__24_0),
        .I3(data6),
        .I4(q_reg_i_2__24_1),
        .I5(data7),
        .O(q_i_6__28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__60
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__60_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__24
       (.I0(q_i_6__28_n_0),
        .I1(q_reg_11),
        .O(q_reg_i_2__24_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__56
       (.I0(q_i_6__60_n_0),
        .I1(q_reg_15),
        .O(q_reg_i_2__56_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_441
   (q_reg_0,
    q_reg_1,
    q_reg_2,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    r1,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    data5,
    q_reg_i_2__25_0,
    data6,
    q_reg_i_2__25_1,
    data7,
    q_reg_12,
    r2,
    q_reg_13,
    q_reg_14,
    q_reg_15);
  output q_reg_0;
  output q_reg_1;
  output q_reg_2;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input [2:0]r1;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input [0:0]data5;
  input q_reg_i_2__25_0;
  input [0:0]data6;
  input q_reg_i_2__25_1;
  input [0:0]data7;
  input q_reg_12;
  input [4:0]r2;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__29_n_0;
  wire q_i_6__61_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__25_0;
  wire q_reg_i_2__25_1;
  wire q_reg_i_2__25_n_0;
  wire q_reg_i_2__57_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__30
       (.I0(q_reg_i_2__25_n_0),
        .I1(q_reg_8),
        .I2(r1[2]),
        .I3(q_reg_9),
        .I4(r1[1]),
        .I5(q_reg_10),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__62
       (.I0(q_reg_i_2__57_n_0),
        .I1(q_reg_12),
        .I2(r2[4]),
        .I3(q_reg_13),
        .I4(r2[3]),
        .I5(q_reg_14),
        .O(r2Out));
  LUT4 #(
    .INIT(16'h8000)) 
    q_i_3__76
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .O(q_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    q_i_4__57
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_6),
        .I3(q_reg_7),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__29
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__25_0),
        .I3(data6),
        .I4(q_reg_i_2__25_1),
        .I5(data7),
        .O(q_i_6__29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__61
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__61_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__25
       (.I0(q_i_6__29_n_0),
        .I1(q_reg_11),
        .O(q_reg_i_2__25_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__57
       (.I0(q_i_6__61_n_0),
        .I1(q_reg_15),
        .O(q_reg_i_2__57_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_442
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__26_0,
    data6,
    q_reg_i_2__26_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__26_0;
  input [0:0]data6;
  input q_reg_i_2__26_1;
  input [0:0]data7;
  input q_reg_5;
  input [4:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__30_n_0;
  wire q_i_6__62_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__26_0;
  wire q_reg_i_2__26_1;
  wire q_reg_i_2__26_n_0;
  wire q_reg_i_2__58_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__31
       (.I0(q_reg_i_2__26_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__63
       (.I0(q_reg_i_2__58_n_0),
        .I1(q_reg_5),
        .I2(r2[4]),
        .I3(q_reg_6),
        .I4(r2[3]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__30
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__26_0),
        .I3(data6),
        .I4(q_reg_i_2__26_1),
        .I5(data7),
        .O(q_i_6__30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__62
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__62_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__26
       (.I0(q_i_6__30_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__26_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__58
       (.I0(q_i_6__62_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__58_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_443
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__27_0,
    data6,
    q_reg_i_2__27_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__27_0;
  input [0:0]data6;
  input q_reg_i_2__27_1;
  input [0:0]data7;
  input q_reg_5;
  input [4:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__31_n_0;
  wire q_i_6__63_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__27_0;
  wire q_reg_i_2__27_1;
  wire q_reg_i_2__27_n_0;
  wire q_reg_i_2__59_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__32
       (.I0(q_reg_i_2__27_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__64
       (.I0(q_reg_i_2__59_n_0),
        .I1(q_reg_5),
        .I2(r2[4]),
        .I3(q_reg_6),
        .I4(r2[3]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__31
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__27_0),
        .I3(data6),
        .I4(q_reg_i_2__27_1),
        .I5(data7),
        .O(q_i_6__31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__63
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__63_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__27
       (.I0(q_i_6__31_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__27_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__59
       (.I0(q_i_6__63_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__59_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_444
   (q_reg_0,
    q_reg_1,
    r2Out,
    q_reg_2,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    q_i_5__0_0,
    q_i_5__0_1,
    q_reg_6,
    r1,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    data5,
    q_reg_i_2__28_0,
    data6,
    q_reg_i_2__28_1,
    data7,
    q_reg_10,
    r2,
    q_reg_11,
    q_reg_12,
    q_reg_13,
    q_reg_14,
    q_reg_15,
    q_reg_16,
    q_reg_17);
  output q_reg_0;
  output q_reg_1;
  output [0:0]r2Out;
  output q_reg_2;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input q_i_5__0_0;
  input q_i_5__0_1;
  input q_reg_6;
  input [2:0]r1;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input [0:0]data5;
  input q_reg_i_2__28_0;
  input [0:0]data6;
  input q_reg_i_2__28_1;
  input [0:0]data7;
  input q_reg_10;
  input [4:0]r2;
  input q_reg_11;
  input q_reg_12;
  input q_reg_13;
  input q_reg_14;
  input q_reg_15;
  input q_reg_16;
  input q_reg_17;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_5__0_0;
  wire q_i_5__0_1;
  wire q_i_6__32_n_0;
  wire q_i_6__64_n_0;
  wire q_i_7__72_n_0;
  wire q_i_8__72_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_13;
  wire q_reg_14;
  wire q_reg_15;
  wire q_reg_16;
  wire q_reg_17;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__28_0;
  wire q_reg_i_2__28_1;
  wire q_reg_i_2__28_n_0;
  wire q_reg_i_2__60_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__33
       (.I0(q_reg_i_2__28_n_0),
        .I1(q_reg_6),
        .I2(r1[2]),
        .I3(q_reg_7),
        .I4(r1[1]),
        .I5(q_reg_8),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__65
       (.I0(q_reg_i_2__60_n_0),
        .I1(q_reg_10),
        .I2(r2[4]),
        .I3(q_reg_11),
        .I4(r2[3]),
        .I5(q_reg_12),
        .O(r2Out));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    q_i_2__101
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_4),
        .I3(q_reg_5),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hFDFFFDFDFCFCFCFC)) 
    q_i_5__0
       (.I0(q_reg_14),
        .I1(q_i_7__72_n_0),
        .I2(q_i_8__72_n_0),
        .I3(q_reg_15),
        .I4(q_reg_16),
        .I5(q_reg_17),
        .O(q_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__32
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__28_0),
        .I3(data6),
        .I4(q_reg_i_2__28_1),
        .I5(data7),
        .O(q_i_6__32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__64
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h08CC)) 
    q_i_7__72
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_reg_5),
        .I3(q_reg_4),
        .O(q_i_7__72_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    q_i_8__72
       (.I0(q_reg_1),
        .I1(q_reg_3),
        .I2(q_i_5__0_0),
        .I3(q_i_5__0_1),
        .O(q_i_8__72_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__28
       (.I0(q_i_6__32_n_0),
        .I1(q_reg_9),
        .O(q_reg_i_2__28_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__60
       (.I0(q_i_6__64_n_0),
        .I1(q_reg_13),
        .O(q_reg_i_2__60_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_445
   (DataIn,
    r2Out,
    q_i_14,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__33_0,
    q_reg_i_2__33_1,
    q_i_5,
    q_i_7);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_i_14;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__33_0;
  input q_reg_i_2__33_1;
  input q_i_5;
  input [0:0]q_i_7;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_14;
  wire q_i_5;
  wire q_i_6__37_n_0;
  wire q_i_6__5_n_0;
  wire [0:0]q_i_7;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__1_n_0;
  wire q_reg_i_2__33_0;
  wire q_reg_i_2__33_1;
  wire q_reg_i_2__33_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_15
       (.I0(DataIn),
        .I1(q_i_7),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__38
       (.I0(q_reg_i_2__33_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__6
       (.I0(q_reg_i_2__1_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__37
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__33_0),
        .I3(data6),
        .I4(q_reg_i_2__33_1),
        .I5(data7),
        .O(q_i_6__37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__5
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_8
       (.I0(q_reg_0),
        .I1(q_i_5),
        .O(q_i_14));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__1
       (.I0(q_i_6__5_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__1_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__33
       (.I0(q_i_6__37_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__33_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_446
   (q_reg_0,
    r2Out,
    q_reg_1,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_2,
    r1,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    data5,
    q_reg_i_2__29_0,
    data6,
    q_reg_i_2__29_1,
    data7,
    q_reg_6,
    r2,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_10,
    q_reg_11,
    q_reg_12);
  output q_reg_0;
  output [0:0]r2Out;
  output q_reg_1;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_2;
  input [2:0]r1;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]data5;
  input q_reg_i_2__29_0;
  input [0:0]data6;
  input q_reg_i_2__29_1;
  input [0:0]data7;
  input q_reg_6;
  input [4:0]r2;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_10;
  input q_reg_11;
  input q_reg_12;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__33_n_0;
  wire q_i_6__65_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_10;
  wire q_reg_11;
  wire q_reg_12;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__29_0;
  wire q_reg_i_2__29_1;
  wire q_reg_i_2__29_n_0;
  wire q_reg_i_2__61_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__34
       (.I0(q_reg_i_2__29_n_0),
        .I1(q_reg_2),
        .I2(r1[2]),
        .I3(q_reg_3),
        .I4(r1[1]),
        .I5(q_reg_4),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__66
       (.I0(q_reg_i_2__61_n_0),
        .I1(q_reg_6),
        .I2(r2[4]),
        .I3(q_reg_7),
        .I4(r2[3]),
        .I5(q_reg_8),
        .O(r2Out));
  LUT4 #(
    .INIT(16'h0888)) 
    q_i_5__1
       (.I0(q_reg_0),
        .I1(q_reg_10),
        .I2(q_reg_11),
        .I3(q_reg_12),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__33
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__29_0),
        .I3(data6),
        .I4(q_reg_i_2__29_1),
        .I5(data7),
        .O(q_i_6__33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__65
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__65_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__29
       (.I0(q_i_6__33_n_0),
        .I1(q_reg_5),
        .O(q_reg_i_2__29_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__61
       (.I0(q_i_6__65_n_0),
        .I1(q_reg_9),
        .O(q_reg_i_2__61_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_447
   (q_reg_0,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    q_reg_i_2__30_0,
    data6,
    q_reg_i_2__30_1,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8);
  output q_reg_0;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [2:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input q_reg_i_2__30_0;
  input [0:0]data6;
  input q_reg_i_2__30_1;
  input [0:0]data7;
  input q_reg_5;
  input [4:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__34_n_0;
  wire q_i_6__66_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__30_0;
  wire q_reg_i_2__30_1;
  wire q_reg_i_2__30_n_0;
  wire q_reg_i_2__62_n_0;
  wire [2:0]r1;
  wire [4:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__35
       (.I0(q_reg_i_2__30_n_0),
        .I1(q_reg_1),
        .I2(r1[2]),
        .I3(q_reg_2),
        .I4(r1[1]),
        .I5(q_reg_3),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__67
       (.I0(q_reg_i_2__62_n_0),
        .I1(q_reg_5),
        .I2(r2[4]),
        .I3(q_reg_6),
        .I4(r2[3]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__34
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__30_0),
        .I3(data6),
        .I4(q_reg_i_2__30_1),
        .I5(data7),
        .O(q_i_6__34_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__66
       (.I0(data4),
        .I1(data5),
        .I2(r2[1]),
        .I3(data6),
        .I4(r2[0]),
        .I5(data7),
        .O(q_i_6__66_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__30
       (.I0(q_i_6__34_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__30_n_0),
        .S(r1[0]));
  MUXF7 q_reg_i_2__62
       (.I0(q_i_6__66_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__62_n_0),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_448
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__34_0,
    q_reg_i_2__34_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__34_0;
  input q_reg_i_2__34_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__38_n_0;
  wire q_i_6__6_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__2_n_0;
  wire q_reg_i_2__34_0;
  wire q_reg_i_2__34_1;
  wire q_reg_i_2__34_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__39
       (.I0(q_reg_i_2__34_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__7
       (.I0(q_reg_i_2__2_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__38
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__34_0),
        .I3(data6),
        .I4(q_reg_i_2__34_1),
        .I5(data7),
        .O(q_i_6__38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__6
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__6_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__2
       (.I0(q_i_6__6_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__2_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__34
       (.I0(q_i_6__38_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__34_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_449
   (DataIn,
    r2Out,
    q_reg_0,
    q_reg_1,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_2,
    r1,
    q_reg_3,
    q_reg_4,
    q_reg_5,
    data5,
    data6,
    data7,
    q_reg_6,
    r2,
    q_reg_7,
    q_reg_8,
    q_reg_9,
    q_reg_i_2__35_0,
    q_reg_i_2__35_1,
    q_i_6__2);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_reg_0;
  output q_reg_1;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_2;
  input [4:0]r1;
  input q_reg_3;
  input q_reg_4;
  input q_reg_5;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_6;
  input [2:0]r2;
  input q_reg_7;
  input q_reg_8;
  input q_reg_9;
  input q_reg_i_2__35_0;
  input q_reg_i_2__35_1;
  input [4:0]q_i_6__2;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire [4:0]q_i_6__2;
  wire q_i_6__39_n_0;
  wire q_i_6__7_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__35_0;
  wire q_reg_i_2__35_1;
  wire q_reg_i_2__35_n_0;
  wire q_reg_i_2__3_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_13
       (.I0(DataIn),
        .I1(q_i_6__2[4]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__40
       (.I0(q_reg_i_2__35_n_0),
        .I1(q_reg_6),
        .I2(r2[2]),
        .I3(q_reg_7),
        .I4(r2[1]),
        .I5(q_reg_8),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__8
       (.I0(q_reg_i_2__3_n_0),
        .I1(q_reg_2),
        .I2(r1[4]),
        .I3(q_reg_3),
        .I4(r1[3]),
        .I5(q_reg_4),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__39
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__35_0),
        .I3(data6),
        .I4(q_reg_i_2__35_1),
        .I5(data7),
        .O(q_i_6__39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__7
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__7_n_0));
  LUT6 #(
    .INIT(64'h77F7555500000000)) 
    q_i_9__1
       (.I0(DataIn),
        .I1(q_i_6__2[2]),
        .I2(q_i_6__2[1]),
        .I3(q_i_6__2[0]),
        .I4(q_i_6__2[3]),
        .I5(q_i_6__2[4]),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__3
       (.I0(q_i_6__7_n_0),
        .I1(q_reg_5),
        .O(q_reg_i_2__3_n_0),
        .S(r1[2]));
  MUXF7 q_reg_i_2__35
       (.I0(q_i_6__39_n_0),
        .I1(q_reg_9),
        .O(q_reg_i_2__35_n_0),
        .S(r2[0]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_45
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_450
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__36_0,
    q_reg_i_2__36_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__36_0;
  input q_reg_i_2__36_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__40_n_0;
  wire q_i_6__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__36_0;
  wire q_reg_i_2__36_1;
  wire q_reg_i_2__36_n_0;
  wire q_reg_i_2__4_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__41
       (.I0(q_reg_i_2__36_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__9
       (.I0(q_reg_i_2__4_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__40
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__36_0),
        .I3(data6),
        .I4(q_reg_i_2__36_1),
        .I5(data7),
        .O(q_i_6__40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__8
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__8_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__36
       (.I0(q_i_6__40_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__36_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__4
       (.I0(q_i_6__8_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__4_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_451
   (DataIn,
    r2Out,
    q_i_8,
    q_i_13,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__37_0,
    q_reg_i_2__37_1,
    q_reg_9,
    q_i_5,
    q_i_7);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_i_8;
  output q_i_13;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__37_0;
  input q_reg_i_2__37_1;
  input q_reg_9;
  input q_i_5;
  input [0:0]q_i_7;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_13;
  wire q_i_5;
  wire q_i_6__41_n_0;
  wire q_i_6__9_n_0;
  wire [0:0]q_i_7;
  wire q_i_8;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_9;
  wire q_reg_i_2__37_0;
  wire q_reg_i_2__37_1;
  wire q_reg_i_2__37_n_0;
  wire q_reg_i_2__5_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_16
       (.I0(DataIn),
        .I1(q_i_7),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__10
       (.I0(q_reg_i_2__5_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__42
       (.I0(q_reg_i_2__37_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_6
       (.I0(q_i_13),
        .I1(q_reg_9),
        .O(q_i_8));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__41
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__37_0),
        .I3(data6),
        .I4(q_reg_i_2__37_1),
        .I5(data7),
        .O(q_i_6__41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__9
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q_i_7__0
       (.I0(q_reg_0),
        .I1(q_i_5),
        .O(q_i_13));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__37
       (.I0(q_i_6__41_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__37_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__5
       (.I0(q_i_6__9_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__5_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_452
   (DataIn,
    r2Out,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_0,
    r1,
    q_reg_1,
    q_reg_2,
    q_reg_3,
    data5,
    data6,
    data7,
    q_reg_4,
    r2,
    q_reg_5,
    q_reg_6,
    q_reg_7,
    q_reg_i_2__38_0,
    q_reg_i_2__38_1);
  output [0:0]DataIn;
  output [0:0]r2Out;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_0;
  input [4:0]r1;
  input q_reg_1;
  input q_reg_2;
  input q_reg_3;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_4;
  input [2:0]r2;
  input q_reg_5;
  input q_reg_6;
  input q_reg_7;
  input q_reg_i_2__38_0;
  input q_reg_i_2__38_1;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_6__10_n_0;
  wire q_i_6__42_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_i_2__38_0;
  wire q_reg_i_2__38_1;
  wire q_reg_i_2__38_n_0;
  wire q_reg_i_2__6_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__11
       (.I0(q_reg_i_2__6_n_0),
        .I1(q_reg_0),
        .I2(r1[4]),
        .I3(q_reg_1),
        .I4(r1[3]),
        .I5(q_reg_2),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__43
       (.I0(q_reg_i_2__38_n_0),
        .I1(q_reg_4),
        .I2(r2[2]),
        .I3(q_reg_5),
        .I4(r2[1]),
        .I5(q_reg_6),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__10
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__42
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__38_0),
        .I3(data6),
        .I4(q_reg_i_2__38_1),
        .I5(data7),
        .O(q_i_6__42_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__38
       (.I0(q_i_6__42_n_0),
        .I1(q_reg_7),
        .O(q_reg_i_2__38_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__6
       (.I0(q_i_6__10_n_0),
        .I1(q_reg_3),
        .O(q_reg_i_2__6_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_453
   (DataIn,
    r2Out,
    q_i_17,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__39_0,
    q_reg_i_2__39_1,
    q_i_2,
    q_i_2_0,
    q_i_2_1,
    q_i_2_2,
    q_i_2_3,
    q_i_9);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_i_17;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__39_0;
  input q_reg_i_2__39_1;
  input q_i_2;
  input q_i_2_0;
  input q_i_2_1;
  input q_i_2_2;
  input q_i_2_3;
  input [0:0]q_i_9;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire q_i_17;
  wire q_i_2;
  wire q_i_2_0;
  wire q_i_2_1;
  wire q_i_2_2;
  wire q_i_2_3;
  wire q_i_6__11_n_0;
  wire q_i_6__43_n_0;
  wire [0:0]q_i_9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__39_0;
  wire q_reg_i_2__39_1;
  wire q_reg_i_2__39_n_0;
  wire q_reg_i_2__7_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT2 #(
    .INIT(4'h7)) 
    q_i_12
       (.I0(DataIn),
        .I1(q_i_9),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__12
       (.I0(q_reg_i_2__7_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__44
       (.I0(q_reg_i_2__39_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__11
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__43
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__39_0),
        .I3(data6),
        .I4(q_reg_i_2__39_1),
        .I5(data7),
        .O(q_i_6__43_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    q_i_7
       (.I0(q_reg_0),
        .I1(q_i_2),
        .I2(q_i_2_0),
        .I3(q_i_2_1),
        .I4(q_i_2_2),
        .I5(q_i_2_3),
        .O(q_i_17));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__39
       (.I0(q_i_6__43_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__39_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__7
       (.I0(q_i_6__11_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__7_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_454
   (DataIn,
    r2Out,
    q_reg_0,
    \writeRd[27].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    q_reg_1,
    r1,
    q_reg_2,
    q_reg_3,
    q_reg_4,
    data5,
    data6,
    data7,
    q_reg_5,
    r2,
    q_reg_6,
    q_reg_7,
    q_reg_8,
    q_reg_i_2__40_0,
    q_reg_i_2__40_1,
    q_i_2__0,
    q_i_2__0_0);
  output [0:0]DataIn;
  output [0:0]r2Out;
  output q_reg_0;
  input [27:27]\writeRd[27].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input q_reg_1;
  input [4:0]r1;
  input q_reg_2;
  input q_reg_3;
  input q_reg_4;
  input [0:0]data5;
  input [0:0]data6;
  input [0:0]data7;
  input q_reg_5;
  input [2:0]r2;
  input q_reg_6;
  input q_reg_7;
  input q_reg_8;
  input q_reg_i_2__40_0;
  input q_reg_i_2__40_1;
  input [3:0]q_i_2__0;
  input q_i_2__0_0;

  wire Clock;
  wire [0:0]DataIn;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire [3:0]q_i_2__0;
  wire q_i_2__0_0;
  wire q_i_6__12_n_0;
  wire q_i_6__44_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_4;
  wire q_reg_5;
  wire q_reg_6;
  wire q_reg_7;
  wire q_reg_8;
  wire q_reg_i_2__40_0;
  wire q_reg_i_2__40_1;
  wire q_reg_i_2__40_n_0;
  wire q_reg_i_2__8_n_0;
  wire [4:0]r1;
  wire [2:0]r2;
  wire [0:0]r2Out;
  wire [27:27]\writeRd[27].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__13
       (.I0(q_reg_i_2__8_n_0),
        .I1(q_reg_1),
        .I2(r1[4]),
        .I3(q_reg_2),
        .I4(r1[3]),
        .I5(q_reg_3),
        .O(DataIn));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_1__45
       (.I0(q_reg_i_2__40_n_0),
        .I1(q_reg_5),
        .I2(r2[2]),
        .I3(q_reg_6),
        .I4(r2[1]),
        .I5(q_reg_7),
        .O(r2Out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__12
       (.I0(data4),
        .I1(data5),
        .I2(r1[1]),
        .I3(data6),
        .I4(r1[0]),
        .I5(data7),
        .O(q_i_6__12_n_0));
  LUT6 #(
    .INIT(64'h8088AAAAFFFFFFFF)) 
    q_i_6__2
       (.I0(DataIn),
        .I1(q_i_2__0[1]),
        .I2(q_i_2__0_0),
        .I3(q_i_2__0[0]),
        .I4(q_i_2__0[2]),
        .I5(q_i_2__0[3]),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_6__44
       (.I0(data4),
        .I1(data5),
        .I2(q_reg_i_2__40_0),
        .I3(data6),
        .I4(q_reg_i_2__40_1),
        .I5(data7),
        .O(q_i_6__44_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[27].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data4));
  MUXF7 q_reg_i_2__40
       (.I0(q_i_6__44_n_0),
        .I1(q_reg_8),
        .O(q_reg_i_2__40_n_0),
        .S(r2[0]));
  MUXF7 q_reg_i_2__8
       (.I0(q_i_6__12_n_0),
        .I1(q_reg_4),
        .O(q_reg_i_2__8_n_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_455
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_456
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_457
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_458
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_459
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_46
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_460
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_461
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_462
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_463
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_464
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_465
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_466
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_467
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_468
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_469
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_47
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_470
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_471
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_472
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_473
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_474
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_475
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_476
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_477
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_478
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_479
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_48
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_480
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_481
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_482
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_483
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_484
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_485
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_486
   (data5,
    \writeRd[26].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data5;
  input [26:26]\writeRd[26].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data5;
  wire [26:26]\writeRd[26].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[26].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data5));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_487
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_488
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_489
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_49
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_490
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_491
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_492
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_493
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_494
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_495
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_496
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_497
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_498
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_499
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_50
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_500
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_501
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_502
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_503
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_504
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_505
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_506
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_507
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_508
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_509
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_51
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_510
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_511
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_512
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_513
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_514
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_515
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_516
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_517
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_518
   (data6,
    \writeRd[25].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data6;
  input [25:25]\writeRd[25].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data6;
  wire [25:25]\writeRd[25].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[25].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data6));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_519
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_52
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_520
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_521
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_522
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_523
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_524
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_525
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_526
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_527
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_528
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_529
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_53
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_530
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_531
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_532
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_533
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_534
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_535
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_536
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_537
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_538
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_539
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_54
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_540
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_541
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_542
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_543
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_544
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_545
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_546
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_547
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_548
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_549
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_55
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_550
   (data7,
    \writeRd[24].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data7;
  input [24:24]\writeRd[24].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data7;
  wire [24:24]\writeRd[24].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[24].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data7));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_551
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__31,
    q_reg_i_3__31_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__31;
  input q_reg_i_3__31_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [0:0]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__31;
  wire q_reg_i_3__31_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__2
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__34
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__31),
        .I3(data10),
        .I4(q_reg_i_3__31_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_552
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__41,
    q_reg_i_3__41_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__41;
  input q_reg_i_3__41_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [10:10]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__41;
  wire q_reg_i_3__41_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__12
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__44
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__41),
        .I3(data10),
        .I4(q_reg_i_3__41_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_553
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__42,
    q_reg_i_3__42_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__42;
  input q_reg_i_3__42_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [11:11]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__42;
  wire q_reg_i_3__42_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__13
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__45
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__42),
        .I3(data10),
        .I4(q_reg_i_3__42_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_554
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__43,
    q_reg_i_3__43_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__43;
  input q_reg_i_3__43_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [12:12]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__43;
  wire q_reg_i_3__43_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__14
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__46
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__43),
        .I3(data10),
        .I4(q_reg_i_3__43_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_555
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__44,
    q_reg_i_3__44_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__44;
  input q_reg_i_3__44_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [13:13]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__44;
  wire q_reg_i_3__44_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__15
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__47
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__44),
        .I3(data10),
        .I4(q_reg_i_3__44_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_556
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__45,
    q_reg_i_3__45_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__45;
  input q_reg_i_3__45_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [14:14]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__45;
  wire q_reg_i_3__45_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__16
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__48
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__45),
        .I3(data10),
        .I4(q_reg_i_3__45_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_557
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__46,
    q_reg_i_3__46_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__46;
  input q_reg_i_3__46_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [15:15]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__46;
  wire q_reg_i_3__46_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__17
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__49
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__46),
        .I3(data10),
        .I4(q_reg_i_3__46_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_558
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__15,
    data10,
    q_reg_i_3__15_0,
    data11,
    q_reg_i_3__47,
    q_reg_i_3__47_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__15;
  input [0:0]data10;
  input q_reg_i_3__15_0;
  input [0:0]data11;
  input q_reg_i_3__47;
  input q_reg_i_3__47_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [16:16]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__15;
  wire q_reg_i_3__15_0;
  wire q_reg_i_3__47;
  wire q_reg_i_3__47_0;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__18
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__15),
        .I3(data10),
        .I4(q_reg_i_3__15_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__50
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__47),
        .I3(data10),
        .I4(q_reg_i_3__47_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_559
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__16,
    data10,
    q_reg_i_3__16_0,
    data11,
    q_reg_i_3__48,
    q_reg_i_3__48_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__16;
  input [0:0]data10;
  input q_reg_i_3__16_0;
  input [0:0]data11;
  input q_reg_i_3__48;
  input q_reg_i_3__48_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [17:17]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__16;
  wire q_reg_i_3__16_0;
  wire q_reg_i_3__48;
  wire q_reg_i_3__48_0;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__19
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__16),
        .I3(data10),
        .I4(q_reg_i_3__16_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__51
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__48),
        .I3(data10),
        .I4(q_reg_i_3__48_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_56
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_560
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__17,
    data10,
    q_reg_i_3__17_0,
    data11,
    q_reg_i_3__49,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__17;
  input [0:0]data10;
  input q_reg_i_3__17_0;
  input [0:0]data11;
  input q_reg_i_3__49;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [18:18]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__17;
  wire q_reg_i_3__17_0;
  wire q_reg_i_3__49;
  wire [0:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__20
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__17),
        .I3(data10),
        .I4(q_reg_i_3__17_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__52
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__49),
        .I3(data10),
        .I4(r2),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_561
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__18,
    data10,
    q_reg_i_3__18_0,
    data11,
    q_reg_i_3__50,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__18;
  input [0:0]data10;
  input q_reg_i_3__18_0;
  input [0:0]data11;
  input q_reg_i_3__50;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [19:19]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__18;
  wire q_reg_i_3__18_0;
  wire q_reg_i_3__50;
  wire [0:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__21
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__18),
        .I3(data10),
        .I4(q_reg_i_3__18_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__53
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__50),
        .I3(data10),
        .I4(r2),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_562
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__32,
    q_reg_i_3__32_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__32;
  input q_reg_i_3__32_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [1:1]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__32;
  wire q_reg_i_3__32_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__3
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__35
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__32),
        .I3(data10),
        .I4(q_reg_i_3__32_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_563
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__19,
    data10,
    q_reg_i_3__19_0,
    data11,
    q_reg_i_3__51,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__19;
  input [0:0]data10;
  input q_reg_i_3__19_0;
  input [0:0]data11;
  input q_reg_i_3__51;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [20:20]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__19;
  wire q_reg_i_3__19_0;
  wire q_reg_i_3__51;
  wire [0:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__22
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__19),
        .I3(data10),
        .I4(q_reg_i_3__19_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__54
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__51),
        .I3(data10),
        .I4(r2),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_564
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__20,
    data10,
    q_reg_i_3__20_0,
    data11,
    q_reg_i_3__52,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__20;
  input [0:0]data10;
  input q_reg_i_3__20_0;
  input [0:0]data11;
  input q_reg_i_3__52;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [21:21]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__20;
  wire q_reg_i_3__20_0;
  wire q_reg_i_3__52;
  wire [0:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__23
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__20),
        .I3(data10),
        .I4(q_reg_i_3__20_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__55
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__52),
        .I3(data10),
        .I4(r2),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_565
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__21,
    data10,
    q_reg_i_3__21_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__21;
  input [0:0]data10;
  input q_reg_i_3__21_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [22:22]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__21;
  wire q_reg_i_3__21_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__24
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__21),
        .I3(data10),
        .I4(q_reg_i_3__21_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__56
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_566
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__22,
    data10,
    q_reg_i_3__22_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__22;
  input [0:0]data10;
  input q_reg_i_3__22_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [23:23]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__22;
  wire q_reg_i_3__22_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__25
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__22),
        .I3(data10),
        .I4(q_reg_i_3__22_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__57
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_567
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__23,
    data10,
    q_reg_i_3__23_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__23;
  input [0:0]data10;
  input q_reg_i_3__23_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [24:24]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__23;
  wire q_reg_i_3__23_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__26
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__23),
        .I3(data10),
        .I4(q_reg_i_3__23_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__58
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_568
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__24,
    data10,
    q_reg_i_3__24_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__24;
  input [0:0]data10;
  input q_reg_i_3__24_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [25:25]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__24;
  wire q_reg_i_3__24_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__27
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__24),
        .I3(data10),
        .I4(q_reg_i_3__24_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__59
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_569
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__25,
    data10,
    q_reg_i_3__25_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__25;
  input [0:0]data10;
  input q_reg_i_3__25_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [26:26]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__25;
  wire q_reg_i_3__25_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__28
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__25),
        .I3(data10),
        .I4(q_reg_i_3__25_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__60
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_57
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_570
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__26,
    data10,
    q_reg_i_3__26_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__26;
  input [0:0]data10;
  input q_reg_i_3__26_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [27:27]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__26;
  wire q_reg_i_3__26_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__29
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__26),
        .I3(data10),
        .I4(q_reg_i_3__26_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__61
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_571
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__27,
    data10,
    q_reg_i_3__27_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__27;
  input [0:0]data10;
  input q_reg_i_3__27_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [28:28]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__27;
  wire q_reg_i_3__27_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__30
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__27),
        .I3(data10),
        .I4(q_reg_i_3__27_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__62
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_572
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__28,
    data10,
    q_reg_i_3__28_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__28;
  input [0:0]data10;
  input q_reg_i_3__28_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [29:29]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__28;
  wire q_reg_i_3__28_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__31
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__28),
        .I3(data10),
        .I4(q_reg_i_3__28_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__63
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_573
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__33,
    q_reg_i_3__33_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__33;
  input q_reg_i_3__33_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [2:2]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__33;
  wire q_reg_i_3__33_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__36
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__33),
        .I3(data10),
        .I4(q_reg_i_3__33_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__4
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_574
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__29,
    data10,
    q_reg_i_3__29_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__29;
  input [0:0]data10;
  input q_reg_i_3__29_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [30:30]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__29;
  wire q_reg_i_3__29_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__32
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__29),
        .I3(data10),
        .I4(q_reg_i_3__29_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__64
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_575
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    q_reg_i_3__30,
    data10,
    q_reg_i_3__30_0,
    data11,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input q_reg_i_3__30;
  input [0:0]data10;
  input q_reg_i_3__30_0;
  input [0:0]data11;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [31:31]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__30;
  wire q_reg_i_3__30_0;
  wire [1:0]r2;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__33
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__30),
        .I3(data10),
        .I4(q_reg_i_3__30_0),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__65
       (.I0(data8),
        .I1(data9),
        .I2(r2[1]),
        .I3(data10),
        .I4(r2[0]),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_576
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__34,
    q_reg_i_3__34_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__34;
  input q_reg_i_3__34_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [3:3]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__34;
  wire q_reg_i_3__34_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__37
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__34),
        .I3(data10),
        .I4(q_reg_i_3__34_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__5
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_577
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__35,
    q_reg_i_3__35_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__35;
  input q_reg_i_3__35_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [4:4]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__35;
  wire q_reg_i_3__35_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__38
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__35),
        .I3(data10),
        .I4(q_reg_i_3__35_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__6
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_578
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__36,
    q_reg_i_3__36_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__36;
  input q_reg_i_3__36_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [5:5]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__36;
  wire q_reg_i_3__36_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__39
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__36),
        .I3(data10),
        .I4(q_reg_i_3__36_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__7
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_579
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__37,
    q_reg_i_3__37_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__37;
  input q_reg_i_3__37_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [6:6]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__37;
  wire q_reg_i_3__37_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__40
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__37),
        .I3(data10),
        .I4(q_reg_i_3__37_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__8
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_58
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_580
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__38,
    q_reg_i_3__38_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__38;
  input q_reg_i_3__38_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [7:7]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__38;
  wire q_reg_i_3__38_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__41
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__38),
        .I3(data10),
        .I4(q_reg_i_3__38_0),
        .I5(data11),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__9
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_581
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__39,
    q_reg_i_3__39_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__39;
  input q_reg_i_3__39_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [8:8]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__39;
  wire q_reg_i_3__39_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__10
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__42
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__39),
        .I3(data10),
        .I4(q_reg_i_3__39_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_582
   (q_reg_0,
    q_reg_1,
    \writeRd[23].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data9,
    r1,
    data10,
    data11,
    q_reg_i_3__40,
    q_reg_i_3__40_0);
  output q_reg_0;
  output q_reg_1;
  input [23:23]\writeRd[23].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data9;
  input [1:0]r1;
  input [0:0]data10;
  input [0:0]data11;
  input q_reg_i_3__40;
  input q_reg_i_3__40_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [0:0]data11;
  wire [9:9]data8;
  wire [0:0]data9;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_3__40;
  wire q_reg_i_3__40_0;
  wire [1:0]r1;
  wire [23:23]\writeRd[23].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__11
       (.I0(data8),
        .I1(data9),
        .I2(r1[1]),
        .I3(data10),
        .I4(r1[0]),
        .I5(data11),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_9__43
       (.I0(data8),
        .I1(data9),
        .I2(q_reg_i_3__40),
        .I3(data10),
        .I4(q_reg_i_3__40_0),
        .I5(data11),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[23].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data8));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_583
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_584
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_585
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_586
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_587
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_588
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_589
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_59
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_590
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_591
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_592
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_593
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_594
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_595
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_596
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_597
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_598
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_599
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_60
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_600
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_601
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_602
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_603
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_604
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_605
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_606
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_607
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_608
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_609
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_61
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_610
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_611
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_612
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_613
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_614
   (data9,
    \writeRd[22].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data9;
  input [22:22]\writeRd[22].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data9;
  wire [22:22]\writeRd[22].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[22].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data9));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_615
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_616
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_617
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_618
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_619
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_62
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_620
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_621
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_622
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_623
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_624
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_625
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_626
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_627
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_628
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_629
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_63
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_630
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_631
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_632
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_633
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_634
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_635
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_636
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_637
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_638
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_639
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_64
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_640
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_641
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_642
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_643
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_644
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_645
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_646
   (data10,
    \writeRd[21].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data10;
  input [21:21]\writeRd[21].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data10;
  wire [21:21]\writeRd[21].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[21].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data10));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_647
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_648
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_649
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_65
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_650
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_651
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_652
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_653
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_654
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_655
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_656
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_657
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_658
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_659
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_66
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_660
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_661
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_662
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_663
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_664
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_665
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_666
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_667
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_668
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_669
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_67
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_670
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_671
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_672
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_673
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_674
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_675
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_676
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_677
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_678
   (data11,
    \writeRd[20].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data11;
  input [20:20]\writeRd[20].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data11;
  wire [20:20]\writeRd[20].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[20].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data11));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_679
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_68
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_680
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_681
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_682
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_683
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_684
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_685
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_686
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_687
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_688
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_689
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_69
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_690
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_691
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_692
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_693
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_694
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_695
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_696
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_697
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_698
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_699
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_70
   (data22,
    \writeRd[9].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data22;
  input [9:9]\writeRd[9].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data22;
  wire [9:9]\writeRd[9].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[9].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data22));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_700
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_701
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_702
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_703
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_704
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_705
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_706
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_707
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_708
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_709
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_71
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_710
   (data30,
    \writeRd[1].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data30;
  input [1:1]\writeRd[1].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data30;
  wire [1:1]\writeRd[1].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[1].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data30));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_711
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__31_0,
    q_reg_i_3__31_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__31_0;
  input q_reg_i_3__31_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__1_n_0;
  wire q_i_8__33_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__31_0;
  wire q_reg_i_3__31_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__1
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__33
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__31_0),
        .I3(data14),
        .I4(q_reg_i_3__31_1),
        .I5(data15),
        .O(q_i_8__33_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3
       (.I0(q_i_8__1_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__31
       (.I0(q_i_8__33_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_712
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__41_0,
    q_reg_i_3__41_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__41_0;
  input q_reg_i_3__41_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__11_n_0;
  wire q_i_8__43_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__41_0;
  wire q_reg_i_3__41_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__11
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__43
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__41_0),
        .I3(data14),
        .I4(q_reg_i_3__41_1),
        .I5(data15),
        .O(q_i_8__43_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__41
       (.I0(q_i_8__43_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__9
       (.I0(q_i_8__11_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_713
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__42_0,
    q_reg_i_3__42_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__42_0;
  input q_reg_i_3__42_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__12_n_0;
  wire q_i_8__44_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__42_0;
  wire q_reg_i_3__42_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__12
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__44
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__42_0),
        .I3(data14),
        .I4(q_reg_i_3__42_1),
        .I5(data15),
        .O(q_i_8__44_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__10
       (.I0(q_i_8__12_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__42
       (.I0(q_i_8__44_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_714
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__43_0,
    q_reg_i_3__43_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__43_0;
  input q_reg_i_3__43_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__13_n_0;
  wire q_i_8__45_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__43_0;
  wire q_reg_i_3__43_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__13
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__45
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__43_0),
        .I3(data14),
        .I4(q_reg_i_3__43_1),
        .I5(data15),
        .O(q_i_8__45_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__11
       (.I0(q_i_8__13_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__43
       (.I0(q_i_8__45_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_715
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__44_0,
    q_reg_i_3__44_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__44_0;
  input q_reg_i_3__44_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__14_n_0;
  wire q_i_8__46_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__44_0;
  wire q_reg_i_3__44_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__14
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__46
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__44_0),
        .I3(data14),
        .I4(q_reg_i_3__44_1),
        .I5(data15),
        .O(q_i_8__46_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__12
       (.I0(q_i_8__14_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__44
       (.I0(q_i_8__46_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_716
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__45_0,
    q_reg_i_3__45_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__45_0;
  input q_reg_i_3__45_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__15_n_0;
  wire q_i_8__47_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__45_0;
  wire q_reg_i_3__45_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__15
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__47
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__45_0),
        .I3(data14),
        .I4(q_reg_i_3__45_1),
        .I5(data15),
        .O(q_i_8__47_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__13
       (.I0(q_i_8__15_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__45
       (.I0(q_i_8__47_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_717
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__46_0,
    q_reg_i_3__46_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__46_0;
  input q_reg_i_3__46_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__16_n_0;
  wire q_i_8__48_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__46_0;
  wire q_reg_i_3__46_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__16
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__48
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__46_0),
        .I3(data14),
        .I4(q_reg_i_3__46_1),
        .I5(data15),
        .O(q_i_8__48_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__14
       (.I0(q_i_8__16_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__46
       (.I0(q_i_8__48_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_718
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__15_0,
    data14,
    q_reg_i_3__15_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__47_0,
    q_reg_i_3__47_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__15_0;
  input [0:0]data14;
  input q_reg_i_3__15_1;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__47_0;
  input q_reg_i_3__47_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__17_n_0;
  wire q_i_8__49_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__15_0;
  wire q_reg_i_3__15_1;
  wire q_reg_i_3__47_0;
  wire q_reg_i_3__47_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__17
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__15_0),
        .I3(data14),
        .I4(q_reg_i_3__15_1),
        .I5(data15),
        .O(q_i_8__17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__49
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__47_0),
        .I3(data14),
        .I4(q_reg_i_3__47_1),
        .I5(data15),
        .O(q_i_8__49_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__15
       (.I0(q_i_8__17_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__47
       (.I0(q_i_8__49_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_719
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__16_0,
    data14,
    q_reg_i_3__16_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__48_0,
    q_reg_i_3__48_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__16_0;
  input [0:0]data14;
  input q_reg_i_3__16_1;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__48_0;
  input q_reg_i_3__48_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__18_n_0;
  wire q_i_8__50_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__16_0;
  wire q_reg_i_3__16_1;
  wire q_reg_i_3__48_0;
  wire q_reg_i_3__48_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__18
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__16_0),
        .I3(data14),
        .I4(q_reg_i_3__16_1),
        .I5(data15),
        .O(q_i_8__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__50
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__48_0),
        .I3(data14),
        .I4(q_reg_i_3__48_1),
        .I5(data15),
        .O(q_i_8__50_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__16
       (.I0(q_i_8__18_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__48
       (.I0(q_i_8__50_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_72
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_720
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__17_0,
    data14,
    q_reg_i_3__17_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__49_0);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__17_0;
  input [0:0]data14;
  input q_reg_i_3__17_1;
  input [0:0]data15;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_3__49_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__19_n_0;
  wire q_i_8__51_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__17_0;
  wire q_reg_i_3__17_1;
  wire q_reg_i_3__49_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__19
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__17_0),
        .I3(data14),
        .I4(q_reg_i_3__17_1),
        .I5(data15),
        .O(q_i_8__19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__51
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__49_0),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__51_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__17
       (.I0(q_i_8__19_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__49
       (.I0(q_i_8__51_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_721
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__18_0,
    data14,
    q_reg_i_3__18_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__50_0);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__18_0;
  input [0:0]data14;
  input q_reg_i_3__18_1;
  input [0:0]data15;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_3__50_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__20_n_0;
  wire q_i_8__52_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__18_0;
  wire q_reg_i_3__18_1;
  wire q_reg_i_3__50_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__20
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__18_0),
        .I3(data14),
        .I4(q_reg_i_3__18_1),
        .I5(data15),
        .O(q_i_8__20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__52
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__50_0),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__52_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__18
       (.I0(q_i_8__20_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__50
       (.I0(q_i_8__52_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_722
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__32_0,
    q_reg_i_3__32_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__32_0;
  input q_reg_i_3__32_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__2_n_0;
  wire q_i_8__34_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__32_0;
  wire q_reg_i_3__32_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__2
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__34
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__32_0),
        .I3(data14),
        .I4(q_reg_i_3__32_1),
        .I5(data15),
        .O(q_i_8__34_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__0
       (.I0(q_i_8__2_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__32
       (.I0(q_i_8__34_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_723
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__19_0,
    data14,
    q_reg_i_3__19_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__51_0);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__19_0;
  input [0:0]data14;
  input q_reg_i_3__19_1;
  input [0:0]data15;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_3__51_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__21_n_0;
  wire q_i_8__53_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__19_0;
  wire q_reg_i_3__19_1;
  wire q_reg_i_3__51_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__21
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__19_0),
        .I3(data14),
        .I4(q_reg_i_3__19_1),
        .I5(data15),
        .O(q_i_8__21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__53
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__51_0),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__53_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__19
       (.I0(q_i_8__21_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__51
       (.I0(q_i_8__53_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_724
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__20_0,
    data14,
    q_reg_i_3__20_1,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__52_0);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__20_0;
  input [0:0]data14;
  input q_reg_i_3__20_1;
  input [0:0]data15;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_3__52_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__22_n_0;
  wire q_i_8__54_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__20_0;
  wire q_reg_i_3__20_1;
  wire q_reg_i_3__52_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__22
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__20_0),
        .I3(data14),
        .I4(q_reg_i_3__20_1),
        .I5(data15),
        .O(q_i_8__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__54
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__52_0),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__54_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__20
       (.I0(q_i_8__22_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__52
       (.I0(q_i_8__54_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_725
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__21_0,
    data14,
    q_reg_i_3__21_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__21_0;
  input [0:0]data14;
  input q_reg_i_3__21_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__23_n_0;
  wire q_i_8__55_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__21_0;
  wire q_reg_i_3__21_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__23
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__21_0),
        .I3(data14),
        .I4(q_reg_i_3__21_1),
        .I5(data15),
        .O(q_i_8__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__55
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__55_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__21
       (.I0(q_i_8__23_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__53
       (.I0(q_i_8__55_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_726
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__22_0,
    data14,
    q_reg_i_3__22_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__22_0;
  input [0:0]data14;
  input q_reg_i_3__22_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__24_n_0;
  wire q_i_8__56_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__22_0;
  wire q_reg_i_3__22_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__24
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__22_0),
        .I3(data14),
        .I4(q_reg_i_3__22_1),
        .I5(data15),
        .O(q_i_8__24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__56
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__56_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__22
       (.I0(q_i_8__24_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__54
       (.I0(q_i_8__56_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_727
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__23_0,
    data14,
    q_reg_i_3__23_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__23_0;
  input [0:0]data14;
  input q_reg_i_3__23_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__25_n_0;
  wire q_i_8__57_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__23_0;
  wire q_reg_i_3__23_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__25
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__23_0),
        .I3(data14),
        .I4(q_reg_i_3__23_1),
        .I5(data15),
        .O(q_i_8__25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__57
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__57_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__23
       (.I0(q_i_8__25_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__55
       (.I0(q_i_8__57_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_728
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__24_0,
    data14,
    q_reg_i_3__24_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__24_0;
  input [0:0]data14;
  input q_reg_i_3__24_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__26_n_0;
  wire q_i_8__58_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__24_0;
  wire q_reg_i_3__24_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__26
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__24_0),
        .I3(data14),
        .I4(q_reg_i_3__24_1),
        .I5(data15),
        .O(q_i_8__26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__58
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__58_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__24
       (.I0(q_i_8__26_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__56
       (.I0(q_i_8__58_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_729
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__25_0,
    data14,
    q_reg_i_3__25_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__25_0;
  input [0:0]data14;
  input q_reg_i_3__25_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__27_n_0;
  wire q_i_8__59_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__25_0;
  wire q_reg_i_3__25_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__27
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__25_0),
        .I3(data14),
        .I4(q_reg_i_3__25_1),
        .I5(data15),
        .O(q_i_8__27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__59
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__59_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__25
       (.I0(q_i_8__27_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__57
       (.I0(q_i_8__59_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_73
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_730
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__26_0,
    data14,
    q_reg_i_3__26_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__26_0;
  input [0:0]data14;
  input q_reg_i_3__26_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__28_n_0;
  wire q_i_8__60_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__26_0;
  wire q_reg_i_3__26_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__28
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__26_0),
        .I3(data14),
        .I4(q_reg_i_3__26_1),
        .I5(data15),
        .O(q_i_8__28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__60
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__60_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__26
       (.I0(q_i_8__28_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__58
       (.I0(q_i_8__60_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_731
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__27_0,
    data14,
    q_reg_i_3__27_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__27_0;
  input [0:0]data14;
  input q_reg_i_3__27_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__29_n_0;
  wire q_i_8__61_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__27_0;
  wire q_reg_i_3__27_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__29
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__27_0),
        .I3(data14),
        .I4(q_reg_i_3__27_1),
        .I5(data15),
        .O(q_i_8__29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__61
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__61_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__27
       (.I0(q_i_8__29_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__59
       (.I0(q_i_8__61_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_732
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__28_0,
    data14,
    q_reg_i_3__28_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__28_0;
  input [0:0]data14;
  input q_reg_i_3__28_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__30_n_0;
  wire q_i_8__62_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__28_0;
  wire q_reg_i_3__28_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__30
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__28_0),
        .I3(data14),
        .I4(q_reg_i_3__28_1),
        .I5(data15),
        .O(q_i_8__30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__62
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__62_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__28
       (.I0(q_i_8__30_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__60
       (.I0(q_i_8__62_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_733
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__33_0,
    q_reg_i_3__33_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__33_0;
  input q_reg_i_3__33_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__35_n_0;
  wire q_i_8__3_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__33_0;
  wire q_reg_i_3__33_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__3
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__35
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__33_0),
        .I3(data14),
        .I4(q_reg_i_3__33_1),
        .I5(data15),
        .O(q_i_8__35_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__1
       (.I0(q_i_8__3_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__33
       (.I0(q_i_8__35_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_734
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__29_0,
    data14,
    q_reg_i_3__29_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__29_0;
  input [0:0]data14;
  input q_reg_i_3__29_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__31_n_0;
  wire q_i_8__63_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__29_0;
  wire q_reg_i_3__29_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__31
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__29_0),
        .I3(data14),
        .I4(q_reg_i_3__29_1),
        .I5(data15),
        .O(q_i_8__31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__63
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__63_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__29
       (.I0(q_i_8__31_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__61
       (.I0(q_i_8__63_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_735
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    q_reg_i_3__30_0,
    data14,
    q_reg_i_3__30_1,
    data15,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input q_reg_i_3__30_0;
  input [0:0]data14;
  input q_reg_i_3__30_1;
  input [0:0]data15;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__32_n_0;
  wire q_i_8__64_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__30_0;
  wire q_reg_i_3__30_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__32
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__30_0),
        .I3(data14),
        .I4(q_reg_i_3__30_1),
        .I5(data15),
        .O(q_i_8__32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__64
       (.I0(data12),
        .I1(data13),
        .I2(r2[1]),
        .I3(data14),
        .I4(r2[0]),
        .I5(data15),
        .O(q_i_8__64_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__30
       (.I0(q_i_8__32_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_3__62
       (.I0(q_i_8__64_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_736
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__34_0,
    q_reg_i_3__34_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__34_0;
  input q_reg_i_3__34_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__36_n_0;
  wire q_i_8__4_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__34_0;
  wire q_reg_i_3__34_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__36
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__34_0),
        .I3(data14),
        .I4(q_reg_i_3__34_1),
        .I5(data15),
        .O(q_i_8__36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__4
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__4_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__2
       (.I0(q_i_8__4_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__34
       (.I0(q_i_8__36_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_737
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__35_0,
    q_reg_i_3__35_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__35_0;
  input q_reg_i_3__35_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__37_n_0;
  wire q_i_8__5_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__35_0;
  wire q_reg_i_3__35_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__37
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__35_0),
        .I3(data14),
        .I4(q_reg_i_3__35_1),
        .I5(data15),
        .O(q_i_8__37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__5
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__5_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__3
       (.I0(q_i_8__5_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_3__35
       (.I0(q_i_8__37_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_738
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__36_0,
    q_reg_i_3__36_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__36_0;
  input q_reg_i_3__36_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__38_n_0;
  wire q_i_8__6_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__36_0;
  wire q_reg_i_3__36_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__38
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__36_0),
        .I3(data14),
        .I4(q_reg_i_3__36_1),
        .I5(data15),
        .O(q_i_8__38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__6
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__6_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__36
       (.I0(q_i_8__38_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__4
       (.I0(q_i_8__6_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_739
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__37_0,
    q_reg_i_3__37_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__37_0;
  input q_reg_i_3__37_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__39_n_0;
  wire q_i_8__7_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__37_0;
  wire q_reg_i_3__37_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__39
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__37_0),
        .I3(data14),
        .I4(q_reg_i_3__37_1),
        .I5(data15),
        .O(q_i_8__39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__7
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__7_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__37
       (.I0(q_i_8__39_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__5
       (.I0(q_i_8__7_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_74
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_740
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__38_0,
    q_reg_i_3__38_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__38_0;
  input q_reg_i_3__38_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__40_n_0;
  wire q_i_8__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__38_0;
  wire q_reg_i_3__38_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__40
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__38_0),
        .I3(data14),
        .I4(q_reg_i_3__38_1),
        .I5(data15),
        .O(q_i_8__40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__8
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__8_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__38
       (.I0(q_i_8__40_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__6
       (.I0(q_i_8__8_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_741
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__39_0,
    q_reg_i_3__39_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__39_0;
  input q_reg_i_3__39_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__41_n_0;
  wire q_i_8__9_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__39_0;
  wire q_reg_i_3__39_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__41
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__39_0),
        .I3(data14),
        .I4(q_reg_i_3__39_1),
        .I5(data15),
        .O(q_i_8__41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__9
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__9_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__39
       (.I0(q_i_8__41_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__7
       (.I0(q_i_8__9_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_742
   (q_reg_0,
    q_reg_1,
    \writeRd[19].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data13,
    data14,
    data15,
    r2,
    q_reg_3,
    q_reg_i_3__40_0,
    q_reg_i_3__40_1);
  output q_reg_0;
  output q_reg_1;
  input [19:19]\writeRd[19].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data13;
  input [0:0]data14;
  input [0:0]data15;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_3__40_0;
  input q_reg_i_3__40_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data12;
  wire [0:0]data13;
  wire [0:0]data14;
  wire [0:0]data15;
  wire q_i_8__10_n_0;
  wire q_i_8__42_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_3__40_0;
  wire q_reg_i_3__40_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [19:19]\writeRd[19].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__10
       (.I0(data12),
        .I1(data13),
        .I2(r1[1]),
        .I3(data14),
        .I4(r1[0]),
        .I5(data15),
        .O(q_i_8__10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_8__42
       (.I0(data12),
        .I1(data13),
        .I2(q_reg_i_3__40_0),
        .I3(data14),
        .I4(q_reg_i_3__40_1),
        .I5(data15),
        .O(q_i_8__42_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[19].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data12));
  MUXF7 q_reg_i_3__40
       (.I0(q_i_8__42_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_3__8
       (.I0(q_i_8__10_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_743
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_744
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_745
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_746
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_747
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_748
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_749
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_75
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_750
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_751
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_752
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_753
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_754
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_755
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_756
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_757
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_758
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_759
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_76
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_760
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_761
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_762
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_763
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_764
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_765
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_766
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_767
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_768
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_769
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_77
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_770
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_771
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_772
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_773
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_774
   (data13,
    \writeRd[18].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data13;
  input [18:18]\writeRd[18].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data13;
  wire [18:18]\writeRd[18].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[18].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data13));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_775
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_776
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_777
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_778
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_779
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_78
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_780
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_781
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_782
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_783
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_784
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_785
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_786
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_787
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_788
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_789
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_79
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_790
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_791
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_792
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_793
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_794
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_795
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_796
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_797
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_798
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_799
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_80
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_800
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_801
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_802
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_803
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_804
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_805
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_806
   (data14,
    \writeRd[17].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data14;
  input [17:17]\writeRd[17].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data14;
  wire [17:17]\writeRd[17].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[17].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data14));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_807
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_808
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_809
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_81
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_810
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_811
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_812
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_813
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_814
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_815
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_816
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_817
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_818
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_819
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_82
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_820
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_821
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_822
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_823
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_824
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_825
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_826
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_827
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_828
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_829
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_83
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_830
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_831
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_832
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_833
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_834
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_835
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_836
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_837
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_838
   (data15,
    \writeRd[16].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data15;
  input [16:16]\writeRd[16].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data15;
  wire [16:16]\writeRd[16].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[16].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data15));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_839
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__31,
    q_reg_i_4__31_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__31;
  input q_reg_i_4__31_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__31;
  wire q_reg_i_4__31_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__1
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__33
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__31),
        .I3(data18),
        .I4(q_reg_i_4__31_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_84
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_840
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__41,
    q_reg_i_4__41_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__41;
  input q_reg_i_4__41_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__41;
  wire q_reg_i_4__41_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__11
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__43
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__41),
        .I3(data18),
        .I4(q_reg_i_4__41_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_841
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__42,
    q_reg_i_4__42_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__42;
  input q_reg_i_4__42_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__42;
  wire q_reg_i_4__42_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__12
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__44
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__42),
        .I3(data18),
        .I4(q_reg_i_4__42_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_842
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__43,
    q_reg_i_4__43_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__43;
  input q_reg_i_4__43_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__43;
  wire q_reg_i_4__43_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__13
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__45
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__43),
        .I3(data18),
        .I4(q_reg_i_4__43_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_843
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__44,
    q_reg_i_4__44_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__44;
  input q_reg_i_4__44_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__44;
  wire q_reg_i_4__44_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__14
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__46
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__44),
        .I3(data18),
        .I4(q_reg_i_4__44_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_844
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__45,
    q_reg_i_4__45_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__45;
  input q_reg_i_4__45_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__45;
  wire q_reg_i_4__45_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__15
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__47
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__45),
        .I3(data18),
        .I4(q_reg_i_4__45_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_845
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__46,
    q_reg_i_4__46_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__46;
  input q_reg_i_4__46_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__46;
  wire q_reg_i_4__46_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__16
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__48
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__46),
        .I3(data18),
        .I4(q_reg_i_4__46_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_846
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__15,
    data18,
    q_reg_i_4__15_0,
    data19,
    q_reg_i_4__47,
    q_reg_i_4__47_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__15;
  input [0:0]data18;
  input q_reg_i_4__15_0;
  input [0:0]data19;
  input q_reg_i_4__47;
  input q_reg_i_4__47_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__15;
  wire q_reg_i_4__15_0;
  wire q_reg_i_4__47;
  wire q_reg_i_4__47_0;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__17
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__15),
        .I3(data18),
        .I4(q_reg_i_4__15_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__49
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__47),
        .I3(data18),
        .I4(q_reg_i_4__47_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_847
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__16,
    data18,
    q_reg_i_4__16_0,
    data19,
    q_reg_i_4__48,
    q_reg_i_4__48_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__16;
  input [0:0]data18;
  input q_reg_i_4__16_0;
  input [0:0]data19;
  input q_reg_i_4__48;
  input q_reg_i_4__48_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__16;
  wire q_reg_i_4__16_0;
  wire q_reg_i_4__48;
  wire q_reg_i_4__48_0;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__18
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__16),
        .I3(data18),
        .I4(q_reg_i_4__16_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__50
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__48),
        .I3(data18),
        .I4(q_reg_i_4__48_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_848
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__17,
    data18,
    q_reg_i_4__17_0,
    data19,
    q_reg_i_4__49,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__17;
  input [0:0]data18;
  input q_reg_i_4__17_0;
  input [0:0]data19;
  input q_reg_i_4__49;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__17;
  wire q_reg_i_4__17_0;
  wire q_reg_i_4__49;
  wire [0:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__19
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__17),
        .I3(data18),
        .I4(q_reg_i_4__17_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__51
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__49),
        .I3(data18),
        .I4(r2),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_849
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__18,
    data18,
    q_reg_i_4__18_0,
    data19,
    q_reg_i_4__50,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__18;
  input [0:0]data18;
  input q_reg_i_4__18_0;
  input [0:0]data19;
  input q_reg_i_4__50;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__18;
  wire q_reg_i_4__18_0;
  wire q_reg_i_4__50;
  wire [0:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__20
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__18),
        .I3(data18),
        .I4(q_reg_i_4__18_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__52
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__50),
        .I3(data18),
        .I4(r2),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_85
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_850
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__32,
    q_reg_i_4__32_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__32;
  input q_reg_i_4__32_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__32;
  wire q_reg_i_4__32_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__2
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__34
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__32),
        .I3(data18),
        .I4(q_reg_i_4__32_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_851
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__19,
    data18,
    q_reg_i_4__19_0,
    data19,
    q_reg_i_4__51,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__19;
  input [0:0]data18;
  input q_reg_i_4__19_0;
  input [0:0]data19;
  input q_reg_i_4__51;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__19;
  wire q_reg_i_4__19_0;
  wire q_reg_i_4__51;
  wire [0:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__21
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__19),
        .I3(data18),
        .I4(q_reg_i_4__19_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__53
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__51),
        .I3(data18),
        .I4(r2),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_852
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__20,
    data18,
    q_reg_i_4__20_0,
    data19,
    q_reg_i_4__52,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__20;
  input [0:0]data18;
  input q_reg_i_4__20_0;
  input [0:0]data19;
  input q_reg_i_4__52;
  input [0:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__20;
  wire q_reg_i_4__20_0;
  wire q_reg_i_4__52;
  wire [0:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__22
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__20),
        .I3(data18),
        .I4(q_reg_i_4__20_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__54
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__52),
        .I3(data18),
        .I4(r2),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_853
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__21,
    data18,
    q_reg_i_4__21_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__21;
  input [0:0]data18;
  input q_reg_i_4__21_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__21;
  wire q_reg_i_4__21_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__23
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__21),
        .I3(data18),
        .I4(q_reg_i_4__21_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__55
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_854
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__22,
    data18,
    q_reg_i_4__22_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__22;
  input [0:0]data18;
  input q_reg_i_4__22_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__22;
  wire q_reg_i_4__22_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__24
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__22),
        .I3(data18),
        .I4(q_reg_i_4__22_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__56
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_855
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__23,
    data18,
    q_reg_i_4__23_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__23;
  input [0:0]data18;
  input q_reg_i_4__23_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__23;
  wire q_reg_i_4__23_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__25
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__23),
        .I3(data18),
        .I4(q_reg_i_4__23_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__57
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_856
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__24,
    data18,
    q_reg_i_4__24_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__24;
  input [0:0]data18;
  input q_reg_i_4__24_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__24;
  wire q_reg_i_4__24_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__26
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__24),
        .I3(data18),
        .I4(q_reg_i_4__24_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__58
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_857
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__25,
    data18,
    q_reg_i_4__25_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__25;
  input [0:0]data18;
  input q_reg_i_4__25_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__25;
  wire q_reg_i_4__25_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__27
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__25),
        .I3(data18),
        .I4(q_reg_i_4__25_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__59
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_858
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__26,
    data18,
    q_reg_i_4__26_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__26;
  input [0:0]data18;
  input q_reg_i_4__26_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__26;
  wire q_reg_i_4__26_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__28
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__26),
        .I3(data18),
        .I4(q_reg_i_4__26_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__60
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_859
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__27,
    data18,
    q_reg_i_4__27_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__27;
  input [0:0]data18;
  input q_reg_i_4__27_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__27;
  wire q_reg_i_4__27_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__29
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__27),
        .I3(data18),
        .I4(q_reg_i_4__27_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__61
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_86
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_860
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__28,
    data18,
    q_reg_i_4__28_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__28;
  input [0:0]data18;
  input q_reg_i_4__28_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__28;
  wire q_reg_i_4__28_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__30
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__28),
        .I3(data18),
        .I4(q_reg_i_4__28_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__62
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_861
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__33,
    q_reg_i_4__33_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__33;
  input q_reg_i_4__33_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__33;
  wire q_reg_i_4__33_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__3
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__35
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__33),
        .I3(data18),
        .I4(q_reg_i_4__33_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_862
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__29,
    data18,
    q_reg_i_4__29_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__29;
  input [0:0]data18;
  input q_reg_i_4__29_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__29;
  wire q_reg_i_4__29_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__31
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__29),
        .I3(data18),
        .I4(q_reg_i_4__29_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__63
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_863
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    q_reg_i_4__30,
    data18,
    q_reg_i_4__30_0,
    data19,
    r2);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input q_reg_i_4__30;
  input [0:0]data18;
  input q_reg_i_4__30_0;
  input [0:0]data19;
  input [1:0]r2;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__30;
  wire q_reg_i_4__30_0;
  wire [1:0]r2;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__32
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__30),
        .I3(data18),
        .I4(q_reg_i_4__30_0),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__64
       (.I0(data16),
        .I1(data17),
        .I2(r2[1]),
        .I3(data18),
        .I4(r2[0]),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_864
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__34,
    q_reg_i_4__34_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__34;
  input q_reg_i_4__34_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__34;
  wire q_reg_i_4__34_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__36
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__34),
        .I3(data18),
        .I4(q_reg_i_4__34_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__4
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_865
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__35,
    q_reg_i_4__35_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__35;
  input q_reg_i_4__35_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__35;
  wire q_reg_i_4__35_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__37
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__35),
        .I3(data18),
        .I4(q_reg_i_4__35_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__5
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_866
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__36,
    q_reg_i_4__36_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__36;
  input q_reg_i_4__36_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__36;
  wire q_reg_i_4__36_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__38
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__36),
        .I3(data18),
        .I4(q_reg_i_4__36_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__6
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_867
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__37,
    q_reg_i_4__37_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__37;
  input q_reg_i_4__37_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__37;
  wire q_reg_i_4__37_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__39
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__37),
        .I3(data18),
        .I4(q_reg_i_4__37_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__7
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_868
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__38,
    q_reg_i_4__38_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__38;
  input q_reg_i_4__38_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__38;
  wire q_reg_i_4__38_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__40
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__38),
        .I3(data18),
        .I4(q_reg_i_4__38_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__8
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_869
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__39,
    q_reg_i_4__39_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__39;
  input q_reg_i_4__39_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__39;
  wire q_reg_i_4__39_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__41
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__39),
        .I3(data18),
        .I4(q_reg_i_4__39_0),
        .I5(data19),
        .O(q_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__9
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_87
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_870
   (q_reg_0,
    q_reg_1,
    \writeRd[15].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    data17,
    r1,
    data18,
    data19,
    q_reg_i_4__40,
    q_reg_i_4__40_0);
  output q_reg_0;
  output q_reg_1;
  input [15:15]\writeRd[15].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]data17;
  input [1:0]r1;
  input [0:0]data18;
  input [0:0]data19;
  input q_reg_i_4__40;
  input q_reg_i_4__40_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data16;
  wire [0:0]data17;
  wire [0:0]data18;
  wire [0:0]data19;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_i_4__40;
  wire q_reg_i_4__40_0;
  wire [1:0]r1;
  wire [15:15]\writeRd[15].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__10
       (.I0(data16),
        .I1(data17),
        .I2(r1[1]),
        .I3(data18),
        .I4(r1[0]),
        .I5(data19),
        .O(q_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_11__42
       (.I0(data16),
        .I1(data17),
        .I2(q_reg_i_4__40),
        .I3(data18),
        .I4(q_reg_i_4__40_0),
        .I5(data19),
        .O(q_reg_1));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[15].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data16));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_871
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_872
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_873
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_874
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_875
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_876
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_877
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_878
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_879
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_88
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_880
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_881
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_882
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_883
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_884
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_885
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_886
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_887
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_888
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_889
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_89
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_890
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_891
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_892
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_893
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_894
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_895
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_896
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_897
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_898
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_899
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_90
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_900
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_901
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_902
   (data17,
    \writeRd[14].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data17;
  input [14:14]\writeRd[14].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data17;
  wire [14:14]\writeRd[14].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[14].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data17));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_903
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_904
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_905
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_906
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_907
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_908
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_909
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_91
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_910
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_911
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_912
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_913
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_914
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_915
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_916
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_917
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_918
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_919
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_92
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_920
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_921
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_922
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_923
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_924
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_925
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_926
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_927
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_928
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_929
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_93
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_930
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_931
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_932
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_933
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_934
   (data18,
    \writeRd[13].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data18;
  input [13:13]\writeRd[13].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data18;
  wire [13:13]\writeRd[13].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[13].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data18));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_935
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_936
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_937
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_938
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_939
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_94
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_940
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_941
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_942
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_943
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_944
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_945
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_946
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_947
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_948
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_949
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_95
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_950
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_951
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_952
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_953
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_954
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_955
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_956
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_957
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_958
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_959
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_96
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_960
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_961
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_962
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_963
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_964
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_965
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_966
   (data19,
    \writeRd[12].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data19;
  input [12:12]\writeRd[12].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data19;
  wire [12:12]\writeRd[12].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[12].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data19));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_967
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__31_0,
    q_reg_i_4__31_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__31_0;
  input q_reg_i_4__31_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__1_n_0;
  wire q_i_10__33_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__31_0;
  wire q_reg_i_4__31_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__1
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__33
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__31_0),
        .I3(data22),
        .I4(q_reg_i_4__31_1),
        .I5(data23),
        .O(q_i_10__33_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4
       (.I0(q_i_10__1_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__31
       (.I0(q_i_10__33_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_968
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__41_0,
    q_reg_i_4__41_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__41_0;
  input q_reg_i_4__41_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [10:10]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__11_n_0;
  wire q_i_10__43_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__41_0;
  wire q_reg_i_4__41_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__11
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__43
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__41_0),
        .I3(data22),
        .I4(q_reg_i_4__41_1),
        .I5(data23),
        .O(q_i_10__43_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__41
       (.I0(q_i_10__43_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__9
       (.I0(q_i_10__11_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_969
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__42_0,
    q_reg_i_4__42_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__42_0;
  input q_reg_i_4__42_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [11:11]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__12_n_0;
  wire q_i_10__44_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__42_0;
  wire q_reg_i_4__42_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__12
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__44
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__42_0),
        .I3(data22),
        .I4(q_reg_i_4__42_1),
        .I5(data23),
        .O(q_i_10__44_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__10
       (.I0(q_i_10__12_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__42
       (.I0(q_i_10__44_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_97
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_970
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__43_0,
    q_reg_i_4__43_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__43_0;
  input q_reg_i_4__43_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [12:12]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__13_n_0;
  wire q_i_10__45_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__43_0;
  wire q_reg_i_4__43_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__13
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__13_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__45
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__43_0),
        .I3(data22),
        .I4(q_reg_i_4__43_1),
        .I5(data23),
        .O(q_i_10__45_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__11
       (.I0(q_i_10__13_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__43
       (.I0(q_i_10__45_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_971
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__44_0,
    q_reg_i_4__44_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__44_0;
  input q_reg_i_4__44_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [13:13]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__14_n_0;
  wire q_i_10__46_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__44_0;
  wire q_reg_i_4__44_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__14
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__14_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__46
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__44_0),
        .I3(data22),
        .I4(q_reg_i_4__44_1),
        .I5(data23),
        .O(q_i_10__46_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__12
       (.I0(q_i_10__14_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__44
       (.I0(q_i_10__46_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_972
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__45_0,
    q_reg_i_4__45_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__45_0;
  input q_reg_i_4__45_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [14:14]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__15_n_0;
  wire q_i_10__47_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__45_0;
  wire q_reg_i_4__45_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__15
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__15_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__47
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__45_0),
        .I3(data22),
        .I4(q_reg_i_4__45_1),
        .I5(data23),
        .O(q_i_10__47_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__13
       (.I0(q_i_10__15_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__45
       (.I0(q_i_10__47_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_973
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__46_0,
    q_reg_i_4__46_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__46_0;
  input q_reg_i_4__46_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [15:15]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__16_n_0;
  wire q_i_10__48_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__46_0;
  wire q_reg_i_4__46_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__16
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__16_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__48
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__46_0),
        .I3(data22),
        .I4(q_reg_i_4__46_1),
        .I5(data23),
        .O(q_i_10__48_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__14
       (.I0(q_i_10__16_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__46
       (.I0(q_i_10__48_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_974
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__15_0,
    data22,
    q_reg_i_4__15_1,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__47_0,
    q_reg_i_4__47_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__15_0;
  input [0:0]data22;
  input q_reg_i_4__15_1;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__47_0;
  input q_reg_i_4__47_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [16:16]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__17_n_0;
  wire q_i_10__49_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__15_0;
  wire q_reg_i_4__15_1;
  wire q_reg_i_4__47_0;
  wire q_reg_i_4__47_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__17
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__15_0),
        .I3(data22),
        .I4(q_reg_i_4__15_1),
        .I5(data23),
        .O(q_i_10__17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__49
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__47_0),
        .I3(data22),
        .I4(q_reg_i_4__47_1),
        .I5(data23),
        .O(q_i_10__49_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__15
       (.I0(q_i_10__17_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__47
       (.I0(q_i_10__49_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_975
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__16_0,
    data22,
    q_reg_i_4__16_1,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__48_0,
    q_reg_i_4__48_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__16_0;
  input [0:0]data22;
  input q_reg_i_4__16_1;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__48_0;
  input q_reg_i_4__48_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [17:17]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__18_n_0;
  wire q_i_10__50_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__16_0;
  wire q_reg_i_4__16_1;
  wire q_reg_i_4__48_0;
  wire q_reg_i_4__48_1;
  wire [0:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__18
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__16_0),
        .I3(data22),
        .I4(q_reg_i_4__16_1),
        .I5(data23),
        .O(q_i_10__18_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__50
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__48_0),
        .I3(data22),
        .I4(q_reg_i_4__48_1),
        .I5(data23),
        .O(q_i_10__50_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__16
       (.I0(q_i_10__18_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__48
       (.I0(q_i_10__50_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_976
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__17_0,
    data22,
    q_reg_i_4__17_1,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__49_0);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__17_0;
  input [0:0]data22;
  input q_reg_i_4__17_1;
  input [0:0]data23;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_4__49_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [18:18]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__19_n_0;
  wire q_i_10__51_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__17_0;
  wire q_reg_i_4__17_1;
  wire q_reg_i_4__49_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__19
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__17_0),
        .I3(data22),
        .I4(q_reg_i_4__17_1),
        .I5(data23),
        .O(q_i_10__19_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__51
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__49_0),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__51_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__17
       (.I0(q_i_10__19_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__49
       (.I0(q_i_10__51_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_977
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__18_0,
    data22,
    q_reg_i_4__18_1,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__50_0);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__18_0;
  input [0:0]data22;
  input q_reg_i_4__18_1;
  input [0:0]data23;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_4__50_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [19:19]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__20_n_0;
  wire q_i_10__52_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__18_0;
  wire q_reg_i_4__18_1;
  wire q_reg_i_4__50_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__20
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__18_0),
        .I3(data22),
        .I4(q_reg_i_4__18_1),
        .I5(data23),
        .O(q_i_10__20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__52
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__50_0),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__52_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__18
       (.I0(q_i_10__20_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__50
       (.I0(q_i_10__52_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_978
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__32_0,
    q_reg_i_4__32_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__32_0;
  input q_reg_i_4__32_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [1:1]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__2_n_0;
  wire q_i_10__34_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__32_0;
  wire q_reg_i_4__32_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__2
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__34
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__32_0),
        .I3(data22),
        .I4(q_reg_i_4__32_1),
        .I5(data23),
        .O(q_i_10__34_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__0
       (.I0(q_i_10__2_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__32
       (.I0(q_i_10__34_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_979
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__19_0,
    data22,
    q_reg_i_4__19_1,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__51_0);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__19_0;
  input [0:0]data22;
  input q_reg_i_4__19_1;
  input [0:0]data23;
  input [1:0]r2;
  input q_reg_3;
  input q_reg_i_4__51_0;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [20:20]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__21_n_0;
  wire q_i_10__53_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__19_0;
  wire q_reg_i_4__19_1;
  wire q_reg_i_4__51_0;
  wire [0:0]r1;
  wire [1:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__21
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__19_0),
        .I3(data22),
        .I4(q_reg_i_4__19_1),
        .I5(data23),
        .O(q_i_10__21_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__53
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__51_0),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__53_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__19
       (.I0(q_i_10__21_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__51
       (.I0(q_i_10__53_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[1]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_98
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_980
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__20_0,
    data22,
    q_reg_i_4__20_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__20_0;
  input [0:0]data22;
  input q_reg_i_4__20_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [21:21]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__22_n_0;
  wire q_i_10__54_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__20_0;
  wire q_reg_i_4__20_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__22
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__20_0),
        .I3(data22),
        .I4(q_reg_i_4__20_1),
        .I5(data23),
        .O(q_i_10__22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__54
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__54_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__20
       (.I0(q_i_10__22_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__52
       (.I0(q_i_10__54_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_981
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__21_0,
    data22,
    q_reg_i_4__21_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__21_0;
  input [0:0]data22;
  input q_reg_i_4__21_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [22:22]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__23_n_0;
  wire q_i_10__55_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__21_0;
  wire q_reg_i_4__21_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__23
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__21_0),
        .I3(data22),
        .I4(q_reg_i_4__21_1),
        .I5(data23),
        .O(q_i_10__23_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__55
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__55_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__21
       (.I0(q_i_10__23_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__53
       (.I0(q_i_10__55_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_982
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__22_0,
    data22,
    q_reg_i_4__22_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__22_0;
  input [0:0]data22;
  input q_reg_i_4__22_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [23:23]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__24_n_0;
  wire q_i_10__56_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__22_0;
  wire q_reg_i_4__22_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__24
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__22_0),
        .I3(data22),
        .I4(q_reg_i_4__22_1),
        .I5(data23),
        .O(q_i_10__24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__56
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__56_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__22
       (.I0(q_i_10__24_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__54
       (.I0(q_i_10__56_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_983
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__23_0,
    data22,
    q_reg_i_4__23_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__23_0;
  input [0:0]data22;
  input q_reg_i_4__23_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [24:24]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__25_n_0;
  wire q_i_10__57_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__23_0;
  wire q_reg_i_4__23_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__25
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__23_0),
        .I3(data22),
        .I4(q_reg_i_4__23_1),
        .I5(data23),
        .O(q_i_10__25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__57
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__57_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__23
       (.I0(q_i_10__25_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__55
       (.I0(q_i_10__57_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_984
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__24_0,
    data22,
    q_reg_i_4__24_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__24_0;
  input [0:0]data22;
  input q_reg_i_4__24_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [25:25]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__26_n_0;
  wire q_i_10__58_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__24_0;
  wire q_reg_i_4__24_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__26
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__24_0),
        .I3(data22),
        .I4(q_reg_i_4__24_1),
        .I5(data23),
        .O(q_i_10__26_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__58
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__58_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__24
       (.I0(q_i_10__26_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__56
       (.I0(q_i_10__58_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_985
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__25_0,
    data22,
    q_reg_i_4__25_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__25_0;
  input [0:0]data22;
  input q_reg_i_4__25_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [26:26]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__27_n_0;
  wire q_i_10__59_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__25_0;
  wire q_reg_i_4__25_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__27
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__25_0),
        .I3(data22),
        .I4(q_reg_i_4__25_1),
        .I5(data23),
        .O(q_i_10__27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__59
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__59_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__25
       (.I0(q_i_10__27_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__57
       (.I0(q_i_10__59_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_986
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__26_0,
    data22,
    q_reg_i_4__26_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__26_0;
  input [0:0]data22;
  input q_reg_i_4__26_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [27:27]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__28_n_0;
  wire q_i_10__60_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__26_0;
  wire q_reg_i_4__26_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__28
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__26_0),
        .I3(data22),
        .I4(q_reg_i_4__26_1),
        .I5(data23),
        .O(q_i_10__28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__60
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__60_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__26
       (.I0(q_i_10__28_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__58
       (.I0(q_i_10__60_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_987
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__27_0,
    data22,
    q_reg_i_4__27_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__27_0;
  input [0:0]data22;
  input q_reg_i_4__27_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [28:28]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__29_n_0;
  wire q_i_10__61_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__27_0;
  wire q_reg_i_4__27_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__29
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__27_0),
        .I3(data22),
        .I4(q_reg_i_4__27_1),
        .I5(data23),
        .O(q_i_10__29_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__61
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__61_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__27
       (.I0(q_i_10__29_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__59
       (.I0(q_i_10__61_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_988
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__28_0,
    data22,
    q_reg_i_4__28_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__28_0;
  input [0:0]data22;
  input q_reg_i_4__28_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [29:29]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__30_n_0;
  wire q_i_10__62_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__28_0;
  wire q_reg_i_4__28_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__30
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__28_0),
        .I3(data22),
        .I4(q_reg_i_4__28_1),
        .I5(data23),
        .O(q_i_10__30_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__62
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__62_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__28
       (.I0(q_i_10__30_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__60
       (.I0(q_i_10__62_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_989
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__33_0,
    q_reg_i_4__33_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__33_0;
  input q_reg_i_4__33_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [2:2]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__35_n_0;
  wire q_i_10__3_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__33_0;
  wire q_reg_i_4__33_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__3
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__3_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__35
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__33_0),
        .I3(data22),
        .I4(q_reg_i_4__33_1),
        .I5(data23),
        .O(q_i_10__35_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__1
       (.I0(q_i_10__3_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__33
       (.I0(q_i_10__35_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_99
   (data23,
    \writeRd[8].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data23;
  input [8:8]\writeRd[8].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data23;
  wire [8:8]\writeRd[8].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[8].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data23));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_990
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__29_0,
    data22,
    q_reg_i_4__29_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__29_0;
  input [0:0]data22;
  input q_reg_i_4__29_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [30:30]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__31_n_0;
  wire q_i_10__63_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__29_0;
  wire q_reg_i_4__29_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__31
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__29_0),
        .I3(data22),
        .I4(q_reg_i_4__29_1),
        .I5(data23),
        .O(q_i_10__31_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__63
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__63_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__29
       (.I0(q_i_10__31_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__61
       (.I0(q_i_10__63_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_991
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    q_reg_i_4__30_0,
    data22,
    q_reg_i_4__30_1,
    data23,
    r2,
    q_reg_3);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [0:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input q_reg_i_4__30_0;
  input [0:0]data22;
  input q_reg_i_4__30_1;
  input [0:0]data23;
  input [2:0]r2;
  input q_reg_3;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [31:31]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__32_n_0;
  wire q_i_10__64_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__30_0;
  wire q_reg_i_4__30_1;
  wire [0:0]r1;
  wire [2:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__32
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__30_0),
        .I3(data22),
        .I4(q_reg_i_4__30_1),
        .I5(data23),
        .O(q_i_10__32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__64
       (.I0(data20),
        .I1(data21),
        .I2(r2[1]),
        .I3(data22),
        .I4(r2[0]),
        .I5(data23),
        .O(q_i_10__64_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__30
       (.I0(q_i_10__32_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1));
  MUXF7 q_reg_i_4__62
       (.I0(q_i_10__64_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_992
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__34_0,
    q_reg_i_4__34_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__34_0;
  input q_reg_i_4__34_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [3:3]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__36_n_0;
  wire q_i_10__4_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__34_0;
  wire q_reg_i_4__34_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__36
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__34_0),
        .I3(data22),
        .I4(q_reg_i_4__34_1),
        .I5(data23),
        .O(q_i_10__36_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__4
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__4_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__2
       (.I0(q_i_10__4_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__34
       (.I0(q_i_10__36_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_993
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__35_0,
    q_reg_i_4__35_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__35_0;
  input q_reg_i_4__35_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [4:4]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__37_n_0;
  wire q_i_10__5_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__35_0;
  wire q_reg_i_4__35_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__37
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__35_0),
        .I3(data22),
        .I4(q_reg_i_4__35_1),
        .I5(data23),
        .O(q_i_10__37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__5
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__5_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__3
       (.I0(q_i_10__5_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
  MUXF7 q_reg_i_4__35
       (.I0(q_i_10__37_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_994
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__36_0,
    q_reg_i_4__36_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__36_0;
  input q_reg_i_4__36_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [5:5]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__38_n_0;
  wire q_i_10__6_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__36_0;
  wire q_reg_i_4__36_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__38
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__36_0),
        .I3(data22),
        .I4(q_reg_i_4__36_1),
        .I5(data23),
        .O(q_i_10__38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__6
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__6_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__36
       (.I0(q_i_10__38_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__4
       (.I0(q_i_10__6_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_995
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__37_0,
    q_reg_i_4__37_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__37_0;
  input q_reg_i_4__37_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [6:6]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__39_n_0;
  wire q_i_10__7_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__37_0;
  wire q_reg_i_4__37_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__39
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__37_0),
        .I3(data22),
        .I4(q_reg_i_4__37_1),
        .I5(data23),
        .O(q_i_10__39_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__7
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__7_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__37
       (.I0(q_i_10__39_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__5
       (.I0(q_i_10__7_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_996
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__38_0,
    q_reg_i_4__38_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__38_0;
  input q_reg_i_4__38_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [7:7]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__40_n_0;
  wire q_i_10__8_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__38_0;
  wire q_reg_i_4__38_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__40
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__38_0),
        .I3(data22),
        .I4(q_reg_i_4__38_1),
        .I5(data23),
        .O(q_i_10__40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__8
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__8_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__38
       (.I0(q_i_10__40_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__6
       (.I0(q_i_10__8_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_997
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__39_0,
    q_reg_i_4__39_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__39_0;
  input q_reg_i_4__39_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [8:8]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__41_n_0;
  wire q_i_10__9_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__39_0;
  wire q_reg_i_4__39_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__41
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__39_0),
        .I3(data22),
        .I4(q_reg_i_4__39_1),
        .I5(data23),
        .O(q_i_10__41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__9
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__9_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__39
       (.I0(q_i_10__41_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__7
       (.I0(q_i_10__9_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_998
   (q_reg_0,
    q_reg_1,
    \writeRd[11].writeReg_reg ,
    datIn,
    Clock,
    Reset,
    r1,
    q_reg_2,
    data21,
    data22,
    data23,
    r2,
    q_reg_3,
    q_reg_i_4__40_0,
    q_reg_i_4__40_1);
  output q_reg_0;
  output q_reg_1;
  input [11:11]\writeRd[11].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;
  input [2:0]r1;
  input q_reg_2;
  input [0:0]data21;
  input [0:0]data22;
  input [0:0]data23;
  input [0:0]r2;
  input q_reg_3;
  input q_reg_i_4__40_0;
  input q_reg_i_4__40_1;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [9:9]data20;
  wire [0:0]data21;
  wire [0:0]data22;
  wire [0:0]data23;
  wire q_i_10__10_n_0;
  wire q_i_10__42_n_0;
  wire q_reg_0;
  wire q_reg_1;
  wire q_reg_2;
  wire q_reg_3;
  wire q_reg_i_4__40_0;
  wire q_reg_i_4__40_1;
  wire [2:0]r1;
  wire [0:0]r2;
  wire [11:11]\writeRd[11].writeReg_reg ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__10
       (.I0(data20),
        .I1(data21),
        .I2(r1[1]),
        .I3(data22),
        .I4(r1[0]),
        .I5(data23),
        .O(q_i_10__10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    q_i_10__42
       (.I0(data20),
        .I1(data21),
        .I2(q_reg_i_4__40_0),
        .I3(data22),
        .I4(q_reg_i_4__40_1),
        .I5(data23),
        .O(q_i_10__42_n_0));
  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[11].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data20));
  MUXF7 q_reg_i_4__40
       (.I0(q_i_10__42_n_0),
        .I1(q_reg_3),
        .O(q_reg_1),
        .S(r2));
  MUXF7 q_reg_i_4__8
       (.I0(q_i_10__10_n_0),
        .I1(q_reg_2),
        .O(q_reg_0),
        .S(r1[2]));
endmodule

(* ORIG_REF_NAME = "flipflop" *) 
module Lab_4_CPU_0_0_flipflop_999
   (data21,
    \writeRd[10].writeReg_reg ,
    datIn,
    Clock,
    Reset);
  output [0:0]data21;
  input [10:10]\writeRd[10].writeReg_reg ;
  input [0:0]datIn;
  input Clock;
  input Reset;

  wire Clock;
  wire Reset;
  wire [0:0]datIn;
  wire [0:0]data21;
  wire [10:10]\writeRd[10].writeReg_reg ;

  FDCE q_reg
       (.C(Clock),
        .CE(\writeRd[10].writeReg_reg ),
        .CLR(Reset),
        .D(datIn),
        .Q(data21));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
