<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPURegisterBankInfo.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUGenRegisterBankInfo,llvm::AMDGPURegisterBankInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPURegisterBankInfo.h.html'>AMDGPURegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPURegisterBankInfo -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the RegisterBankInfo class for AMDGPU.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUREGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/Register.h.html">"llvm/CodeGen/Register.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/GET_REGBANK_DECLARATIONS" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</dfn></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html">"AMDGPUGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT" id="llvm::LLT">LLT</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder" id="llvm::MachineIRBuilder">MachineIRBuilder</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo" id="llvm::SIInstrInfo">SIInstrInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo" id="llvm::SIRegisterInfo">SIRegisterInfo</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo" data-ref-filename="llvm..AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>protected</b>:</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_CLASS" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html">"AMDGPUGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</dfn> final : <b>public</b> <a class="type" href="#llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo" data-ref-filename="llvm..AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</a> {</td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl field" id="llvm::AMDGPURegisterBankInfo::Subtarget" title='llvm::AMDGPURegisterBankInfo::Subtarget' data-ref="llvm::AMDGPURegisterBankInfo::Subtarget" data-ref-filename="llvm..AMDGPURegisterBankInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="decl field" id="llvm::AMDGPURegisterBankInfo::TRI" title='llvm::AMDGPURegisterBankInfo::TRI' data-ref="llvm::AMDGPURegisterBankInfo::TRI" data-ref-filename="llvm..AMDGPURegisterBankInfo..TRI">TRI</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="decl field" id="llvm::AMDGPURegisterBankInfo::TII" title='llvm::AMDGPURegisterBankInfo::TII' data-ref="llvm::AMDGPURegisterBankInfo::TII" data-ref-filename="llvm..AMDGPURegisterBankInfo..TII">TII</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" title='llvm::AMDGPURegisterBankInfo::buildVCopy' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo10buildVCopyERNS_16MachineIRBuilderENS_8RegisterES3_">buildVCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="202B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="202B" data-ref-filename="202B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="203DstReg" title='DstReg' data-type='llvm::Register' data-ref="203DstReg" data-ref-filename="203DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="204SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="204SrcReg" data-ref-filename="204SrcReg">SrcReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::collectWaterfallOperands' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">collectWaterfallOperands</dfn>(</td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; &amp;<dfn class="local col5 decl" id="205SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;llvm::Register, 4&gt; &amp;' data-ref="205SGPROperandRegs" data-ref-filename="205SGPROperandRegs">SGPROperandRegs</dfn>,</td></tr>
<tr><th id="52">52</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="206MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="206MI" data-ref-filename="206MI">MI</dfn>,</td></tr>
<tr><th id="53">53</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="207MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="207MRI" data-ref-filename="207MRI">MRI</dfn>,</td></tr>
<tr><th id="54">54</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="208OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="208OpIndices" data-ref-filename="208OpIndices">OpIndices</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113">executeInWaterfallLoop</dfn>(</td></tr>
<tr><th id="57">57</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="209B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="209B" data-ref-filename="209B">B</dfn>,</td></tr>
<tr><th id="58">58</th><td>    <a class="type" href="../../../include/llvm/ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range" data-ref-filename="llvm..iterator_range">iterator_range</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>&gt; <dfn class="local col0 decl" id="210Range" title='Range' data-type='iterator_range&lt;MachineBasicBlock::iterator&gt;' data-ref="210Range" data-ref-filename="210Range">Range</dfn>,</td></tr>
<tr><th id="59">59</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; &amp;<dfn class="local col1 decl" id="211SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;llvm::Register, 4&gt; &amp;' data-ref="211SGPROperandRegs" data-ref-filename="211SGPROperandRegs">SGPROperandRegs</dfn>,</td></tr>
<tr><th id="60">60</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="212MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="212MRI" data-ref-filename="212MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="213B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="213B" data-ref-filename="213B">B</dfn>,</td></tr>
<tr><th id="63">63</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="214MI" data-ref-filename="214MI">MI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="215MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="215MRI" data-ref-filename="215MRI">MRI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                              <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="216OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="216OpIndices" data-ref-filename="216OpIndices">OpIndices</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="217MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="217MI" data-ref-filename="217MI">MI</dfn>,</td></tr>
<tr><th id="67">67</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="218MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="218MRI" data-ref-filename="218MRI">MRI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                              <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="219OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="219OpIndices" data-ref-filename="219OpIndices">OpIndices</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj">constrainOpWithReadfirstlane</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="220MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="220MI" data-ref-filename="220MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="221MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="221MRI" data-ref-filename="221MRI">MRI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="222OpIdx" title='OpIdx' data-type='unsigned int' data-ref="222OpIdx" data-ref-filename="222OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingDynStackAlloc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="223MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="223MI" data-ref-filename="223MI">MI</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col4 decl" id="224OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="224OpdMapper" data-ref-filename="224OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="225MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="225MRI" data-ref-filename="225MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::applyMappingLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingLoadERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE">applyMappingLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="226MI" data-ref-filename="226MI">MI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col7 decl" id="227OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="227OpdMapper" data-ref-filename="227OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="77">77</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="228MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="228MRI" data-ref-filename="228MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em></td></tr>
<tr><th id="79">79</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" title='llvm::AMDGPURegisterBankInfo::applyMappingImage' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17applyMappingImageERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoEi">applyMappingImage</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="229MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="229MI" data-ref-filename="229MI">MI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col0 decl" id="230OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="230OpdMapper" data-ref-filename="230OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="81">81</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="231MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="231MRI" data-ref-filename="231MRI">MRI</dfn>, <em>int</em> <dfn class="local col2 decl" id="232RSrcIdx" title='RSrcIdx' data-type='int' data-ref="232RSrcIdx" data-ref-filename="232RSrcIdx">RSrcIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingSBufferLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col3 decl" id="233OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="233OpdMapper" data-ref-filename="233OpdMapper">OpdMapper</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" title='llvm::AMDGPURegisterBankInfo::applyMappingBFEIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24applyMappingBFEIntrinsicERKNS_16RegisterBankInfo14OperandsMapperEb">applyMappingBFEIntrinsic</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col4 decl" id="234OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="234OpdMapper" data-ref-filename="234OpdMapper">OpdMapper</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                <em>bool</em> <dfn class="local col5 decl" id="235Signed" title='Signed' data-type='bool' data-ref="235Signed" data-ref-filename="235Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::lowerScalarMinMax' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo17lowerScalarMinMaxERNS_16MachineIRBuilderERNS_12MachineInstrE">lowerScalarMinMax</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="236B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="236B" data-ref-filename="236B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="237MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="237MI" data-ref-filename="237MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::handleD16VData' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterE">handleD16VData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="238B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="238B" data-ref-filename="238B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="239MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="239MRI" data-ref-filename="239MRI">MRI</dfn>,</td></tr>
<tr><th id="90">90</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="240Reg" title='Reg' data-type='llvm::Register' data-ref="240Reg" data-ref-filename="240Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="93">93</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::splitBufferOffsets' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="241B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="241B" data-ref-filename="241B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="242Offset" title='Offset' data-type='llvm::Register' data-ref="242Offset" data-ref-filename="242Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20selectStoreIntrinsicERNS_16MachineIRBuilderERNS_12MachineInstrE">selectStoreIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="243B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="243B" data-ref-filename="243B">B</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="244MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="244MI" data-ref-filename="244MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// See RegisterBankInfo::applyMapping.</i></td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col5 decl" id="245OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="245OpdMapper" data-ref-filename="245OpdMapper">OpdMapper</dfn>) <em>const</em> override;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPURegisterBankInfo::getValueMappingForPtr' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE">getValueMappingForPtr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="246MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="246MRI" data-ref-filename="246MRI">MRI</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="247Ptr" title='Ptr' data-type='llvm::Register' data-ref="247Ptr" data-ref-filename="247Ptr">Ptr</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="105">105</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE">getInstrMappingForLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="248MI" data-ref-filename="248MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj">getRegBankID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="249Reg" title='Reg' data-type='llvm::Register' data-ref="249Reg" data-ref-filename="249Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="250MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="250MRI" data-ref-filename="250MRI">MRI</dfn>,</td></tr>
<tr><th id="108">108</th><td>                        <em>unsigned</em> <dfn class="local col1 decl" id="251Default" title='Default' data-type='unsigned int' data-ref="251Default" data-ref-filename="251Default">Default</dfn> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc.html#llvm::AMDGPU::VGPRRegBankID" title='llvm::AMDGPU::VGPRRegBankID' data-ref="llvm::AMDGPU::VGPRRegBankID" data-ref-filename="llvm..AMDGPU..VGPRRegBankID">VGPRRegBankID</a>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// Return a value mapping for an operand that is required to be an SGPR.</i></td></tr>
<tr><th id="111">111</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getSGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getSGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getSGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252Reg" title='Reg' data-type='llvm::Register' data-ref="252Reg" data-ref-filename="252Reg">Reg</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="253MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="253MRI" data-ref-filename="253MRI">MRI</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="254TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="254TRI" data-ref-filename="254TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// Return a value mapping for an operand that is required to be a VGPR.</i></td></tr>
<tr><th id="116">116</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getVGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getVGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getVGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="255Reg" title='Reg' data-type='llvm::Register' data-ref="255Reg" data-ref-filename="255Reg">Reg</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="256MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="256MRI" data-ref-filename="256MRI">MRI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="257TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="257TRI" data-ref-filename="257TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i>// Return a value mapping for an operand that is required to be a AGPR.</i></td></tr>
<tr><th id="121">121</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getAGPROpMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getAGPROpMappingENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getAGPROpMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="258Reg" title='Reg' data-type='llvm::Register' data-ref="258Reg" data-ref-filename="258Reg">Reg</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="259MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="259MRI" data-ref-filename="259MRI">MRI</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="260TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="260TRI" data-ref-filename="260TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Split 64-bit value<span class="command"> \p</span> <span class="arg">Reg</span> into two 32-bit halves and populate them into<span class="command"> \p</span></i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// <span class="arg">Regs.</span> This appropriately sets the regbank of the new registers.</i></td></tr>
<tr><th id="127">127</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorINS_8RegisterELj2EEENS_3LLTES4_">split64BitValueForMapping</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="261B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="261B" data-ref-filename="261B">B</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; &amp;<dfn class="local col2 decl" id="262Regs" title='Regs' data-type='SmallVector&lt;llvm::Register, 2&gt; &amp;' data-ref="262Regs" data-ref-filename="262Regs">Regs</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                 <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="263HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="263HalfTy" data-ref-filename="263HalfTy">HalfTy</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="264Reg" title='Reg' data-type='llvm::Register' data-ref="264Reg" data-ref-filename="264Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="133">133</th><td>  <b>struct</b> <dfn class="type def" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</dfn> {</td></tr>
<tr><th id="134">134</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl field" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::RegBanks" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry..RegBanks">RegBanks</dfn>[<a class="tu ref" href="#llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::NumOps" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry..NumOps">NumOps</a>];</td></tr>
<tr><th id="135">135</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="decl field" id="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry::Cost" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry..Cost">Cost</dfn>;</td></tr>
<tr><th id="136">136</th><td>  };</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="139">139</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="140">140</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="265MI" data-ref-filename="265MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="266MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="266MRI" data-ref-filename="266MRI">MRI</dfn>,</td></tr>
<tr><th id="141">141</th><td>                      <em>const</em> <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<em>unsigned</em>, <a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>&gt; <dfn class="local col7 decl" id="267RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, NumOps&gt;' data-ref="267RegSrcOpIdx" data-ref-filename="267RegSrcOpIdx">RegSrcOpIdx</dfn>,</td></tr>
<tr><th id="142">142</th><td>                      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry" data-ref-filename="llvm..AMDGPURegisterBankInfo..OpRegBankEntry">OpRegBankEntry</a>&lt;<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps" data-ref-filename="NumOps">NumOps</a>&gt;&gt; <dfn class="local col8 decl" id="268Table" title='Table' data-type='ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt;' data-ref="268Table" data-ref-filename="268Table">Table</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="145">145</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo36getInstrAlternativeMappingsIntrinsicERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsic</dfn>(</td></tr>
<tr><th id="146">146</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="269MI" data-ref-filename="269MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="270MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="270MRI" data-ref-filename="270MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="149">149</th><td>  <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsicWSideEffects</dfn>(</td></tr>
<tr><th id="150">150</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="271MI" data-ref-filename="271MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="272MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="272MRI" data-ref-filename="272MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getMappingType' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">getMappingType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="273MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="273MRI" data-ref-filename="273MRI">MRI</dfn>,</td></tr>
<tr><th id="153">153</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="274MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="274MI" data-ref-filename="274MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="275MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="275MI" data-ref-filename="275MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="276MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="276MI" data-ref-filename="276MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="277MI" data-ref-filename="277MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</dfn>(</td></tr>
<tr><th id="160">160</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="278MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="278MI" data-ref-filename="278MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" title='llvm::AMDGPURegisterBankInfo::getImageMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo15getImageMappingERKNS_19MachineRegisterInfoERKNS_12MachineInstrEi">getImageMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="279MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="279MRI" data-ref-filename="279MRI">MRI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="280MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="280MI" data-ref-filename="280MI">MI</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                            <em>int</em> <dfn class="local col1 decl" id="281RsrcIdx" title='RsrcIdx' data-type='int' data-ref="281RsrcIdx" data-ref-filename="281RsrcIdx">RsrcIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><b>public</b>:</td></tr>
<tr><th id="167">167</th><td>  <dfn class="decl fn" id="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE" title='llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo' data-ref="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE" data-ref-filename="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_12GCNSubtargetE">AMDGPURegisterBankInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col2 decl" id="282STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="282STI" data-ref-filename="282STI">STI</dfn>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AMDGPURegisterBankInfo::copyCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col3 decl" id="283A" title='A' data-type='const llvm::RegisterBank &amp;' data-ref="283A" data-ref-filename="283A">A</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="local col4 decl" id="284B" title='B' data-type='const llvm::RegisterBank &amp;' data-ref="284B" data-ref-filename="284B">B</dfn>,</td></tr>
<tr><th id="170">170</th><td>                    <em>unsigned</em> <dfn class="local col5 decl" id="285Size" title='Size' data-type='unsigned int' data-ref="285Size" data-ref-filename="285Size">Size</dfn>) <em>const</em> override;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" title='llvm::AMDGPURegisterBankInfo::getBreakDownCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE">getBreakDownCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> &amp;<dfn class="local col6 decl" id="286ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="286ValMapping" data-ref-filename="286ValMapping">ValMapping</dfn>,</td></tr>
<tr><th id="173">173</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="287CurBank" title='CurBank' data-type='const llvm::RegisterBank *' data-ref="287CurBank" data-ref-filename="287CurBank">CurBank</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col8 decl" id="288RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="288RC" data-ref-filename="288RC">RC</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                             <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings" data-ref-filename="llvm..RegisterBankInfo..InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="179">179</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="289MI" data-ref-filename="289MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="182">182</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="290MI" data-ref-filename="290MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>private</b>:</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldExtractEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldExtractEltToCmpSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="291MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="291MI" data-ref-filename="291MI">MI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="292MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="292MRI" data-ref-filename="292MRI">MRI</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col3 decl" id="293OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="293OpdMapper" data-ref-filename="293OpdMapper">OpdMapper</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::foldInsertEltToCmpSelect' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE">foldInsertEltToCmpSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="294MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="294MI" data-ref-filename="294MI">MI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="295MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="295MRI" data-ref-filename="295MRI">MRI</dfn>,</td></tr>
<tr><th id="191">191</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col6 decl" id="296OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="296OpdMapper" data-ref-filename="296OpdMapper">OpdMapper</dfn>) <em>const</em>;</td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="194">194</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="195">195</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUInstructionSelector.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>