#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 14:40:18 2024
# Process ID: 13588
# Current directory: D:/VerlilogCode/ComputerStructure/exp6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13072 D:\VerlilogCode\ComputerStructure\exp6\CPU\CPU.xpr
# Log file: D:/VerlilogCode/ComputerStructure/exp6/CPU/vivado.log
# Journal file: D:/VerlilogCode/ComputerStructure/exp6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v w ]
add_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v
update_compile_order -fileset sources_1
add_files -norecurse D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/StreamCPU.v
add_files -norecurse {D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v}
WARNING: [filemgmt 56-12] File 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v] -no_script -reset -force -quiet
remove_files  D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimoleCycleCPU.v
add_files -norecurse {D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v}
WARNING: [filemgmt 56-12] File 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property top SimpleCycleCPU [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
ERROR: [Synth 8-2576] procedural assignment to a non-register next_pc is not permitted [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:75]
ERROR: [Synth 8-1031] IR is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:83]
ERROR: [Synth 8-1031] IR is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:129]
ERROR: [Synth 8-1031] IR is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:129]
ERROR: [Synth 8-1031] IR is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:150]
ERROR: [Synth 8-1031] IR is not declared [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:152]
ERROR: [Synth 8-2576] procedural assignment to a non-register pc_temp is not permitted [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:157]
ERROR: [Synth 8-2576] procedural assignment to a non-register pc_temp is not permitted [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:158]
ERROR: [Synth 8-1751] cannot index into non-array next_pc [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:159]
INFO: [Synth 8-2350] module SimpleCycleCPU ignored due to previous errors [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
Failed to read verilog 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: SimpleCycleCPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 933.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleCycleCPU' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ProgramCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
	Parameter Instruction_Width bound to: 32 - type: integer 
	Parameter IMEM_Size bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (2#1) [D:/VerlilogCode/ComputerStructure/exp4/IMem/IMem.srcs/sources_1/new/IMem.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegFile' (3#1) [D:/VerlilogCode/ComputerStructure/exp4/RegFile/RegFile.srcs/sources_1/new/RegFile.v:24]
INFO: [Synth 8-638] synthesizing module 'DataMemory_4Kx32' [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/DataMemory_4Kx32.v:23]
	Parameter Addr_Width bound to: 12 - type: integer 
	Parameter Data_Width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Decoder24' [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v:23]
INFO: [Synth 8-256] done synthesizing module 'Decoder24' (4#1) [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/Decoder24.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM_1Kx16' [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v:23]
	Parameter Addr_Width bound to: 10 - type: integer 
	Parameter Data_Width bound to: 16 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_1Kx16' (5#1) [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/RAM_1Kx16.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMemory_4Kx32' (6#1) [D:/VerlilogCode/ComputerStructure/exp4/RAM/RAM.srcs/sources_1/new/DataMemory_4Kx32.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Address' does not match port width (12) of module 'DataMemory_4Kx32' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
INFO: [Synth 8-638] synthesizing module 'CU_completed' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
INFO: [Synth 8-4471] merging register 'MemRead_reg' into 'MemtoReg_reg' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:43]
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:43]
INFO: [Synth 8-256] done synthesizing module 'CU_completed' (7#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUControlUnit' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControlUnit' (8#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'IR_reg' and it is trimmed from '32' to '21' bits. [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:84]
INFO: [Synth 8-256] done synthesizing module 'SimpleCycleCPU' (10#1) [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1136.832 ; gain = 203.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1136.832 ; gain = 203.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1951.832 ; gain = 1018.371
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1951.832 ; gain = 1018.371
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v w ]
add_files -fileset sim_1 D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v
update_compile_order -fileset sim_1
set_property top sim_SimpleCycleCPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_SimpleCycleCPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_SimpleCycleCPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/CU_completed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_completed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleCycleCPU
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:93]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sim_1/new/sim_SimpleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_SimpleCycleCPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a73c5940f3e9493296d2d1d3fe4c1ebd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_SimpleCycleCPU_behav xil_defaultlib.sim_SimpleCycleCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Address [D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.srcs/sources_1/new/SimpleCycleCPU.v:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Decoder24
Compiling module xil_defaultlib.RAM_1Kx16_default
Compiling module xil_defaultlib.DataMemory_4Kx32
Compiling module xil_defaultlib.CU_completed
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SimpleCycleCPU
Compiling module xil_defaultlib.sim_SimpleCycleCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_SimpleCycleCPU_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/sim_SimpleCycleCPU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 18:32:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VerlilogCode/ComputerStructure/exp6/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_SimpleCycleCPU_behav -key {Behavioral:sim_1:Functional:sim_SimpleCycleCPU} -tclbatch {sim_SimpleCycleCPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_SimpleCycleCPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_SimpleCycleCPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.832 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 18:52:32 2024...
