--- suniv-f1c100s.dtsi	2022-04-12 18:25:53.425400500 +0800
+++ suniv-f1c100s-hamsterbear.dtsi	2022-04-12 18:25:49.391142100 +0800
@@ -4,6 +4,9 @@
  * Copyright 2018 Mesih Kilinc <mesihkilinc@gmail.com>
  */
 
+#include <dt-bindings/clock/suniv-ccu-f1c100s.h>
+#include <dt-bindings/reset/suniv-ccu-f1c100s.h>
+
 / {
 	#address-cells = <1>;
 	#size-cells = <1>;
@@ -62,6 +65,91 @@
 			};
 		};
 
+		dma: dma-controller@1c02000 {
+			compatible = "allwinner,suniv-f1c100s-dma";
+			reg = <0x01c02000 0x100>;
+			interrupts = <18>;
+			clocks  = <&ccu CLK_BUS_DMA>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_DMA>;
+			status = "disabled";
+			#dma-cells = <1>;
+		};
+
+/*
+		rsb: rsb@1c{
+			compatible = "allwinner,sun8i-a23-rsb";
+			
+		};
+*/
+
+
+		i2c0: i2c@1c27000 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27000 0x100>;
+			interrupts  = <7>;
+			clocks = <&ccu CLK_BUS_I2C0>, <&ccu CLK_BUS_I2C0>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C0>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+/*
+		i2c1: i2c@1c27400 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27400 0x100>;
+			interrupts  = <8>;
+			clocks = <&ccu CLK_BUS_I2C1>, <&ccu CLK_BUS_I2C1>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C1>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+*/
+/*
+		i2c2: i2c@1c27800 {
+			compatible = "allwinner,sun4i-a10-i2c";
+			reg = <0x01C27800 0x100>;
+			interrupts  = <9>;
+			clocks = <&ccu CLK_BUS_I2C2>, <&ccu CLK_BUS_I2C2>;
+			clock-names = "ahb", "mod";
+			resets = <&ccu RST_BUS_I2C2>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+*/
+                spi0: spi@1c05000 {
+                        compatible = "allwinner,sun8i-h3-spi";
+                        reg = <0x01c05000 0x1000>;
+                        interrupts = <10>;
+                        clocks = <&ccu CLK_BUS_SPI0>, <&ccu CLK_BUS_SPI0>;
+                        clock-names = "ahb", "mod";
+			dmas = <&dma 0x04>, <&dma 0x04>;
+                        dma-names = "rx", "tx";
+                        resets = <&ccu RST_BUS_SPI0>;
+                        status = "disabled";
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                };
+
+                spi1: spi@1c06000 {
+                        compatible = "allwinner,sun8i-h3-spi";
+                        reg = <0x01c06000 0x1000>;
+                        interrupts = <11>;
+                        clocks = <&ccu CLK_BUS_SPI1>, <&ccu CLK_BUS_SPI1>;
+                        clock-names = "ahb", "mod";
+			dmas = <&dma 0x05>, <&dma 0x05>;
+                        dma-names = "rx", "tx";
+                        resets = <&ccu RST_BUS_SPI1>;
+                        status = "disabled";
+                        #address-cells = <1>;
+                        #size-cells = <0>;
+                };
+
 		ccu: clock@1c20000 {
 			compatible = "allwinner,suniv-f1c100s-ccu";
 			reg = <0x01c20000 0x400>;
@@ -78,6 +166,76 @@
 			#interrupt-cells = <1>;
 		};
 
+		mmc0: mmc@1c0f000 {
+			compatible = "allwinner,suniv-f1c100s-mmc",
+					"allwinner,sun7i-a20-mmc";
+			reg = <0x01c0f000 0x1000>;
+			clocks = <&ccu CLK_BUS_MMC0>,
+				<&ccu CLK_MMC0>,
+				<&ccu CLK_MMC0_OUTPUT>,
+				<&ccu CLK_MMC0_SAMPLE>;
+			clock-names = "ahb",
+				"mmc",
+				"output",
+				"sample";
+			resets = <&ccu RST_BUS_MMC0>;
+			reset-names = "ahb";
+			interrupts = <23>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&mmc0_pins>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		mmc1: mmc@1c10000 {
+			compatible = "allwinner,suniv-f1c100s-mmc",
+					"allwinner,sun7i-a20-mmc";
+			reg = <0x01c10000 0x1000>;
+			clocks = <&ccu CLK_BUS_MMC1>,
+				<&ccu CLK_MMC1>,
+				<&ccu CLK_MMC1_OUTPUT>,
+				<&ccu CLK_MMC1_SAMPLE>;
+			clock-names = "ahb",
+				"mmc",
+				"output",
+				"sample";
+			resets = <&ccu RST_BUS_MMC1>;
+			reset-names = "ahb";
+			interrupts = <24>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&mmc1_pins>;
+			status = "disabled";
+			#address-cells = <1>;
+			#size-cells = <0>;
+		};
+
+		usb_otg: usb@1c13000 {
+			compatible = "allwinner,suniv-musb";
+			reg = <0x01c13000 0x0400>;
+			clocks = <&ccu CLK_BUS_OTG>;
+			resets = <&ccu RST_BUS_OTG>;
+			interrupts = <26>;
+			interrupt-names = "mc";
+			phys = <&usbphy 0>;
+			phy-names = "usb";
+			extcon = <&usbphy 0>;
+			allwinner,sram = <&otg_sram 1>;
+			status = "disabled";
+		};
+
+		usbphy: phy@1c13400 {
+			compatible = "allwinner,suniv-usb-phy";
+			reg = <0x01c13400 0x10>;
+			reg-names = "phy_ctrl";
+			clocks = <&ccu CLK_USB_PHY0>;
+			clock-names = "usb0_phy";
+			resets = <&ccu RST_USB_PHY0>;
+			reset-names = "usb0_reset";
+			#phy-cells = <1>;
+			status = "disabled";
+		};
+
 		pio: pinctrl@1c20800 {
 			compatible = "allwinner,suniv-f1c100s-pinctrl";
 			reg = <0x01c20800 0x400>;
@@ -93,6 +251,51 @@
 				pins = "PE0", "PE1";
 				function = "uart0";
 			};
+
+			uart1_pd_pins: uart1-pd-pins {
+				pins = "PD3", "PD4";
+				function = "uart1";
+			};
+
+			uart2_pd_pins: uart2-pd-pins {
+				pins = "PD13", "PD14";
+				function = "uart2";
+			};
+
+			i2c0_pe_pins: i2c0-pe-pins {
+				pins = "PE11", "PE12";
+				function = "i2c0";
+			};
+
+			i2c1_pd_pins: i2c1-pd-pins {
+				pins = "PD5", "PD6";
+				function = "i2c1";
+			};
+
+			i2c2_pd_pins: i2c2-pd-pins {
+				pins = "PD15", "PD16";
+				function = "i2c2";
+			};
+
+                        spi0_pd_pins: spi0-pd-pins {
+                                pins = "PD18", "PD19", "PD20", "PD21";
+                                function = "spi0";
+                        };
+
+                        spi1_pa_pins: spi1-pa-pins {
+                                pins = "PA0", "PA1", "PA2", "PA3";
+                                function = "spi1";
+                        };
+
+                        mmc0_pins: mmc0-pins {
+                                pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5";
+                                function = "mmc0";
+                        };
+
+                        mmc1_pins: mmc1-pins {
+                                pins = "PC0", "PC1", "PC2";
+                                function = "mmc1";
+                        };
 		};
 
 		timer@1c20c00 {
