$date
	Mon Oct 16 21:17:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RIGHT_ROTATER_N_BIT_TB $end
$var wire 8 ! out [7:0] $end
$var wire 4 " flags_n_z_v_c [3:0] $end
$var reg 8 # a [7:0] $end
$var reg 4 $ shift [3:0] $end
$scope module MY_RR $end
$var wire 8 % in_a [7:0] $end
$var wire 4 & shift [3:0] $end
$var wire 8 ' out [7:0] $end
$var wire 4 ( flags_n_z_v_c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1111 '
bx &
b11110000 %
bx $
b11110000 #
b0 "
b1111 !
$end
#1
b1 $
b1 &
#2
b11 $
b11 &
#3
b110 $
b110 &
