{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586864580021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586864580026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 19:42:59 2020 " "Processing started: Tue Apr 14 19:42:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586864580026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586864580026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dcd_draft -c dcd_draft " "Command: quartus_map --read_settings_files=on --write_settings_files=off dcd_draft -c dcd_draft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586864580026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586864580320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586864580320 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dcd_draft.vhd 2 1 " "Using design file dcd_draft.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd_draft-sim " "Found design unit 1: dcd_draft-sim" {  } { { "dcd_draft.vhd" "" { Text "C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/dcd_draft.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586864587079 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd_draft " "Found entity 1: dcd_draft" {  } { { "dcd_draft.vhd" "" { Text "C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/dcd_draft.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586864587079 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1586864587079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dcd_draft " "Elaborating entity \"dcd_draft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586864587081 ""}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"Hello DCD!\" dcd_draft.vhd(10) " "VHDL Report Statement at dcd_draft.vhd(10): \"Hello DCD!\" (NOTE)" {  } { { "dcd_draft.vhd" "" { Text "C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/dcd_draft.vhd" 10 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1586864587087 "|dcd_draft"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "dcd_draft.vhd(11) " "VHDL Wait Statement error at dcd_draft.vhd(11): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "dcd_draft.vhd" "" { Text "C:/Users/chia_/OneDrive/Documents/GitHub/dcd-quartus-draft/dcd_draft.vhd" 11 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1586864587087 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586864587087 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586864587193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 14 19:43:07 2020 " "Processing ended: Tue Apr 14 19:43:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586864587193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586864587193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586864587193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586864587193 ""}
