/*******************************************************************************
* Copyright 2017-2020 Intel Corporation
* Copyright 2018 YANDEX LLC
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/

#include "common/c_types_map.hpp"
#include "common/nstl.hpp"
#include "common/utils.hpp"
#include "cpu/cpu_pooling_pd.hpp"

//#include "cpu/x64/jit_uni_pool_kernel.hpp"
#include "cpu/aarch64/jit_uni_pool_kernel.hpp"

#include "cpu/aarch64/jit_generator.hpp"

#define IDX(a) static_cast<uint32_t>(a.getIdx())

using namespace Xbyak_aarch64;

namespace dnnl {
namespace impl {
namespace cpu {
namespace aarch64 {

//using namespace Xbyak;
using namespace alg_kind;

#define GET_OFF(field) offsetof(jit_pool_call_s, field)

template <cpu_isa_t isa>
jit_uni_pool_kernel<isa>::~jit_uni_pool_kernel() = default;

template <cpu_isa_t isa>
jit_uni_pool_kernel<isa>::jit_uni_pool_kernel(
        const jit_pool_conf_t &ajpp, const memory_desc_t *dst_md)
    : jpp(ajpp), bf16_emu_(nullptr) {
    if (jpp.is_bf16 && !isa_has_bf16(jpp.isa))
        /*
        bf16_emu_ = utils::make_unique<bf16_emulation_t>(this,
                bf16_emu_reserv_1, bf16_emu_reserv_2, bf16_emu_reserv_3,
                bf16_emu_reserv_4, bf16_emu_reserv_5);
      */

        if (jpp.with_postops) {

            static constexpr bool use_per_oc_spatial_strategy = false;
            static constexpr bool preserve_gpr = true;
            static constexpr bool preserve_vmm = true;
            static constexpr bool use_exact_tail_scalar_bcast = false;
            static constexpr int sse41_single_block_size
                    //                = cpu_isa_traits<sse41>::vlen / sizeof(float);
                    = cpu_isa_traits<asimd>::vlen / sizeof(float);
            size_t postop_tail = static_cast<size_t>(jpp.c_tail);
            //        const bool high_half_block_empty = isa == sse41
            const bool high_half_block_empty = isa == asimd
                    && static_cast<size_t>(jpp.c_tail)
                            > sse41_single_block_size;
            if (high_half_block_empty) postop_tail -= sse41_single_block_size;

            const binary_injector::rhs_arg_static_params_t rhs_sp {
                    //static_cast<std::size_t>(this->xmm4.getIdx()), this->rax,
                    static_cast<std::size_t>(VReg(4).getIdx()), XReg(0),
                    //this->rdx, preserve_gpr, preserve_vmm,
                    XReg(2), preserve_gpr, preserve_vmm,
                    GET_OFF(post_ops_binary_rhs_arg_vec),
                    memory_desc_wrapper(*dst_md), postop_tail, k_c_tail_mask,
                    use_exact_tail_scalar_bcast};

            const binary_injector::static_params_t bsp {
                    reg_param, use_per_oc_spatial_strategy, rhs_sp};

            postops_injector_ = utils::make_unique<
                    injector::jit_uni_postops_injector_t<isa>>(
                    this, jpp.post_ops, bsp);
        }
}

template <cpu_isa_t isa>
status_t jit_uni_pool_kernel<isa>::init_conf(jit_pool_conf_t &jpp,
        memory_tracking::registrar_t &scratchpad, const pooling_pd_t *ppd,
        int nthreads) {

    const auto &pd = *ppd->desc();
    const memory_desc_wrapper src_d(
            ppd->is_fwd() ? ppd->src_md() : ppd->diff_src_md());
    const memory_desc_wrapper dst_d(
            ppd->is_fwd() ? ppd->dst_md() : ppd->diff_dst_md());

    const int ndims = src_d.ndims();

    jpp.is_training = pd.prop_kind == prop_kind::forward_training;
    jpp.is_backward = pd.prop_kind == prop_kind::backward_data;

    jpp.id = (ndims == 5) ? src_d.dims()[2] : 1;
    jpp.ih = (ndims == 3) ? 1 : src_d.dims()[ndims - 2];
    jpp.iw = src_d.dims()[ndims - 1];
    jpp.od = (ndims == 5) ? dst_d.dims()[2] : 1;
    jpp.ow = dst_d.dims()[ndims - 1];
    jpp.oh = (ndims == 3) ? 1 : dst_d.dims()[ndims - 2];

    //const bool is_avx512 = utils::one_of(isa, avx512_common, avx512_core);
    const bool is_avx512 = utils::one_of(isa, sve_512);
    jpp.ndims = ndims;
    jpp.mb = src_d.dims()[0];
    jpp.c_without_padding = src_d.dims()[1];
    jpp.c_block = is_avx512 ? 16 : 8;

    jpp.alg = pd.alg_kind;

    using namespace format_tag;
    //const auto blocked_fmt_tag = utils::one_of(isa, avx512_common, avx512_core)
    const auto blocked_fmt_tag = utils::one_of(isa, sve_512)
            ? utils::pick(ndims - 3, nCw16c, nChw16c, nCdhw16c)
            : utils::pick(ndims - 3, nCw8c, nChw8c, nCdhw8c);

    // src_d.data_type() is equal to dst_d.data_type(). This is checked in init
    auto ncsp_fmt_tag = format_tag::undef;

    const unsigned int L3_cache_size_per_core
            = platform::get_per_core_cache_size(3);
    const size_t block_size
            = ((size_t)jpp.id * jpp.ih * jpp.iw + jpp.od * jpp.oh * jpp.ow)
            * jpp.c_block * types::data_type_size(src_d.data_type());

    const bool forward_ncsp_allowed = !jpp.is_backward
            && jpp.c_without_padding > 3
            && ((jpp.ih > 1 && jpp.iw > 1
                        && block_size <= L3_cache_size_per_core)
                    || src_d.data_type() == data_type::bf16);

    const bool backward_ncsp_allowed = jpp.is_backward
            && ((jpp.ih > 1 && jpp.iw > 1 && jpp.c_without_padding > 1
                        && block_size <= L3_cache_size_per_core)
                    || (src_d.data_type() == data_type::bf16
                            && !(jpp.alg == pooling_max
                                    && block_size > L3_cache_size_per_core)));

    ncsp_fmt_tag = ((forward_ncsp_allowed || backward_ncsp_allowed)
                           //&& isa == avx512_core && ndims <= 5)
                           && isa == sve_512 && ndims <= 5)
            ? utils::pick(ndims - 3, ncw, nchw, ncdhw)
            : format_tag::undef;

    const auto nspc_fmt_tag = (ndims <= 5)
            ? utils::pick(ndims - 3, nwc, nhwc, ndhwc)
            : format_tag::undef;

    const auto fmt_tag = src_d.matches_one_of_tag(
            blocked_fmt_tag, ncsp_fmt_tag, nspc_fmt_tag);

    if (!dst_d.matches_tag(fmt_tag)) return status::unimplemented;

    if (fmt_tag == ncsp_fmt_tag) {
        // transform input to blocked f32, call f32 jit, transform result to
        // plain output
        jpp.is_bf16 = false;
        jpp.dt_size = types::data_type_size(data_type::f32);
        jpp.tag_kind = jit_memory_tag_kind_t::ncsp;
    } else {
        jpp.is_bf16 = (src_d.data_type() == data_type::bf16
                && dst_d.data_type() == data_type::bf16);
        jpp.dt_size = types::data_type_size(src_d.data_type());
        jpp.tag_kind = (fmt_tag == nspc_fmt_tag)
                ? jit_memory_tag_kind_t::nspc
                : jit_memory_tag_kind_t::blocked;
    }
    /*
    jpp.isa = (jpp.is_bf16 && mayiuse(avx512_core_bf16)) ? avx512_core_bf16
                                                         : isa;
    */
    jpp.isa = isa;

    const bool args_ok = true && mayiuse(isa)
            && (fmt_tag != format_tag::undef)
            //&& IMPLICATION(jpp.is_bf16, mayiuse(avx512_core))
            && IMPLICATION(jpp.is_bf16, mayiuse(sve_512))
            && utils::one_of(pd.alg_kind, pooling_max,
                    pooling_avg_include_padding, pooling_avg_exclude_padding);
    if (!args_ok) return status::unimplemented;

    jpp.c = jpp.tag_kind == jit_memory_tag_kind_t::blocked
            ? utils::rnd_up(jpp.c_without_padding, jpp.c_block)
            : jpp.c_without_padding;
    if (jpp.tag_kind == jit_memory_tag_kind_t::blocked)
        assert(src_d.padded_dims()[1] == jpp.c);
    jpp.nb_c = utils::div_up(jpp.c, jpp.c_block);
    jpp.c_tail = jpp.c_without_padding % jpp.c_block;
    jpp.is_c_padded = jpp.tag_kind == jit_memory_tag_kind_t::blocked
            && src_d.padded_dims()[1] != jpp.c_without_padding;

    jpp.stride_d = (ndims == 5) ? pd.strides[0] : 1;
    jpp.stride_h = (ndims == 3) ? 1 : pd.strides[ndims - 4];
    jpp.stride_w = pd.strides[ndims - 3];
    jpp.kd = (ndims == 5) ? pd.kernel[0] : 1;
    jpp.kh = (ndims == 3) ? 1 : pd.kernel[ndims - 4];
    jpp.kw = pd.kernel[ndims - 3];

    jpp.f_pad = (ndims == 5) ? pd.padding[0][0] : 0;
    jpp.t_pad = (ndims == 3) ? 0 : pd.padding[0][ndims - 4];
    jpp.l_pad = pd.padding[0][ndims - 3];

    const int back_pad = calculate_end_padding(
            jpp.f_pad, jpp.od, jpp.id, jpp.stride_d, jpp.kd);
    const int bottom_pad = calculate_end_padding(
            jpp.t_pad, jpp.oh, jpp.ih, jpp.stride_h, jpp.kh);
    const int right_pad = calculate_end_padding(
            jpp.l_pad, jpp.ow, jpp.iw, jpp.stride_w, jpp.kw);

    if (jpp.f_pad >= jpp.kd || jpp.t_pad >= jpp.kh || jpp.l_pad >= jpp.kw
            || back_pad >= jpp.kd || bottom_pad >= jpp.kh
            || right_pad >= jpp.kw)
        return status::unimplemented;

    jpp.ind_dt = ppd->workspace_md() ? ppd->workspace_md()->data_type
                                     : data_type::undef;

    jpp.simple_alg = jpp.is_training
            || IMPLICATION(jpp.is_backward, jpp.kd <= jpp.stride_d);

    jpp.ur = 0;
    if (jpp.alg == pooling_max) {
        jpp.ur = is_avx512 ? 16 : 4;

        //if ((isa == avx || isa == avx2) && jpp.c_tail > 0)
        if ((isa == sve_128 || isa == sve_256) && jpp.c_tail > 0)
            // Additional register needed for tail mask
            jpp.ur -= 1;

        if (jpp.is_training)
            jpp.ur = is_avx512 ? 9 : 3;
        else if (jpp.is_backward)
            jpp.ur = is_avx512 ? 6 : 3;
    } else {
        if (jpp.is_backward)
            jpp.ur = is_avx512 ? 12 : 6;
        else
            jpp.ur = is_avx512 ? 24 : 12;
    }
    if (jpp.is_bf16) {
        /*
        jpp.ur = (!isa_has_bf16(jpp.isa))
                ? jpp.ur - 4 // Free registers for AVX512 emulation
                : jpp.ur - 1; // Free register for cvt from bf16 to f32
      */
    }

    // select jpp.ur_bc
    if (jpp.tag_kind == jit_memory_tag_kind_t::nspc) {
        auto min_ur_w = nstl::max(1, utils::div_up(jpp.l_pad, jpp.stride_w));
        int min_ur_w1 = utils::div_up(right_pad, jpp.stride_w);
        if (min_ur_w < min_ur_w1) { min_ur_w = min_ur_w1; }
        jpp.ur_bc = nstl::min(jpp.nb_c, nstl::max(1, jpp.ur / min_ur_w));
        //take into account threading - to have enough work for parallelization
        float best_eff = 0;
        for (int ur_bc = jpp.ur_bc; ur_bc > 0; ur_bc--) {

            const auto nb2_c = utils::div_up(jpp.nb_c, ur_bc);
            auto work = jpp.is_backward
                    ? (ndims == 5 && jpp.simple_alg ? jpp.od : 1)
                    : (ndims == 5 ? jpp.od : jpp.oh);
            work *= jpp.mb * nb2_c;
            auto eff = (float)work / utils::rnd_up(work, nthreads);
            if (eff > best_eff) {

                best_eff = eff;
                jpp.ur_bc = ur_bc;
            }
            if (eff > 0.9) break; // Heuristic threshold
        }

        //take into account cache re-usage after zeroing on backward
        if (jpp.is_backward && ndims < 5) {
            /*
            const int L2 = platform::get_per_core_cache_size(2)
                    / sizeof(jpp.dt_size);
            int ur_bc = nstl::max(1, L2 / (jpp.kh * jpp.iw * jpp.c_block));
            jpp.ur_bc = nstl::min(jpp.ur_bc, ur_bc);
	  */
        }

        jpp.ur_bc_tail = jpp.nb_c % jpp.ur_bc;
    } else {
        jpp.ur_bc = 1;
        jpp.ur_bc_tail = 0;
    }
    auto ur_w = nstl::min(jpp.ow, jpp.ur / jpp.ur_bc);
    if (utils::div_up(jpp.l_pad, jpp.stride_w) > ur_w)
        return status::unimplemented;
    if (utils::div_up(right_pad, jpp.stride_w) > ur_w)
        return status::unimplemented;

    // scratchpad for c_block slice of input and/or output
    using namespace memory_tracking::names;
    const int nscr = nstl::min(dnnl_get_max_threads(), jpp.mb * jpp.nb_c);
    if (jpp.tag_kind == jit_memory_tag_kind_t::ncsp) {
        scratchpad.book(key_pool_src_plain2blocked_cvt,
                jpp.c_block * jpp.id * jpp.ih * jpp.iw * nscr, jpp.dt_size);
        scratchpad.book(key_pool_dst_plain2blocked_cvt,
                jpp.c_block * jpp.od * jpp.oh * jpp.ow * nscr, jpp.dt_size);
        scratchpad.book<uint32_t>(key_pool_ind_plain2blocked_cvt,
                jpp.c_block * jpp.od * jpp.oh * jpp.ow * nscr);
    }

    const auto attr = *ppd->attr();
    if (!post_ops_ok(jpp, attr, dst_d)) return status::unimplemented;

    jpp.post_ops = attr.post_ops_;

    return status::success;
}

static int reg_ind(int shift, int bc, int j, int ur_bc, int ur_w) noexcept {
    return shift * ur_bc * ur_w + bc * ur_w + j;
};

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::prepare_tail_mask() {
    //if (is_superset(isa, avx512_common)) {
    if (true) {
        size_t c_tail_mask = jpp.c_tail;
        mov_imm(X_TMP_0, c_tail_mask);
        dup(z_tmp0.s, W_TMP_0);
        index(z_tmp1.s, 0, 1);
        /* PRegS(IDX(k_c_tail_mask)) keeps flags in the context
           of 32-bit elements. */
        cmplt(PRegS(IDX(k_c_tail_mask)), p_512 / T_z, z_tmp1.s, z_tmp0.s);
        //} else if (isa == avx || isa == avx2) {
    } else if (isa == sve_128 || isa == sve_256) {
        static const uint32_t mask[16] = {0xffffffff, 0xffffffff, 0xffffffff,
                0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0,
                0, 0, 0, 0, 0, 0, 0};
        mov_imm(tmp_gpr, reinterpret_cast<size_t>(&mask[8 - jpp.c_tail]));
        ld1w(ZRegS(IDX(vmm_c_tail_mask)), p_lsb / T_z, ptr(tmp_gpr));
    }
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::put_one_in_vmm() {
    mov_imm(tmp_gpr, 1);
    uni_broadcast_reg_val(tmp_gpr.getIdx(), vmm_one.getIdx());
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::uni_broadcast_reg_val(
        const int reg_idx, const int vmm_idx) {
    ptrue(p_tmp0.d, VL2);
    mov(ZRegD(vmm_idx), p_tmp0 / T_m, 0);
    ptrue(p_tmp0.d, VL1);
    mov(ZRegD(vmm_idx), p_tmp0 / T_m, XReg(reg_idx));

        dup(ZRegS(vmm_idx), ZRegS(vmm_idx)[0]);
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::push_vmm_val(const int idx) {
    using Vmm = typename cpu_isa_traits<isa>::Vmm;
    Vmm val_to_store(idx);
    //VReg val_to_store(idx);
    XReg rsp = sp;
    sub_imm(XReg(idx), XReg(idx), val_to_store.getBit(), x_tmp_0);

        //str(ZReg(IDX(val_to_store)), ptr(XReg(IDX(rsp))));
        str(ZReg(IDX(val_to_store)), ptr(rsp));
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::pop_vmm_val(const int idx) {
    using Vmm = typename cpu_isa_traits<isa>::Vmm;
    Vmm val_to_load(idx);
    //VReg val_to_load(idx);
    XReg rsp = sp;
        //ldr(ZReg(IDX(val_to_load)), ptr(XReg(IDX(rsp))));
        ldr(ZReg(IDX(val_to_load)), ptr(rsp));

    //add_imm(XReg(IDX(rsp)), XReg(IDX(rsp)), val_to_load.getBit(),
    add_imm(XReg(5), XReg(5), val_to_load.getBit(), x_tmp_0);
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::load(const int idx, const xreg_t &reg_ptr,
        const int offset, const bool is_c_tail_proccessing) {
    //const int vlen = cpu_isa_traits<isa>::vlen;
    if (jpp.is_bf16) {
        /*TODO: maybe use vpmovzxwd + vpslld,
             * in order to free up vmm_idx() register */
        /*
        if (is_c_tail_proccessing && !jpp.is_c_padded) {
            if (vlen == 64) {
                //get mem address
                add_imm(
                        x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                if (is_c_tail_proccessing) {
                    assert(!"unreachable");
                } else {
                    ldr(z_tmp0, ptr(x_tmp_addr));
                    zip1(z_tmp0.h, z_tmp0.h, z_tmp0.h);

                    uxth(ZReg(idx).s, p_512 / T_m, z_tmp0.s);

                    lsl(ZReg(idx).s, ZReg(idx).s, 16);
                }
            } else if (vlen == 32) {
                //get mem address
                add_imm(
                        x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                if (is_c_tail_proccessing) {
                    assert(!"unreachable");
                } else {
                    ldr(z_tmp0, ptr(x_tmp_addr));
                    zip1(z_tmp0.h, z_tmp0.h, z_tmp0.h);

                    uxth(ZReg(idx).s, p_512 / T_m, z_tmp0.s);
                    mov(ZReg(idx).s, P_MSB_256 / T_m, 0);

                    lsl(ZReg(idx).s, ZReg(idx).s, 16);
                }
            } else if (vlen == 16) {
                //get mem address
                add_imm(
                        x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                if (is_c_tail_proccessing) {
                    assert(!"unreachable");
                } else {
                    ldr(z_tmp0, ptr(x_tmp_addr));
                    zip1(z_tmp0.h, z_tmp0.h, z_tmp0.h);

                    uxth(ZReg(idx).s, p_512 / T_m, z_tmp0.s);
                    mov(ZReg(idx).s, P_MSB_384 / T_m, 0);

                    lsl(ZReg(idx).s, ZReg(idx).s, 16);
                }
            } else {
                assert(!"unreachable");
            }
        } else {
            //get mem address
            add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);

            ld1w(ZRegS(idx), p_256 / T_z, ptr(x_tmp_addr));

            if (vlen == 64) {
                mov(z_tmp0.h, 31);
                and_(z_tmp0.b, p_512, ZRegB(reg_idx()));
                for (int i = 0; i < 16; i++) {
                    cmpeq(p_tmp1.h, p_512, z_tmp0.h, i);
                    dup(z_tmp2.h, ZRegH(idx)[i]);
                    mov(z_tmp3.h, p_tmp1 / T_m, z_tmp2.h);
                }
                sub(z_tmp0.h, 16);
                for (int i = 0; i < 16; i++) {
                    cmpeq(p_tmp1.h, p_512, z_tmp0.h, i);
                    dup(z_tmp2.h, ZRegH(idx)[16 + i]);
                    mov(z_tmp3.h, p_tmp1 / T_m, z_tmp2.h);
                }
                mov(ZRegH(idx), 0);
                mov(ZRegH(idx), PReg(IDX(k_mask_cvt)) / T_m,
                        z_tmp3.h);
            } else if (vlen == 32) {
                mov(z_tmp0.h, 15);
                and_(z_tmp0.b, p_512, ZRegB(reg_idx()));
                for (int i = 0; i < 16; i++) {
                    cmpeq(p_tmp1.h, p_512, z_tmp0.h, i);
                    dup(z_tmp2.h, ZRegH(idx)[i]);
                    mov(z_tmp3.h, p_tmp1 / T_m, z_tmp2.h);
                }
                mov(ZRegH(idx), 0);
                mov(ZRegH(idx), PReg(IDX(k_mask_cvt)) / T_m,
                        z_tmp3.h);
                mov(ZRegH(idx), P_MSB_256 / T_m, 0);
            } else if (vlen == 16) {
                mov(z_tmp0.h, 15);
                and_(z_tmp0.b, p_512, ZRegB(reg_idx()));
                for (int i = 0; i < 16; i++) {
                    cmpeq(p_tmp1.h, p_512, z_tmp0.h, i);
                    dup(z_tmp2.h, ZRegH(idx)[i]);
                    mov(z_tmp3.h, p_tmp1 / T_m, z_tmp2.h);
                }
                mov(ZRegH(idx), 0);
                mov(ZRegH(idx), PReg(IDX(k_mask_cvt)) / T_m,
                        z_tmp3.h);
                mov(ZRegH(idx), P_MSB_384 / T_m, 0);
            } else {
                assert(!"unreachable");
            }
        }
      */
    } else {
        if (is_c_tail_proccessing && !jpp.is_c_padded) {
            //if (isa == sse41) {
            if (isa == asimd) {
                /*
                for (int i = 0; i < jpp.c_tail % (jpp.c_block / 2); i++) {
                    //get mem address
                    add_imm(x_tmp_addr, XReg(IDX(reg_ptr)),
                            (offset + i * jpp.dt_size), x_tmp_0);
                    ld1r(VReg4S(z_tmp0.getIdx()), ptr(x_tmp_addr));
                    ptrue(p_tmp1.s, static_cast<Pattern>(i + 1));
                    if (i) {
                        ptrue(p_tmp2.s, static_cast<Pattern>(i));
                    } else {
                        pfalse(p_tmp2.b);
                    }
                    bic(p_tmp1.b, P_ALL_ONE / T_z, p_tmp1.b, p_tmp2.b);
                    sel(ZRegS(idx), p_tmp1 / T_m,
                            ZRegS(z_tmp0.getIdx()), ZRegS(idx));
                }
	      */
                //            } else if (isa == avx || isa == avx2) {
            } else if (isa == sve_128 || isa == sve_256) {
                /*
                //get mem address
                add_imm(
                        x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                cmplt(p_tmp0.s, p_lsb / T_z,
                        ZReg(IDX(vmm_c_tail_mask)).s, 0);
                ld1w(ZRegS(idx), p_lsb / T_z, ptr(x_tmp_addr));
	      */
            } else {
                //get mem address
                add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                ld1w(ZRegS(idx), k_c_tail_mask / T_z, ptr(x_tmp_addr));
            }
        } else {
            //get mem address
            add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
            ld1w(ZRegS(idx), p_lsb / T_z, ptr(x_tmp_addr));
            //ldr(ZReg(idx), ptr(x_tmp_addr));
        }
    }
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::store(const int idx,
        const xreg_t &reg_ptr, const int offset,
        const bool is_c_tail_proccessing) {
    //const int vlen = cpu_isa_traits<isa>::vlen;
    if (jpp.is_bf16) {
        /*
        //get mem address
        add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
        if (is_c_tail_proccessing && !jpp.is_c_padded) {

            if (vlen == 64) {
                st1h(ZRegH(idx), PReg(IDX(k_c_tail_mask)),
                        ptr(x_tmp_addr));
            } else if (vlen == 32) {
                bic(p_tmp0.b, P_ALL_ONE / T_z,
                        PRegB(IDX(k_c_tail_mask)), P_MSB_256.b);
                st1h(ZRegH(idx), p_tmp0, ptr(x_tmp_addr));
            } else if (vlen == 16) {
                bic(p_tmp0.b, P_ALL_ONE / T_z,
                        PRegB(IDX(k_c_tail_mask)), P_MSB_384.b);
                st1h(ZRegH(idx), p_tmp0, ptr(x_tmp_addr));
            } else {
                assert(!"unreachable");
            }
        } else {
            //get mem address
            add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
            st1w(ZRegS(idx), p_lsb, ptr(x_tmp_addr));
        }
      */
    } else {
        if (is_c_tail_proccessing && !jpp.is_c_padded) {
            //if (isa == sse41) {
            if (isa == asimd) {
                /*
                for (int i = 0; i < jpp.c_tail % (jpp.c_block / 2); i++) {
                    //get mem address
                    add_imm(x_tmp_addr, XReg(IDX(reg_ptr)),
                            (offset + i * jpp.dt_size), x_tmp_0);
                    uint32_t sel = i & 3;
                    mov(w_tmp_0, VReg(idx).s[sel]);
                    str(w_tmp_0, ptr(x_tmp_addr));
                }
	      */
                //            } else if (isa == avx || isa == avx2) {
            } else if (isa == sve_128 || isa == sve_256) {
                /*
                //get mem address
                add_imm(
                        x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                if (vlen == 64) {
                    assert(!"unreachable");
                } else if (vlen == 32) {
                    cmplt(p_tmp0.s, p_lsb / T_z,
                            ZReg(IDX(vmm_c_tail_mask)).s, 0);
                    st1w(ZReg(idx).s, p_tmp0 / T_m,
                            ptr(x_tmp_addr));
                } else if (vlen == 16) {
                    assert(!"unreachable");
                } else {
                    assert(!"unreachable");
                }
	      */
            } else {
                //get mem address
                add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
                st1w(ZRegS(idx), k_c_tail_mask, ptr(x_tmp_addr));
            }
        } else {
            //get mem address
            add_imm(x_tmp_addr, XReg(IDX(reg_ptr)), offset, x_tmp_0);
            st1w(ZRegS(idx), p_lsb, ptr(x_tmp_addr));
        }
    }
}
template <cpu_isa_t isa>
bool jit_uni_pool_kernel<isa>::post_ops_ok(jit_pool_conf_t &jpp,
        const primitive_attr_t &attr, const memory_desc_wrapper &dst_d) {
    const auto &post_ops = attr.post_ops_;
    //const auto &entries = post_ops.entry_;
    jpp.with_postops = false;
    jpp.with_eltwise = false;
    jpp.with_binary = false;

    if (!jpp.is_backward) {
        /*
        for (const auto &entry : entries) {
            if (entry.is_eltwise()) {
                jpp.with_eltwise = true;
            } else if (entry.is_binary()) {
	      //if (isa != avx512_core
                if (isa != sve_512	      
                        && entry.binary.src1_desc.data_type == data_type::bf16)
                    return false;

                jpp.with_binary = true;
            } else
                return false;
        }
      */

        jpp.with_postops = jpp.with_eltwise || jpp.with_binary;
    }

    return binary_injector::binary_args_broadcast_supported(post_ops, dst_d);
}

template <cpu_isa_t isa>
void jit_uni_pool_kernel<isa>::apply_postops(int ur_bc, int ur_w, int c_block,
        const std::function<bool(int)> &is_tail_predicate) {
    //assert(!"unreachable");

    binary_injector::rhs_arg_dynamic_params_t rhs_arg_params;
    const int end_idx = vmm_idx_upper_bound() + 1;
    const int start_idx = end_idx - (ur_bc * ur_w);
    const bool sse41_postops_disabled
            //= isa == sse41 && disable_postops_when_sse_high_half_processed_;
            = isa == asimd && disable_postops_when_sse_high_half_processed_;

    if (jpp.with_binary && !sse41_postops_disabled) {

        static constexpr int sse41_simd_w
                //                = cpu_isa_traits<sse41>::vlen / sizeof(float);
                = cpu_isa_traits<asimd>::vlen / sizeof(float);
        const int sse_elem_off = sse_high_half ? sse41_simd_w : 0;
        for (int jj = 0; jj < ur_w; jj++) {
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto vmm_idx
                        = vreg(reg_ind(0, bci, jj, ur_bc, ur_w)).getIdx();
                add_imm(x_tmp_addr, reg_param, GET_OFF(c_elem_off), x_tmp_0);
                rhs_arg_params.vmm_idx_to_oc_elem_off_addr.emplace(
                        //vmm_idx, ptr[reg_param + GET_OFF(c_elem_off)]);
                        vmm_idx, ptr(x_tmp_addr));
                rhs_arg_params.vmm_idx_to_oc_elem_off_val.emplace(
                        vmm_idx, bci * c_block + sse_elem_off);
                if (is_tail_predicate && is_tail_predicate(bci))
                    rhs_arg_params.vmm_tail_idx_.emplace(vmm_idx);
            }
        }
    }
    postops_injector_->compute_vector_range(start_idx, end_idx, rhs_arg_params);
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::maybe_recalculate_divisor(
        int jj, int ur_w, int pad_l, int pad_r, bool with_c_tail_proccessing) {
    if (jpp.alg == pooling_avg_exclude_padding) {
        int kw = jpp.kw;
        int stride_w = jpp.stride_w;

        int non_zero_kw = kw;
        non_zero_kw -= nstl::max(0, pad_l - jj * stride_w);
        non_zero_kw -= nstl::max(0, pad_r - (ur_w - 1 - jj) * stride_w);

        if (non_zero_kw != prev_kw) {
            mov_imm(tmp_gpr, float2int((float)non_zero_kw));

            ptrue(p_tmp0.d, VL2);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
            ptrue(p_tmp0.d, VL1);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, tmp_gpr);

                dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);

            //if (with_c_tail_proccessing && (isa == avx || isa == avx2)) {
            if (with_c_tail_proccessing && (isa == sve_128 || isa == sve_256)) {
                push_vmm_val(vmm_c_tail_mask.getIdx());
                uni_broadcast_reg_val(
                        reg_ker_area_h.getIdx(), vmm_ker_area_h.getIdx());
            }

            fmul(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(vmm_tmp)),
                    ZRegS(IDX(vmm_ker_area_h)));

            //if (with_c_tail_proccessing && (isa == avx || isa == avx2)) {
            if (with_c_tail_proccessing && (isa == sve_128 || isa == sve_256)) {
                pop_vmm_val(vmm_c_tail_mask.getIdx());
            }
            prev_kw = non_zero_kw;
        }
    }
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::avg_step(int ur_w, int ur_bc, int pad_l,
        int pad_r, bool with_c_tail_proccessing) {

    auto iw = jpp.iw;
    auto kw = jpp.kw;
    auto stride_w = jpp.stride_w;
    auto c_block = jpp.c_block;
    auto dt_size = jpp.dt_size;
    const int c_off
            = (jpp.tag_kind == jit_memory_tag_kind_t::nspc) ? jpp.c : c_block;
    Label kd_label, kh_label;

    const auto is_tail_processing = [&](int bc) {
        //if (isa == sse41 && !jpp.is_c_padded) {
        if (isa == asimd && !jpp.is_c_padded) {
            /*
            return with_c_tail_proccessing && bc == (ur_bc - 1)
                    && ((jpp.c_tail > (jpp.c_block / 2) && sse_high_half)
                            || (jpp.c_tail < (jpp.c_block / 2)
                                    && !sse_high_half));
	  */
        } else
            return with_c_tail_proccessing && bc == (ur_bc - 1);
    };

    for (int jj = 0; jj < ur_w; jj++) {
        if (jpp.is_backward)
            maybe_recalculate_divisor(
                    jj, ur_w, pad_l, pad_r, with_c_tail_proccessing);
        for (int bci = 0; bci < ur_bc; bci++) {
            const auto accr_i = reg_ind(0, bci, jj, ur_bc, ur_w);
            auto accvr = vreg(accr_i);
            if (jpp.is_backward) {
                auto output_offset = dt_size * (jj * c_off + bci * c_block);
                load(accvr.getIdx(), xreg_output, output_offset,
                        is_tail_processing(bci));
                    fdiv(ZRegS(IDX(accvr)), p_512, ZRegS(IDX(vmm_tmp)));
                } else {
                eor(ZRegD(IDX(accvr)), ZRegD(IDX(accvr)), ZRegD(IDX(accvr)));
            }
        }
    }

    if (jpp.simple_alg && jpp.ndims == 5) {
        str(reg_input, pre_ptr(X_TRANSLATOR_STACK, -8));

        str(reg_output, pre_ptr(X_TRANSLATOR_STACK, -8));

        mov(aux_reg_input_d, reg_input);

        //get mem address
        add_imm(x_tmp_addr, reg_param, GET_OFF(kd_padding), x_tmp_0);
        ldr(XReg(IDX(ki)), ptr(x_tmp_addr));
        L(kd_label);

        mov(aux_reg_input, aux_reg_input_d);
    } else {
        mov(aux_reg_input, reg_input);
    }

    eor(XReg(IDX(kj)), XReg(IDX(kj)), XReg(IDX(kj)));
    L(kh_label);
    {
        for (int ki = 0; ki < kw; ki++) {
            int jj_start = nstl::max(0, utils::div_up(pad_l - ki, stride_w));
            int jj_end = ur_w
                    - utils::div_up(
                            nstl::max(0, ki + pad_r - (kw - 1)), stride_w);

            for_(int jj = jj_start; jj < jj_end; jj++)
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto accvr = vreg(reg_ind(0, bci, jj, ur_bc, ur_w));
                const auto inpr_i = reg_ind(1, bci, jj, ur_bc, ur_w);
                auto inpvr = vreg(inpr_i);
                int aux_input_offset
                        = (ki + jj * stride_w - pad_l) * c_off + bci * c_block;
                if (aux_input_offset >= iw * c_off) continue;
                int input_offset = dt_size * aux_input_offset;
                if (jpp.is_backward) {
                    //auto inpyr = yreg(inpr_i);
                    load(reg_idx(inpr_i), aux_xreg_input, input_offset,
                            is_tail_processing(bci));

                    fadd(ZRegS(IDX(inpvr)), ZRegS(IDX(inpvr)),
                            ZRegS(IDX(accvr)));
                    if (jpp.is_bf16) {
                        /*
                        if (!isa_has_bf16(jpp.isa))
                            bf16_emu_->vcvtneps2bf16(inpyr, zreg(inpr_i));
                        else
                            vcvtneps2bf16(inpyr, inpvr);
		      */
                    }
                    store(reg_idx(inpr_i), aux_reg_input, input_offset,
                            is_tail_processing(bci));
                } else {
                    if (jpp.is_bf16
                            || is_tail_processing(bci)
                            //|| (isa == sse41
                            || (isa == asimd
                                    && c_off % (jpp.c_block / 2) != 0)) {
                        load(vmm_tmp_1.getIdx(), aux_xreg_input, input_offset,
                                is_tail_processing(bci));

                        fadd(ZRegS(IDX(accvr)), ZRegS(IDX(accvr)),
                                ZRegS(IDX(vmm_tmp_1)));
                    } else {
                        //ptrue(p_tmp0.b, VL1);
                        //ptrue(p_tmp0.b, VL2);
                        //get mem address
                        add_imm(x_tmp_addr, aux_reg_input, input_offset,
                                x_tmp_0);
                            ldr(z_tmp0, ptr(x_tmp_addr));
                        fadd(ZRegS(IDX(accvr)), ZRegS(IDX(accvr)), z_tmp0.s);
                        }
                    }
                }
            }
        add_imm(aux_reg_input, aux_reg_input, (jpp.dt_size * iw * c_off),
                x_tmp_0);

        adds(XReg(IDX(kj)), XReg(IDX(kj)), 1);

        cmp(XReg(IDX(kj)), reg_kh);

        b(LT, kh_label);
    }

    if (jpp.simple_alg && jpp.ndims == 5) {
        add_imm(aux_reg_input_d, aux_reg_input_d,
                (jpp.dt_size * jpp.ih * iw * c_off), x_tmp_0);

        subs(XReg(IDX(ki)), XReg(IDX(ki)), 1);

        mov_imm(x_tmp_0, 0);
        cmp(XReg(IDX(ki)), x_tmp_0);

        b(GT, kd_label);

        ldr(reg_output, post_ptr(X_TRANSLATOR_STACK, 8));

        ldr(reg_input, post_ptr(X_TRANSLATOR_STACK, 8));
    }

    if (!jpp.is_backward) {
        for (int jj = 0; jj < ur_w; jj++) {
            maybe_recalculate_divisor(
                    jj, ur_w, pad_l, pad_r, with_c_tail_proccessing);
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto accr_i = reg_ind(0, bci, jj, ur_bc, ur_w);
                const auto accvr = vreg(accr_i);
                    fdiv(ZRegS(IDX(accvr)), p_512, ZRegS(IDX(vmm_tmp)));
            }
        }

        if (jpp.with_postops) {
            /*apply_postops(ur_bc, ur_w, c_block, is_tail_processing);*/
        }

        for (int jj = 0; jj < ur_w; jj++) {
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto accr_i = reg_ind(0, bci, jj, ur_bc, ur_w);
                //const auto accvr = vreg(accr_i);
                const auto output_offset
                        = dt_size * (jj * c_off + bci * c_block);
                if (jpp.is_bf16) {
                    /*
                    const auto acczr = zreg(accr_i);
                    const auto accyr = yreg(accr_i);
                    if (!isa_has_bf16(jpp.isa))
                        bf16_emu_->vcvtneps2bf16(accyr, acczr);
                    else
                        vcvtneps2bf16(accyr, accvr);
		  */
                }
                store(reg_idx(accr_i), xreg_output, output_offset,
                        is_tail_processing(bci));
            }
        }
    }
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::max_step_fwd(int ur_w, int ur_bc,
        int pad_l, int pad_r, bool with_c_tail_proccessing) {
    int iw = jpp.iw;
    int kw = jpp.kw;
    int stride_w = jpp.stride_w;
    int c_block = jpp.c_block;
    const int c_off
            = (jpp.tag_kind == jit_memory_tag_kind_t::nspc) ? jpp.c : c_block;
    Label kd_label, kh_label;

    auto is_tail_processing = [&](int bc) {
        //if (isa == sse41 && !jpp.is_c_padded) {
        if (isa == asimd && !jpp.is_c_padded) {
            /*
            return with_c_tail_proccessing && bc == (ur_bc - 1)
                    && ((jpp.c_tail > (jpp.c_block / 2) && sse_high_half)
                            || (jpp.c_tail < (jpp.c_block / 2)
                                    && !sse_high_half));
	  */
        } else
            return with_c_tail_proccessing && bc == (ur_bc - 1);
    };

    mov_imm(tmp_gpr, float2int(nstl::numeric_limits<float>::lowest()));

    ptrue(p_tmp0.d, VL2);
    mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
    ptrue(p_tmp0.d, VL1);
    mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, tmp_gpr);

        dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);

    for_(int jj = 0; jj < ur_w; jj++)
    for (int bci = 0; bci < ur_bc; bci++) {
        const auto accvr = vreg(reg_ind(0, bci, jj, ur_bc, ur_w));
            mov(ZRegD(IDX(accvr)), ZRegD(IDX(vmm_tmp)));
        if (jpp.is_training) {
            const auto indvr = vreg(reg_ind(2, bci, jj, ur_bc, ur_w));
                eor(ZRegD(IDX(indvr)), ZRegD(IDX(indvr)), ZRegD(IDX(indvr)));
        }
    }
    if (jpp.is_training) {

        ptrue(p_tmp0.d, VL2);
        mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
        ptrue(p_tmp0.d, VL1);
        mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, reg_k_shift);

            dup(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(xmm_tmp))[0]);
    }
    if (jpp.ndims == 5) {

        str(reg_input, pre_ptr(X_TRANSLATOR_STACK, -8));

        str(reg_output, pre_ptr(X_TRANSLATOR_STACK, -8));

        mov(aux_reg_input_d, reg_input);

        //get mem address
        add_imm(x_tmp_addr, reg_param, GET_OFF(kd_padding), x_tmp_0);
        ldr(XReg(IDX(ki)), ptr(x_tmp_addr));
        L(kd_label);

        mov(aux_reg_input, aux_reg_input_d);
    } else {

        mov(aux_reg_input, reg_input);
    }

    eor(XReg(IDX(kj)), XReg(IDX(kj)), XReg(IDX(kj)));
    L(kh_label);
    {
        for (int ki = 0; ki < kw; ki++) {
            int jj_start = nstl::max(0, utils::div_up(pad_l - ki, stride_w));
            int jj_end = ur_w
                    - utils::div_up(
                            nstl::max(0, ki + pad_r - (kw - 1)), stride_w);
            for_(int jj = jj_start; jj < jj_end; jj++)
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto accvr = vreg(reg_ind(0, bci, jj, ur_bc, ur_w));
                const auto inpr_i = reg_ind(1, bci, jj, ur_bc, ur_w);
                const auto inpvr = vreg(inpr_i);
                const auto indvr = vreg(reg_ind(2, bci, jj, ur_bc, ur_w));
                const auto cvtvr = vreg(reg_ind(3, bci, jj, ur_bc, ur_w));
                int aux_input_offset
                        = (ki + jj * stride_w - pad_l) * c_off + bci * c_block;
                if (aux_input_offset >= iw * c_off) continue;
                int input_offset = jpp.dt_size * aux_input_offset;
                load(reg_idx(inpr_i), aux_xreg_input, input_offset,
                        is_tail_processing(bci));
                //if (isa == sse41) {
                if (isa == asimd) {
                    /*
                    mov(ZRegD(IDX(vmm_mask)), p_128 / T_m,
                            ZRegD(IDX(accvr)));

                    not_(p_tmp0.b, P_ALL_ONE / T_z, P_MSB_384.b);
                    uint cmpDstIdx = p_tmp0.getIdx();
                    uint cmpMaskIdx = p_tmp0.getIdx();
                    uint cmpSrcIdx = IDX(vmm_mask);
                    uint cmpSrc2Idx = IDX(inpvr);
                    switch (int(_cmp_lt_os)) {
                        case 0:
                            fcmeq(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //EQ_OQ
                        case 1:
                            fcmlt(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //LT_OS
                        case 2:
                            fcmle(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //LE_OS
                        case 4:
                            fcmne(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //NEQ_UQ
                        case 5:
                            fcmge(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //NLT_US
                        case 6:
                            fcmgt(PRegS(cmpDstIdx),
                                    PReg(cmpMaskIdx) / T_z,
                                    ZRegS(cmpSrcIdx),
                                    ZRegS(cmpSrc2Idx));
                            break; //NLE_US
                            case 3: //UNORD_Q
                            case 7: //ORD_Q
                            default: assert(!"unreachable"); break;
                        }
                    cpy(z_tmp0.s, p_tmp0 / T_z, 255);
                    not_(p_tmp0.b, P_ALL_ONE / T_z, P_MSB_384.b);
                    mov(ZRegS(IDX(vmm_mask)), p_tmp0 / T_m,
                            z_tmp0.s);

                    cmplt(p_tmp1.s, p_512 / T_z, ZReg(0).s, 0);
                    and_(p_tmp1.b, P_ALL_ONE, p_tmp1.b, p_128.b);
                    mov(ZReg(IDX(accvr)).s, p_tmp1 / T_m,
                            ZReg(IDX(inpvr)).s);
                    if (jpp.is_training) {
                        cmplt(p_tmp1.s, p_512 / T_z, ZReg(0).s, 0);
                        and_(p_tmp1.b, P_ALL_ONE, p_tmp1.b, p_128.b);
                        mov(ZReg(IDX(indvr)).s, p_tmp1 / T_m,
                                ZReg(IDX(vmm_k_offset)).s);
                    }
          */
                    //} else if (isa == avx || isa == avx2) {
                } else if (isa == sve_128 || isa == sve_256) {
                    uint cmpDstIdx = IDX(cvtvr);
                    uint cmpMaskIdx = p_512.getIdx();
                        uint cmpSrcIdx = IDX(accvr);
                        uint cmpSrc2Idx = IDX(inpvr);
                        switch (int(_cmp_lt_os)) {
                            case 0:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_OQ
                            case 1:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LT_OS
                            case 2:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LE_OS
                            case 4:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_UQ
                            case 5:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLT_US
                            case 6:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLE_US
                            case 8:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_UQ
                            case 9:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGE_US
                            case 10:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGT_US
                            case 12:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_OQ
                            case 13:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GE_OS
                            case 14:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GT_OS
                            case 16:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_OS
                            case 17:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LT_OQ
                            case 18:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LE_OQ
                            case 20:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_US
                            case 21:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLT_UQ
                            case 22:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLE_UQ
                            case 24:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_US
                            case 25:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGE_UQ
                            case 26:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGT_UQ
                            case 28:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_OS
                            case 29:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GE_OQ
                            case 30:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GT_OQ
                            case 3: //UNORD_Q
                            case 7: //ORD_Q
                            case 11: //FALSE_OQ
                            case 15: //TRUE_UQ
                            case 19: //UNORD_S
                            case 23: //ORD_S
                            case 27: //FALSE_OS
                            case 31: //TRUE_US
                            default: assert(!"unreachable"); break;
                        }
                    lsr(z_tmp0.s, ZRegS(IDX(cvtvr)), 31);
                    cmpgt(p10.s, p_256 / T_z, z_tmp0.s, 0);
                    mov(ZRegS(IDX(accvr)), p10 / T_m, ZRegS(IDX(inpvr)));
                    not_(p_tmp0.b, P_ALL_ONE, p10.b);
                    mov(ZRegS(IDX(accvr)), p_tmp0 / T_m, ZRegS(IDX(accvr)));
                    mov(ZRegS(IDX(accvr)), P_MSB_256 / T_m, 0);
                    if (jpp.is_training) { assert(!"unreachable"); }
                } else {
                        uint cmpDstIdx = IDX(k_store_mask);
                    uint cmpMaskIdx = p_512.getIdx();
                        uint cmpSrcIdx = IDX(accvr);
                        uint cmpSrc2Idx = IDX(inpvr);
                        switch (int(_cmp_lt_os)) {
                            case 0:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_OQ
                            case 1:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LT_OS
                            case 2:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LE_OS
                            case 4:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_UQ
                            case 5:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLT_US
                            case 6:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLE_US
                            case 8:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_UQ
                            case 9:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGE_US
                            case 10:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGT_US
                            case 12:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_OQ
                            case 13:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GE_OS
                            case 14:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GT_OS
                            case 16:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_OS
                            case 17:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LT_OQ
                            case 18:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //LE_OQ
                            case 20:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_US
                            case 21:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLT_UQ
                            case 22:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NLE_UQ
                            case 24:
                                fcmeq(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //EQ_US
                            case 25:
                                fcmlt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGE_UQ
                            case 26:
                                fcmle(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NGT_UQ
                            case 28:
                                fcmne(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //NEQ_OS
                            case 29:
                                fcmge(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GE_OQ
                            case 30:
                                fcmgt(PRegS(cmpDstIdx), PReg(cmpMaskIdx) / T_z,
                                        ZRegS(cmpSrcIdx), ZRegS(cmpSrc2Idx));
                                break; //GT_OQ
                            case 3: //UNORD_Q
                            case 7: //ORD_Q
                            case 11: //FALSE_OQ
                            case 15: //TRUE_UQ
                            case 19: //UNORD_S
                            case 23: //ORD_S
                            case 27: //FALSE_OS
                            case 31: //TRUE_US
                            default: assert(!"unreachable"); break;
                        }
                    }
                sel(ZRegS(IDX(accvr)), k_store_mask / T_m, ZRegS(IDX(inpvr)),
                        ZRegS(IDX(accvr)));
                    if (jpp.is_training) {
                    sel(ZRegS(IDX(indvr)), k_store_mask / T_m,
                            ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(indvr)));
                    }
                }
            }
            if (jpp.is_training) {
                //if (with_c_tail_proccessing && isa == avx) {
                if (with_c_tail_proccessing && isa == sve_128) {
                    push_vmm_val(vmm_c_tail_mask.getIdx());
                    put_one_in_vmm();
                }

                //if (isa == avx && !mayiuse(avx2)) {
                if (isa == sve_128 && !mayiuse(sve_256)) {
                    /*
                    avx_vpadd1(vmm_k_offset, vmm_one, xmm_tmp);
		  */
                } else {
                add(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(vmm_k_offset)),
                        ZRegS(IDX(vmm_one)));
                }

                //if (with_c_tail_proccessing && isa == avx)
                if (with_c_tail_proccessing && isa == sve_128)
                    pop_vmm_val(vmm_c_tail_mask.getIdx());
            }

        add_imm(aux_reg_input, aux_reg_input, (jpp.dt_size * iw * c_off),
                x_tmp_0);

        adds(XReg(IDX(kj)), XReg(IDX(kj)), 1);

        cmp(XReg(IDX(kj)), reg_kh);

        b(LT, kh_label);
    }

    if (jpp.ndims == 5) {
        add_imm(aux_reg_input_d, aux_reg_input_d,
                (jpp.dt_size * jpp.ih * iw * c_off), x_tmp_0);
        if (jpp.is_training) {
            //get mem address
            add_imm(x_tmp_addr, reg_param, GET_OFF(kd_padding_shift), x_tmp_0);
            ldr(tmp_gpr, ptr(x_tmp_addr));

            ptrue(p_tmp0.d, VL2);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
            ptrue(p_tmp0.d, VL1);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, tmp_gpr);

                dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);
            //if (isa == avx && !mayiuse(avx2)) {
            if (isa == sve_128 && !mayiuse(sve_256)) {
                /*
	      //Xmm t(vmm_mask.getIdx());
                XReg t(vmm_mask.getIdx());	      
                avx_vpadd1(vmm_k_offset, xmm_tmp, t);
	      */
            } else {
                add(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(vmm_k_offset)),
                        ZRegS(IDX(vmm_tmp)));
            }
        }

        subs(XReg(IDX(ki)), XReg(IDX(ki)), 1);

        mov_imm(x_tmp_0, 0);
        cmp(XReg(IDX(ki)), x_tmp_0);

        b(GT, kd_label);

        ldr(reg_output, post_ptr(X_TRANSLATOR_STACK, 8));

        ldr(reg_input, post_ptr(X_TRANSLATOR_STACK, 8));
    }

    //if (with_c_tail_proccessing && jpp.is_c_padded && isa == sse41) {
    if (with_c_tail_proccessing && jpp.is_c_padded && isa == asimd) {
        mov_imm(tmp_gpr, 0);
    }

    if (jpp.with_postops) {
        /*
        apply_postops(ur_bc, ur_w, c_block, is_tail_processing);
      */
    }

    for_(int jj = 0; jj < ur_w; jj++)
    for (int bci = 0; bci < ur_bc; bci++) {
        const auto accr_i = reg_ind(0, bci, jj, ur_bc, ur_w);
        //const auto accvr = vreg(accr_i);
        const auto output_offset = jpp.dt_size * (jj * c_off + bci * c_block);
        if (jpp.is_bf16) {
            /*
            auto acczr = zreg(accr_i);
            auto accyr = yreg(accr_i);
            if (!isa_has_bf16(jpp.isa))
                bf16_emu_->vcvtneps2bf16(accyr, acczr);
            else
                vcvtneps2bf16(accyr, accvr);
	  */
        }
        store(reg_idx(accr_i), xreg_output, output_offset,
                is_tail_processing(bci));

        if (jpp.is_training) {
            const size_t step_index = (jj * c_off + bci * c_block)
                    * types::data_type_size(jpp.ind_dt);

            const auto indr_i = reg_ind(2, bci, jj, ur_bc, ur_w);
            auto vr = vreg(indr_i);
            if (jpp.ind_dt == data_type::u8) {
                auto xr = xreg(indr_i);
                //if (isa == sse41) {
                if (isa == asimd) {
                    /*
                    for (int i = 0; i < (jpp.c_block / 2); ++i) {
                        if (is_tail_processing(bci)
                                && i + (sse_high_half ? (jpp.c_block / 2) : 0)
                                        >= jpp.c_tail) {
                            if (jpp.is_c_padded)
                                mov(ptr[reg_index + step_index + i],
                                        tmp_gpr.cvt8()); // fill padded tail with zeros
                            else
                                break; // tail end
                        } else {
                            // bytes which should be stored are located in
                            // least significant bits(8 to be precise) of 32 bits parts
                            // of xmm thus we need to store 0, 4, 8 and 12 byte of xmm
                            pextrb(ptr[reg_index + step_index + i], xr, 4 * i);
                        }
                    }
		  */
                    //} else if (isa == avx || isa == avx2) {
                } else if (isa == sve_128 || isa == sve_256) {
                    auto yr = yreg(indr_i);
                    if (is_tail_processing(bci) && !jpp.is_c_padded) {
                        /*
                        const int max_nr_of_vals
                                = jpp.c_tail > (jpp.c_block / 2)
                                ? (jpp.c_block / 2)
                                : jpp.c_tail;
                        for (int i = 0; i < max_nr_of_vals; ++i) {
                            // bytes which should be stored are located in
                            // least significant bits(8 to be precise) of 32 bits parts
                            // of xmm thus we need to store 0, 4, 8 and 12 byte of xmm
                            vpextrb(ptr[reg_index + step_index + i], xr, 4 * i);
                        }

                        if (jpp.c_tail > (jpp.c_block / 2)) {
			    Xmm higher_128bits(vmm_mask.getIdx());
                            vextractf128(higher_128bits, yr, 1);
                            for (int i = 0; i < jpp.c_tail - (jpp.c_block / 2);
                                    ++i) {
                                // bytes which should be stored are located in
                                // least significant bits(8 to be precise) of 32 bits parts
                                // of xmm thus we need to store 0, 4, 8 and 12 byte of xmm
                                vpextrb(ptr[reg_index + step_index
                                                + (jpp.c_block / 2) + i],
                                        higher_128bits, 4 * i);
                            }
                        }
		      */
                    } else {
                        if (is_tail_processing(bci)) {
                            /* TO DO
                            assert(jpp.is_c_padded);
                            vandps(yr, yr, vmm_c_tail_mask);
			  */
                            assert(jpp.is_c_padded);
                            if (isa == sve_128) {
                                and_(VReg16B(IDX(yr)), VReg16B(IDX(yr)),
                                        VReg16B(IDX(vmm_c_tail_mask)));
                            } else if (isa == sve_256) {
                                and_(ZRegD(IDX(yr)), ZRegD(IDX(yr)),
                                        ZRegD(IDX(vmm_c_tail_mask)));
                                mov(ZRegS(IDX(yr)), P_MSB_256 / T_m, 0);
                            } else {
                                assert(!"unreachable");
                            }
                        }
                        if (jj == 0) {
                            /* TO DO
                            vmovd(xmm_tmp, reg_shuf_mask);
                            uni_vpbroadcastd(vmm_tmp, xmm_tmp);
			  */
                            bic(VReg(IDX(xmm_tmp)).s4, 0);
                            fmov(SReg(IDX(xmm_tmp)), WReg(IDX(reg_shuf_mask)));

                            int vlen = cpu_isa_traits<isa>::vlen;
                            dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);
                        }
                        //if (mayiuse(avx2)) {
                        if (mayiuse(sve_256)) {
                            /* TO DO 
                            vpshufb(yr, yr, vmm_tmp);
                            vmovd(ptr[reg_index + step_index], xr);
                            vperm2i128(yr, yr, yr, 0x1u);
                            vmovd(ptr[reg_index + step_index
                                          + (jpp.c_block / 2)],
                                    xr);
			  */
                            mov(z_tmp0.b, 15);
                            and_(z_tmp0.b, p_512, ZRegB(IDX(vmm_tmp)));
                            for (int i = 0; i < 16; i++) {
                                cmpeq(p_tmp1.b, p_512, z_tmp0.b, i);
                                dup(z_tmp1.b, ZRegB(IDX(yr))[i]);
                                mov(z_tmp2.b, p_tmp1 / T_m, z_tmp1.b);
                            }
                            for (int i = 16; i < 32; i++) {
                                cmpeq(p_tmp1.b, p_512, z_tmp0.b, i - 16);
                                and_(p_tmp1.b, p_512, p_tmp1.b, P_MSB_384.b);
                                dup(z_tmp1.b, ZRegB(IDX(yr))[i]);
                                mov(z_tmp2.b, p_tmp1 / T_m, z_tmp1.b);
                            }
                            cmplt(p_tmp1.b, p_512, ZRegB(IDX(vmm_tmp)), 0);
                            mov(ZRegD(IDX(yr)), z_tmp2.d);
                            orr(p_tmp0.b, p_512, p_tmp1.b, P_MSB_256.b);
                            mov(ZRegB(IDX(yr)), p_tmp0 / T_m, 0);

                            add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                            str(SReg(IDX(xr)), ptr(x_tmp_addr));

                            ptrue(p_tmp0.d, VL2);
                            mov(z_tmp0.q, ZReg(IDX(yr)).q[1]);
                            mov(z_tmp1.q, QReg(IDX(yr)));
                            sel(ZRegD(IDX(yr)), p_tmp0, z_tmp0.d, z_tmp1.d);
                            mov(ZRegD(IDX(yr)), P_MSB_256 / T_m, 0);

                            add_imm(x_tmp_addr, reg_index,
                                    step_index + (jpp.c_block / 2), x_tmp_0);
                            str(SReg(IDX(xr)), ptr(x_tmp_addr));
                        } else {
                            /*
                            Xmm t(vmm_mask.getIdx());
                            vextractf128(t, yr, 0);
                            vpshufb(t, t, xmm_tmp);
                            vmovd(ptr[reg_index + step_index], t);
                            vextractf128(t, yr, 1);
                            vpshufb(t, t,
                                    xmm_tmp); // ymm_tmp[:128]==ymm_tmp[127:0]
                            vmovd(ptr[reg_index + step_index
                                          + (jpp.c_block / 2)],
                                    t);
			  */
                            VReg t(vmm_mask.getIdx());

                            mov(VReg(IDX(t)).b16, VReg(IDX(yr)).b16);

                            mov(z_tmp0.b, 15);
                            and_(z_tmp0.b, p_512, ZRegB(IDX(xmm_tmp)));
                            for (int i = 0; i < 16; i++) {
                                cmpeq(p_tmp1.b, p_512, z_tmp0.b, i);
                                dup(z_tmp1.b, ZRegB(IDX(t))[i]);
                                mov(z_tmp2.b, p_tmp1 / T_m, z_tmp1.b);
                            }
                            for (int i = 16; i < 32; i++) {
                                cmpeq(p_tmp1.b, p_512, z_tmp0.b, i - 16);
                                and_(p_tmp1.b, p_512, p_tmp1.b, P_MSB_384.b);
                                dup(z_tmp1.b, ZRegB(IDX(t))[i]);
                                mov(z_tmp2.b, p_tmp1 / T_m, z_tmp1.b);
                            }
                            cmplt(p_tmp1.b, p_512, ZRegB(IDX(xmm_tmp)), 0);
                            mov(ZRegD(IDX(t)), z_tmp2.d);
                            orr(p_tmp0.b, p_512, p_tmp1.b, P_MSB_256.b);
                            mov(ZRegB(IDX(t)), p_tmp0 / T_m, 0);

                            add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                            add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                            str(SReg(IDX(t)), ptr(x_tmp_addr));

                            mov(z_tmp0.d, ZRegD(IDX(yr)));
                            ext(z_tmp0.b, ZRegB(IDX(yr)), 16);
                            mov(VReg(IDX(t)).b16, VReg(IDX(z_tmp0)).b16);

                            add_imm(x_tmp_addr, reg_index,
                                    step_index + (jpp.c_block / 2), x_tmp_0);
                            str(SReg(IDX(t)), ptr(x_tmp_addr));
                        }
                    }
                } else {
                    if (is_tail_processing(bci)) {
                        if (jpp.is_c_padded) {
                            /*
#ifdef DNNL_INDIRECT_JIT_AARCH64
#else
                            knotw(k_c_tail_mask, k_c_tail_mask);
                            vpxord(vr | k_c_tail_mask, vr, vr);
                            knotw(k_c_tail_mask, k_c_tail_mask);
#endif
                            vpmovusdb(ptr[reg_index + step_index], vr);
			  */
                            /* get mem address */
                            add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                                //mov(p_tmp0.b, P_ALL_ONE.b);
                                mov(z_tmp0.d, ZRegD(IDX(vr)));
                                umin(z_tmp0.s, 255);
                                st1b(z_tmp0.s, p_512, ptr(x_tmp_addr));
                        } else {
                            //get mem address
                            add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                                mov(z_tmp0.d, ZRegD(IDX(vr)));
                                umin(z_tmp0.s, 255);
                            st1b(z_tmp0.s, k_c_tail_mask, ptr(x_tmp_addr));
                        }
                    } else {
                        /* get mem address */
                        add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                            //mov(p_tmp0.b, P_ALL_ONE.b);
                            mov(z_tmp0.d, ZRegD(IDX(vr)));
                            umin(z_tmp0.s, 255);
                            st1b(z_tmp0.s, p_512, ptr(x_tmp_addr));
                    }
                }
            } else {
                store(vr.getIdx(), xreg_index, step_index,
                        is_tail_processing(bci));
            }
        }
    }
}

template <cpu_isa_t isa>
inline void jit_uni_pool_kernel<isa>::max_step_bwd(int ur_w, int ur_bc,
        int pad_l, int pad_r, bool with_c_tail_proccessing) {

    int iw = jpp.iw;
    int kw = jpp.kw;
    int stride_w = jpp.stride_w;
    int c_block = jpp.c_block;
    const int c_off
            = (jpp.tag_kind == jit_memory_tag_kind_t::nspc) ? jpp.c : c_block;
    Label kd_label, kh_label;

    const auto is_tail_processing = [&](int bc) {
        //if (isa == sse41) {
        if (isa == asimd) {
            /*
            return with_c_tail_proccessing && bc == (ur_bc - 1)
                    && ((jpp.c_tail > (jpp.c_block / 2) && sse_high_half)
                            || (jpp.c_tail < (jpp.c_block / 2)
                                    && !sse_high_half)
                            || (jpp.c_tail == (jpp.c_block / 2) && sse_high_half
                                    && jpp.is_c_padded));
	  */
        } else
            return with_c_tail_proccessing && bc == (ur_bc - 1);
    };

    for_(int jj = 0; jj < ur_w; jj++)
    for (int bci = 0; bci < ur_bc; bci++) {
        const auto outr_i = reg_ind(0, bci, jj, ur_bc, ur_w);
        auto out_offset = jpp.dt_size * (jj * c_off + bci * c_block);
        load(reg_idx(outr_i), xreg_output, out_offset, is_tail_processing(bci));
        const size_t step_index = (jj * c_off + bci * c_block)
                * types::data_type_size(jpp.ind_dt);

        const auto indr_i = reg_ind(1, bci, jj, ur_bc, ur_w);
        auto indvr = vreg(indr_i);
        if (jpp.ind_dt == data_type::u8) {
            auto indxr = xreg(indr_i);
            //if (isa == sse41) {
            if (isa == asimd) {
                /*
                if (is_tail_processing(bci) && !jpp.is_c_padded) {
                    for (int i = 0; i < jpp.c_tail % (jpp.c_block / 2); i++)
                        pinsrb(indxr, ptr[reg_index + step_index + i], i);
                } else {
                    movd(indxr, ptr[reg_index + step_index]);
                }
                pmovzxbd(indvr, indxr);
	      */
                //} else if (isa == avx || isa == avx2) {
            } else if (isa == sve_128 || isa == sve_256) {
                if (is_tail_processing(bci) && !jpp.is_c_padded) {
                    /*
                    for (int i = 0; i < jpp.c_tail; i++)
                        vpinsrb(indxr, indxr, ptr[reg_index + step_index + i],
                                i);
		  */
                } else {
                    /* TO DO
                    vmovq(indxr, ptr[reg_index + step_index]);
		  */
                    add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                    ldr(DReg(IDX(indxr)), ptr(x_tmp_addr));
                }
                //if (!mayiuse(avx2)) {
                if (!mayiuse(sve_256)) {
                    /*
                    avx_pmovzxbd(indvr, indxr, xmm_tmp);
		  */
                } else {
                    /* TO DO
                    vpmovzxbd(indvr, indxr);
		  */
                        zip1(z_tmp0.b, ZRegB(IDX(indxr)), ZRegB(IDX(indxr)));
                        zip1(z_tmp0.h, z_tmp0.h, z_tmp0.h);
                        uxtb(ZRegS(IDX(indvr)), p_512 / T_m, z_tmp0.s);
                }
            } else {
                if (is_tail_processing(bci) && !jpp.is_c_padded) {

                    ZReg z_indvr(IDX(indvr));
                    pfalse(p_tmp1.b);
                    // 32-bit context -> 16-bit conext
                    uzp1(p_tmp0.b, PRegB(IDX(k_c_tail_mask)), p_tmp1.b);
                    // 16-bit context -> 8-bit conext
                    uzp1(p_tmp0.b, p_tmp0.b, p_tmp1.b);
                    add_imm(X_DEFAULT_ADDR, reg_index, step_index, X_TMP_0);
                    ld1b(z_indvr.b, p_tmp0 / T_z, ptr(X_DEFAULT_ADDR));
                    zip1(z_indvr.b, z_indvr.b, z_tmp0.b);
                    zip1(z_indvr.h, z_indvr.h, z_tmp0.h);
                    uxtb(ZRegS(IDX(indvr)), k_c_tail_mask / T_m, z_indvr.s);

                } else {
                    /* get mem address */
                    add_imm(x_tmp_addr, reg_index, step_index, x_tmp_0);
                        ldr(QReg(IDX(z_tmp0)), ptr(x_tmp_addr));
                        zip1(z_tmp0.b, z_tmp0.b, z_tmp0.b);
                        zip1(z_tmp0.h, z_tmp0.h, z_tmp0.h);
                    uxtb(ZRegS(IDX(indvr)), p_512 / T_m, z_tmp0.s);
                }
            }
        } else {
            load(indvr.getIdx(), xreg_index, step_index,
                    is_tail_processing(bci));
        }
    }
    ptrue(p_tmp0.d, VL2);
    mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
    ptrue(p_tmp0.d, VL1);
    mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, reg_k_shift);
        dup(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(xmm_tmp))[0]);

    if (jpp.simple_alg && jpp.ndims == 5) {
        str(reg_input, pre_ptr(X_TRANSLATOR_STACK, -8));
        str(reg_output, pre_ptr(X_TRANSLATOR_STACK, -8));
        //if (isa == sse41) {
        if (isa == asimd) {
            /*
            // Save rdi since it is used in maskmovdqu
            assert(dst_ptr == rdi);
            str(XReg(IDX(dst_ptr)),
                    pre_ptr(X_TRANSLATOR_STACK, -8));
	  */
        }
        mov(aux_reg_input_d, reg_input);

        //get mem address
        add_imm(x_tmp_addr, reg_param, GET_OFF(kd_padding), x_tmp_0);
        ldr(XReg(IDX(ki)), ptr(x_tmp_addr));

        //get mem address
        add_imm(x_tmp_addr, reg_param, GET_OFF(kd_padding_shift), x_tmp_0);
        ldr(reg_kd_pad_shift, ptr(x_tmp_addr));
        L(kd_label);

        mov(aux_reg_input, aux_reg_input_d);
    } else {

        mov(aux_reg_input, reg_input);
    }

    eor(XReg(IDX(kj)), XReg(IDX(kj)), XReg(IDX(kj)));

    L(kh_label);
    {
        for (int ki = 0; ki < kw; ki++) {
            int jj_start = nstl::max(0, utils::div_up(pad_l - ki, stride_w));
            int jj_end = ur_w
                    - utils::div_up(
                            nstl::max(0, ki + pad_r - (kw - 1)), stride_w);
            for_(int jj = jj_start; jj < jj_end; jj++)
            for (int bci = 0; bci < ur_bc; bci++) {
                const auto outvr = vreg(reg_ind(0, bci, jj, ur_bc, ur_w));
                const auto indvr = vreg(reg_ind(1, bci, jj, ur_bc, ur_w));
                const auto inpr_i = reg_ind(2, bci, jj, ur_bc, ur_w);
                const auto inpvr = vreg(inpr_i);
                const auto cvtvr = vreg(reg_ind(3, bci, jj, ur_bc, ur_w));
                int aux_inp_offset
                        = (ki + jj * stride_w - pad_l) * c_off + bci * c_block;
                if (aux_inp_offset >= iw * c_off) continue;
                int inp_offset = jpp.dt_size * aux_inp_offset;
                load(reg_idx(inpr_i), aux_xreg_input, inp_offset,
                        is_tail_processing(bci));
                //                if (isa == sse41) {
                if (isa == asimd) {
                    /*
                    mov(dst_ptr, aux_reg_input);
                    add(dst_ptr, inp_offset);

                    movups(cvtvr, indvr);
                    pcmpeqd(cvtvr, vmm_k_offset);
                    addps(inpvr, outvr);
                    if (is_tail_processing(bci)) {
                        Label end_cond_move[4];
                        for (int i = 0; i < jpp.c_tail % (jpp.c_block / 2);
                                i++) {
                            pextrd(tmp_gpr.cvt32(), cvtvr, i);
                            cmp(tmp_gpr, 0);
                            je(end_cond_move[i], T_NEAR);
                            pextrd(ptr[dst_ptr + i * jpp.dt_size], inpvr, i);
                            L(end_cond_move[i]);
                        }
                    } else
                        maskmovdqu(inpvr, cvtvr);
		  */
                    //} else if (isa == avx || isa == avx2) {
                } else if (isa == sve_128 || isa == sve_256) {
                    //if (mayiuse(avx2)) {
                    if (mayiuse(sve_256)) {
                        /* TO DO
                        vpcmpeqd(cvtvr, indvr, vmm_k_offset);
		      */
                        cmpeq(PRegS(IDX(cvtvr)), p_lsb / T_z, ZRegS(IDX(indvr)),
                                ZRegS(IDX(vmm_k_offset)));
                    } else {
                        /*
                        avx_pcmpeqd(cvtvr, indvr, vmm_k_offset, xmm_tmp);
		      */
                    }
                    /* TO DO
                    vaddps(inpvr, inpvr, outvr);
                    if (is_tail_processing(bci)) {
                        vandps(cvtvr, cvtvr, vmm_c_tail_mask);
                    }
                    vmaskmovps(
                            vmmword[aux_reg_input + inp_offset], cvtvr, inpvr);
			    // under construction
		    int vlen = cpu_isa_traits<isa>::vlen;
                    if (vlen == 64) {
                        fadd(ZRegS(IDX(inpvr)), ZRegS(IDX(inpvr)),
                                ZRegS(IDX(accvr)));
                    } else if (vlen == 32) {
                        fadd(ZRegS(IDX(inpvr)), ZRegS(IDX(inpvr)),
                                ZRegS(IDX(accvr)));
                        mov(ZRegS(IDX(inpvr)), P_MSB_256 / T_m, 0);
                    } else if (vlen == 16) {
                        fadd(VReg(IDX(inpvr)).s4,
                                VReg(IDX(inpvr)).s4,
                                VReg(IDX(accvr)).s4);
                    } else {
                        assert(!"unreachable");
                    }
		    
                    if (is_tail_processing(bci)) {
			if (vlen == 32) {
			  and_(ZRegD(IDX(cvtvr)), ZRegD(IDX(cvtvr)), ZRegD(IDX(vmm_c_tail_mask)));
			  mov(ZRegS(IDX(cvtvr)), P_MSB_256/T_m, 0);
			} else if (vlen == 16) {
			  and_(VReg16B(IDX(cvtvr)), VReg16B(IDX(cvtvr)), VReg16B(IDX(vmm_c_tail_mask)));
			} else {
			  assert(!"unreachable");
			}			
                    }
                    vmaskmovps(
                            vmmword[aux_reg_input + inp_offset], cvtvr, inpvr);
		    */
                } else {
                    /*
                    auto indzr = zreg(inpr_i);
                    auto indyr = yreg(inpr_i);
		  */
                    cmpeq(PRegS(IDX(k_store_mask)), p_lsb / T_z,
                            ZRegS(IDX(indvr)), ZRegS(IDX(vmm_k_offset)));

                    not_(p_tmp0.b, P_ALL_ONE.b, PRegB(IDX(k_store_mask)));
                        mov(ZRegD(IDX(vmm_tmp)), ZRegD(IDX(outvr)));
                    mov(ZRegS(IDX(vmm_tmp)), p_tmp0 / T_m, 0);
                    fadd(ZRegS(IDX(inpvr)), ZRegS(IDX(inpvr)),
                            ZRegS(IDX(vmm_tmp)));

                    if (jpp.is_bf16) {
                        /*
                        if (!isa_has_bf16(jpp.isa))
                            bf16_emu_->vcvtneps2bf16(indyr, indzr);
                        else
                            vcvtneps2bf16(indyr, inpvr);
		      */
                    }
                    store(inpvr.getIdx(), aux_xreg_input, inp_offset,
                            is_tail_processing(bci));
                }
            }

            //if (with_c_tail_proccessing && (isa == avx || isa == avx2)) {
            if (with_c_tail_proccessing && (isa == sve_128 || isa == sve_256)) {
                push_vmm_val(vmm_c_tail_mask.getIdx());
                put_one_in_vmm();
            }

            //if (isa == avx && !mayiuse(avx2)) {
            if (isa == sve_128 && !mayiuse(sve_256)) {
                /*
                avx_vpadd1(vmm_k_offset, vmm_one, xmm_tmp);
	      */
            } else {
                add(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(vmm_k_offset)),
                        ZRegS(IDX(vmm_one)));
            }

            //if (with_c_tail_proccessing && (isa == avx || isa == avx2))
            if (with_c_tail_proccessing && (isa == sve_128 || isa == sve_256))
                pop_vmm_val(vmm_c_tail_mask.getIdx());
        }
        add_imm(aux_reg_input, aux_reg_input, (jpp.dt_size * iw * c_off),
                x_tmp_0);

        adds(XReg(IDX(kj)), XReg(IDX(kj)), 1);

        cmp(XReg(IDX(kj)), reg_kh);

        b(LT, kh_label);
    }
    if (jpp.simple_alg && jpp.ndims == 5) {
        add_imm(aux_reg_input_d, aux_reg_input_d,
                (jpp.dt_size * jpp.ih * iw * c_off), x_tmp_0);

        mov(tmp_gpr, reg_kd_pad_shift);

        ptrue(p_tmp0.d, VL2);
        mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
        ptrue(p_tmp0.d, VL1);
        mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, tmp_gpr);

            dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);
        //if (isa == avx && !mayiuse(avx2)) {
        if (isa == sve_128 && !mayiuse(sve_256)) {
            /*
            Xmm t(vmm_mask.getIdx());
            avx_vpadd1(vmm_k_offset, vmm_tmp, t);
	  */
        } else {
            add(ZRegS(IDX(vmm_k_offset)), ZRegS(IDX(vmm_k_offset)),
                    ZRegS(IDX(vmm_tmp)));
        }

        subs(XReg(IDX(ki)), XReg(IDX(ki)), 1);

        mov_imm(x_tmp_0, 0);
        cmp(XReg(IDX(ki)), x_tmp_0);

        b(GT, kd_label);
        //if (isa == sse41) {
        if (isa == asimd) {
            /*
            // Save rdi since it is used in maskmovdqu
            assert(dst_ptr == rdi);
            pop(dst_ptr);
	  */
        }
        ldr(reg_output, post_ptr(X_TRANSLATOR_STACK, 8));

        ldr(reg_input, post_ptr(X_TRANSLATOR_STACK, 8));
    }
}

template <cpu_isa_t isa>
void jit_uni_pool_kernel<isa>::zero_diff_src(
        int ur_bc, bool with_c_tail_proccessing) {
    const int c_off = (jpp.tag_kind == jit_memory_tag_kind_t::nspc)
            ? jpp.c
            : jpp.c_block;

    Label l_skip, l_ih_loop, l_id_loop;

    auto is_tail_processing = [&](int bc) {
        return with_c_tail_proccessing && bc == (ur_bc - 1);
    };

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(zero_id), x_tmp_0);
    ldr(reg_zero_id, ptr(x_tmp_addr));

    mov_imm(x_tmp_0, 0);
    cmp(reg_zero_id, x_tmp_0);

    b(EQ, l_skip);

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(zero_ih), x_tmp_0);
    ldr(reg_zero_ih, ptr(x_tmp_addr));

    mov_imm(x_tmp_0, 0);
    cmp(reg_zero_ih, x_tmp_0);

    b(EQ, l_skip);

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(zero_ptr), x_tmp_0);
    ldr(reg_zero_ptr, ptr(x_tmp_addr));

        using Vmm = typename Xbyak_aarch64::ZReg;
    Vmm vzero = vmm_tmp;
    //VReg vzero = vmm_tmp

        eor(ZRegD(IDX(vzero)), ZRegD(IDX(vzero)), ZRegD(IDX(vzero)));

    const int width_size = jpp.iw * c_off * jpp.dt_size;

    auto aux_reg_zero_ptr = tmp_gpr;

    L(l_id_loop);
    {
        mov(aux_reg_zero_ptr, reg_zero_ptr);

        mov(aux_reg_zero_ih, reg_zero_ih);
        L(l_ih_loop);
        {
            /*
            const auto vlen = cpu_isa_traits<isa>::vlen;
	  */
            const int step = c_off * jpp.dt_size;

            // TODO: maybe a big code generated here
            for_(int i = 0; i < width_size; i += step)
            for (int bci = 0; bci < ur_bc; bci++) {
                const int offs = i + bci * jpp.c_block * jpp.dt_size;
                //if (isa == sse41) {
                if (isa == asimd) {
                    /*
                    bool is_needed_c_tail_processing = false;
                    if (is_tail_processing(bci)
                            && jpp.c_tail < (jpp.c_block / 2))
                        is_needed_c_tail_processing = true;
                    store(vzero.getIdx(), xreg_zero_ptr, offs,
                            is_needed_c_tail_processing);
                    if (!is_tail_processing(bci)
                            || (is_tail_processing(bci)
                                    && (jpp.is_c_padded
                                            || jpp.c_tail
                                                    > (jpp.c_block / 2)))) {
                        store(vzero.getIdx(), xreg_zero_ptr, offs + vlen,
                                is_tail_processing(bci));
                    }
		  */
                } else {
                    store(vzero.getIdx(), xreg_zero_ptr, offs,
                            is_tail_processing(bci));
                }
            }
            add_imm(reg_zero_ptr, reg_zero_ptr, width_size, x_tmp_0);

            subs(aux_reg_zero_ih, aux_reg_zero_ih, 1);

            b(NE, l_ih_loop);
        }
        mov(reg_zero_ptr, aux_reg_zero_ptr);

        add_imm(reg_zero_ptr, reg_zero_ptr, (width_size * jpp.ih), x_tmp_0);

        subs(reg_zero_id, reg_zero_id, 1);

        b(NE, l_id_loop);
    }

    L(l_skip);
}

template <cpu_isa_t isa>
void jit_uni_pool_kernel<isa>::generate() {

    this->preamble();

    Label idx_table;

    int ow = jpp.ow;
    int iw = jpp.iw;
    int kw = jpp.kw;
    int kh = jpp.kh;
    int c_block = jpp.c_block;
    int stride_w = jpp.stride_w;
    int l_pad = jpp.l_pad;
    const int c_off
            = (jpp.tag_kind == jit_memory_tag_kind_t::nspc) ? jpp.c : c_block;

    int vlen = cpu_isa_traits<isa>::vlen;

#if defined(_WIN32)
    // Always mimic the Unix ABI (see the note about maskmovdqu in the header
    // file).
    xor_(rdi, rcx);
    xor_(rcx, rdi);
    xor_(rdi, rcx);
#endif
    ptrue(p_512.b);
    ptrue(p_256.b, VL32);
    ptrue(p_128.b, VL16);

    if (!isa_has_bf16(jpp.isa) && jpp.is_bf16) bf16_emu_->init_vcvtneps2bf16();

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(src), x_tmp_0);
    ldr(reg_input, ptr(x_tmp_addr));

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(dst), x_tmp_0);
    ldr(reg_output, ptr(x_tmp_addr));
    if (jpp.alg == pooling_max && (jpp.is_training || jpp.is_backward)) {

        //get mem address
        add_imm(x_tmp_addr, reg_param, GET_OFF(indices), x_tmp_0);
        ldr(reg_index, ptr(x_tmp_addr));
    }
    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(kh_padding), x_tmp_0);
    ldr(reg_kh, ptr(x_tmp_addr));

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(kh_padding_shift), x_tmp_0);
    ldr(reg_k_shift, ptr(x_tmp_addr));

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(ker_area_h), x_tmp_0);
    ldr(reg_ker_area_h, ptr(x_tmp_addr));

    //get mem address
    add_imm(x_tmp_addr, reg_param, GET_OFF(ur_bc), x_tmp_0);
    ldr(reg_nbc, ptr(x_tmp_addr));

    if (jpp.is_bf16) {
        /*
        mov(tmp_gpr.cvt32(), 0xAAAAAAAA);
        kmovd(k_mask_cvt, tmp_gpr.cvt32());

        mov(tmp_gpr, idx_table);
        vmovups(vmm_idx(), ptr[tmp_gpr]);
      */
    }

    int r_pad
            = nstl::max(0, calculate_end_padding(l_pad, ow, iw, stride_w, kw));

    auto process_oi = [&](int ur_w, int ur_bc, int lpad, int rpad,
                              bool with_c_tail_proccessing,
                              bool inc_reg = true) {
        step(ur_w, ur_bc, lpad, rpad, with_c_tail_proccessing);

        //if (isa == sse41) {
        if (isa == asimd) {
            if (with_c_tail_proccessing && jpp.c_tail <= (jpp.c_block / 2)) {
                /*
                // In nspc format in case of c tail processing if c tail is
                // equal or lower than 4 we don't have to process
                // last high half block, because it doesn't exist
                if (!jpp.is_c_padded) ur_bc -= 1;
	      */
                /*
                 * In case of c_tail_processing if c_tail is equal or lower than 4
                 * applying postops never make sense. In case of blocked format it
                 * can cause overwriting zero padding or segfault because the element
                 * corresponding to the piece with padded zeros doesn't exist in binary
                 * postops arg1 tensor (nchw format) in per_oc bcast strategy.
                 */
                /*
                disable_postops_when_sse_high_half_processed_
                        = jpp.tag_kind == jit_memory_tag_kind_t::blocked;
	      */
            }
            /*
            sse_high_half = true;
            step_high_half(ur_w, ur_bc, lpad, rpad, with_c_tail_proccessing);
            sse_high_half = false;
            disable_postops_when_sse_high_half_processed_ = false;
	    */
        }

        if (!inc_reg) return;

        auto dt_size = jpp.dt_size;
        //auto shift = (isa == sse41) ? vlen : 0;
        auto shift = (isa == asimd) ? vlen : 0;
        add_imm(reg_input, reg_input,
                (dt_size * (ur_w * stride_w - lpad) * c_off - shift), x_tmp_0);

        add_imm(reg_output, reg_output, (dt_size * ur_w * c_off - shift),
                x_tmp_0);
        if (jpp.alg == pooling_max && (jpp.is_training || jpp.is_backward)) {
            //auto ishift = (isa == sse41) ? jpp.c_block / 2 : 0;
            auto ishift = (isa == asimd) ? jpp.c_block / 2 : 0;
            auto ind_dt_size = types::data_type_size(jpp.ind_dt);
            add_imm(reg_index, reg_index,
                    ((ur_w * c_off - ishift) * ind_dt_size), x_tmp_0);
        }
    };

    auto perform_ker = [&](int ur_bc, bool with_c_tail_processing) {
        prev_kw = 0; // re-initialize this value for avg steps

        if (jpp.is_backward && jpp.simple_alg)
            zero_diff_src(ur_bc, with_c_tail_processing);

        if (jpp.alg == pooling_avg_exclude_padding
                //&& (!with_c_tail_processing || (isa != avx && isa != avx2))) {
                && (!with_c_tail_processing
                        || (isa != sve_128 && isa != sve_256))) {
            // vmm_ker_area_h and vmm_c_tail_mask are stored in one register
            // so when vmm_c_tail_mask is used we need to load vmm_ker_area_h
            // exactly where this information is needed with the
            // vmm_c_tail_mask information being saved first
            uni_broadcast_reg_val(
                    reg_ker_area_h.getIdx(), vmm_ker_area_h.getIdx());
        }

        if (jpp.alg == pooling_avg_include_padding) {
            mov_imm(tmp_gpr, float2int((float)(kw * kh * jpp.kd)));

            ptrue(p_tmp0.d, VL2);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, 0);
            ptrue(p_tmp0.d, VL1);
            mov(ZRegD(IDX(xmm_tmp)), p_tmp0 / T_m, tmp_gpr);

                dup(ZRegS(IDX(vmm_tmp)), ZRegS(IDX(xmm_tmp))[0]);
        }

        if (jpp.alg == pooling_max && (jpp.is_training || jpp.is_backward)) {
            //if (!with_c_tail_processing || (isa != avx && isa != avx2)) {
            if (!with_c_tail_processing || (isa != sve_128 && isa != sve_256)) {
                // The same situation as above(vmm_ker_area_h).
                put_one_in_vmm();
            }

            //if (isa == avx || isa == avx2) { mov(reg_shuf_mask, 0x0c080400); }
            if (isa == sve_128
                    || isa == sve_256) { /*mov(reg_shuf_mask, 0x0c080400);*/
            }
        }

        auto ur_w = nstl::min(jpp.ow, jpp.ur / jpp.ur_bc);
        auto ur_w_tail = jpp.ow % ur_w;

        int n_oi = ow / ur_w;

        int r_pad1
                = calculate_end_padding(l_pad, ur_w * n_oi, iw, stride_w, kw);
        if (r_pad1 > 0) n_oi--;

        if (l_pad > 0) {
            n_oi--;
            if (n_oi < 0 && r_pad1 > 0)
                process_oi(ur_w, ur_bc, l_pad, r_pad1, with_c_tail_processing);
            else
                process_oi(ur_w, ur_bc, l_pad, 0, with_c_tail_processing);
        }

        //xor_(oi_iter, oi_iter);
        eor(XReg(IDX(oi_iter)), XReg(IDX(oi_iter)), XReg(IDX(oi_iter)));
        if (n_oi > 0) {
            Label ow_loop;
            L(ow_loop);
            {
                process_oi(ur_w, ur_bc, 0, 0, with_c_tail_processing);

                adds(XReg(IDX(oi_iter)), XReg(IDX(oi_iter)), 1);

                mov_imm(x_tmp_0, n_oi);
                cmp(XReg(IDX(oi_iter)), x_tmp_0);

                b(LT, ow_loop);
            }
        }

        if (r_pad1 > 0 && n_oi >= 0)
            process_oi(ur_w, ur_bc, 0, r_pad1, with_c_tail_processing);

        if (ur_w_tail != 0)
            process_oi(
                    ur_w_tail, ur_bc, 0, r_pad, with_c_tail_processing, false);
    };
    Label ur_bc_tail_label, c_tail_processing_label, finish_label;

    if (jpp.ur_bc_tail > 0) {
        mov_imm(x_tmp_0, jpp.ur_bc);
        cmp(reg_nbc, x_tmp_0);

        b(NE, ur_bc_tail_label);
    } else if (jpp.c_tail != 0) {
        // ur_bc contains number of channel blocks to processing
        // b_c contains number of channel blocks already processed
        // If reg_nbc + tmp_gpr == jpp.nb_c then this is
        // information that probably channel tail processing will be needed.
        /* get mem address */
        add_imm(x_tmp_addr, reg_param, GET_OFF(b_c), x_tmp_0);
        ldr(tmp_gpr, ptr(x_tmp_addr));

        add(tmp_gpr, tmp_gpr, reg_nbc);

        mov_imm(x_tmp_0, jpp.nb_c);
        cmp(tmp_gpr, x_tmp_0);

        b(Xbyak_aarch64::EQ, c_tail_processing_label);
    }

    perform_ker(jpp.ur_bc, false);

    if (jpp.ur_bc_tail > 0) {
        //jmp(finish_label, T_NEAR);
        bl(finish_label);

        // If ur_bc_tail exists then we know that this is
        // last set of blocks to process and we need
        // care of c tail processing if number of channels
        // is not divided by number of channels in block
        L(ur_bc_tail_label);

        if (jpp.c_tail != 0) prepare_tail_mask();
        perform_ker(jpp.ur_bc_tail, jpp.c_tail != 0);

        L(finish_label);

    } else if (jpp.c_tail != 0) {
        //jmp(finish_label, T_NEAR);
        bl(finish_label);

        L(c_tail_processing_label);

        prepare_tail_mask();
        perform_ker(jpp.ur_bc, true);

        L(finish_label);
    }

    this->postamble();
    /*
    if (jpp.with_eltwise && postops_injector_){
        postops_injector_->prepare_table();
    }
    */

    if (jpp.is_bf16) {
        /*
        align(64);
      */
        L(idx_table);
        /*
        const uint16_t _idx[] = {0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
                8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15};
        for (size_t i = 0; i < sizeof(_idx) / sizeof(_idx[0]); ++i)
            CodeArray::dw(_idx[i]);
        binCommit();
      */
    }
}

//template struct jit_uni_pool_kernel<sse41>;
#if 0 // kawakami
template struct jit_uni_pool_kernel<asimd>;
template struct jit_uni_pool_kernel<sve_128>;
template struct jit_uni_pool_kernel<sve_256>;
template struct jit_uni_pool_kernel<sve_512>;
#endif //#if 0 // kawakami
/*
template struct jit_uni_pool_kernel<avx>;
template struct jit_uni_pool_kernel<avx2>;
template struct jit_uni_pool_kernel<avx512_common>;
template struct jit_uni_pool_kernel<avx512_core>;
  */

} // namespace aarch64
} // namespace cpu
} // namespace impl
} // namespace dnnl

// vim: et ts=4 sw=4 cindent cino+=l0,\:4,N-s
