Source Block: miaow/src/verilog/rtl/lsu/lsu.v@328:338@HdlIdDef
				    .out_gm_or_lds(mem_gm_or_lds),
				    .clk(clk),
				    .rst(rst)
				    );
   //flops_mem_wb
   wire [2047:0] wb_rd_data;
   wire [6:0] 	 wb_wftag_resp;
   //wire 	 wb_ack;

   PS_flops_mem_wb_lsu flops_mem_wb(
                                    .in_rd_data(mem_rd_data),

Diff Content:
- 333    wire [2047:0] wb_rd_data;

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu.v@329:339
				    .clk(clk),
				    .rst(rst)
				    );
   //flops_mem_wb
   wire [2047:0] wb_rd_data;
   wire [6:0] 	 wb_wftag_resp;
   //wire 	 wb_ack;

   PS_flops_mem_wb_lsu flops_mem_wb(
                                    .in_rd_data(mem_rd_data),
                                    .in_ack(mem_ack),

