// Generated by stratus_hls 19.25-s100  (93142.260418)
// Tue Sep  6 17:30:11 2022
// from fir.cc
#ifndef CYNTH_PART_fir_fir_rtl_h
#define CYNTH_PART_fir_fir_rtl_h

#include "systemc.h"
/* Include declarations of instantiated parts. */


/* Declaration of the synthesized module. */
struct fir : public sc_module {
  sc_in<bool > clk;
  sc_in<bool > rst;
  sc_in<sc_uint<8> > coeffs_table_0;
  sc_in<sc_uint<8> > coeffs_table_1;
  sc_in<sc_uint<8> > coeffs_table_2;
  sc_in<sc_uint<8> > coeffs_table_3;
  sc_in<sc_uint<8> > coeffs_table_4;
  sc_in<sc_uint<8> > coeffs_table_5;
  sc_in<sc_uint<8> > coeffs_table_6;
  sc_in<sc_uint<8> > coeffs_table_7;
  sc_out<bool > din_busy;
  sc_in<bool > din_vld;
  sc_in<sc_uint<8> > din_data;
  sc_in<bool > dout_busy;
  sc_out<bool > dout_vld;
  sc_out<sc_uint<11> > dout_data;
  fir( sc_module_name name );
  SC_HAS_PROCESS(fir);
  sc_signal<bool > dout_m_req_m_prev_trig_req;
  sc_signal<sc_uint<1> > fir_Xor_1Ux1U_1U_1_4_out1;
  sc_signal<bool > dout_m_unacked_req;
  sc_signal<sc_uint<1> > fir_Or_1Ux1U_1U_4_5_out1;
  sc_signal<sc_uint<1> > fir_And_1Ux1U_1U_4_27_out1;
  sc_signal<sc_uint<1> > fir_And_1Ux1U_1U_4_25_out1;
  sc_signal<sc_uint<1> > fir_Not_1U_1U_4_24_out1;
  sc_signal<sc_uint<1> > fir_And_1Ux1U_1U_4_26_out1;
  sc_signal<sc_uint<1> > fir_N_Muxb_1_2_8_4_1_out1;
  sc_signal<bool > din_m_unvalidated_req;
  sc_signal<sc_uint<1> > fir_gen_busy_r_1_2_gnew_req;
  sc_signal<sc_uint<1> > fir_gen_busy_r_1_2_gen_busy_din_m_data_is_invalid_next;
  sc_signal<sc_uint<1> > fir_gen_busy_r_1_2_gdiv;
  sc_signal<sc_uint<1> > fir_gen_busy_r_1_2_gnew_busy;
  sc_signal<bool > din_m_data_is_valid;
  sc_signal<sc_uint<1> > t_18;
  sc_signal<sc_uint<1> > t_15;
  sc_signal<sc_uint<1> > rdy_0;
  sc_signal<sc_uint<1> > vld_0;
  sc_signal<sc_uint<1> > rdy_1;
  sc_signal<sc_uint<1> > t_11;
  sc_signal<sc_uint<3> > fir_gen_busy_r_1_2_out1;
  sc_signal<sc_uint<1> > vld_1;
  sc_signal<sc_uint<1> > rdy_2;
  sc_signal<sc_uint<1> > global_state;
  sc_signal<sc_uint<1> > t_13;
  sc_signal<sc_uint<1> > cycle2_state;
  sc_signal<sc_uint<1> > fir_And_1Ux1U_1U_1_6_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_22_out1;
  sc_signal<bool > din_m_stall_reg_full;
  sc_signal<sc_uint<8> > din_m_stall_reg;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_19_out1;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_18_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_17_out1;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_16_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_15_out1;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_14_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_13_out1;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_12_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_11_out1;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_10_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_9_out1;
  sc_signal<sc_uint<11> > fir_Mul_8Ux8U_11U_4_8_out1;
  sc_signal<sc_uint<8> > s_reg_9;
  sc_signal<sc_uint<8> > s_reg_8;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_20_out1;
  sc_signal<sc_uint<11> > s_reg_14;
  sc_signal<sc_uint<1> > en_0;
  sc_signal<sc_uint<8> > s_reg_13;
  sc_signal<sc_uint<8> > s_reg_12;
  sc_signal<sc_uint<8> > s_reg_11;
  sc_signal<sc_uint<8> > s_reg_10;
  sc_signal<sc_uint<8> > shift_reg_7_mi12;
  sc_signal<sc_uint<1> > cycle1_state;
  sc_signal<sc_uint<8> > fir_N_Mux_8_2_10_4_21_out1;
  sc_signal<sc_uint<1> > fir_Not_1U_1U_1_7_out1;
  sc_signal<bool > dout_m_req_m_trig_req;
  sc_signal<bool > din_m_stalling;
  sc_signal<sc_uint<1> > t_2;
  sc_signal<sc_uint<1> > t_3;
  sc_signal<sc_uint<1> > t_1;
  sc_signal<sc_uint<1> > t_0;
  sc_signal<bool > din_m_busy_req_0;
  sc_signal<sc_uint<11> > fir_Add_11Ux11U_11U_4_23_out1;
  sc_signal<sc_uint<7> > dout_data_slice;
  sc_signal<sc_uint<1> > en_1;
  void drive_dout_data_slice();
  void drive_din_m_busy_req_0();
  void drive_din_m_stalling();
  void drive_dout_m_req_m_trig_req();
  void drive_shift_reg_7_mi12();
  void drive_s_reg_10();
  void drive_s_reg_11();
  void drive_s_reg_12();
  void drive_s_reg_13();
  void drive_s_reg_14();
  void drive_s_reg_8();
  void drive_s_reg_9();
  void fir_Mul_8Ux8U_11U_4_8();
  void fir_Mul_8Ux8U_11U_4_9();
  void fir_Add_11Ux11U_11U_4_10();
  void fir_Mul_8Ux8U_11U_4_11();
  void fir_Add_11Ux11U_11U_4_12();
  void fir_Mul_8Ux8U_11U_4_13();
  void fir_Add_11Ux11U_11U_4_14();
  void fir_Mul_8Ux8U_11U_4_15();
  void fir_Add_11Ux11U_11U_4_16();
  void fir_Mul_8Ux8U_11U_4_17();
  void fir_Add_11Ux11U_11U_4_18();
  void fir_Mul_8Ux8U_11U_4_19();
  void fir_Add_11Ux11U_11U_4_20();
  void fir_N_Mux_8_2_10_4_21();
  void fir_Mul_8Ux8U_11U_4_22();
  void fir_Add_11Ux11U_11U_4_23();
  void drive_rdy_2();
  void drive_vld_1();
  void drive_rdy_1();
  void drive_vld_0();
  void drive_rdy_0();
  void drive_en_0();
  void drive_en_1();
  void drive_cycle1_state();
  void drive_cycle2_state();
  void drive_global_state();
  void drive_t_0();
  void drive_t_1();
  void drive_t_2();
  void drive_t_3();
  void drive_t_11();
  void drive_t_13();
  void drive_t_15();
  void drive_t_18();
  void drive_din_busy();
  void drive_din_m_data_is_valid();
  void fir_gen_busy_r_1_2_p9();
  void fir_gen_busy_r_1_2_p8();
  void fir_gen_busy_r_1_2_p7();
  void fir_gen_busy_r_1_2_p6();
  void fir_gen_busy_r_1_2_p5();
  void drive_din_m_unvalidated_req();
  void fir_N_Muxb_1_2_8_4_1();
  void drive_din_m_stall_reg();
  void fir_Not_1U_1U_4_24();
  void fir_And_1Ux1U_1U_4_25();
  void fir_And_1Ux1U_1U_4_26();
  void drive_din_m_stall_reg_full();
  void fir_And_1Ux1U_1U_4_27();
  void drive_dout_vld();
  void fir_Or_1Ux1U_1U_4_5();
  void drive_dout_m_unacked_req();
  void fir_And_1Ux1U_1U_1_6();
  void fir_Xor_1Ux1U_1U_1_4();
  void drive_dout_m_req_m_prev_trig_req();
  void fir_Not_1U_1U_1_7();
  void drive_dout_data();
};

#endif
