#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 29 14:17:55 2020
# Process ID: 12548
# Log file: E:/VivadoFiles/Verilog-CNN/project_1/vivado.log
# Journal file: E:/VivadoFiles/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoFiles/Verilog-CNN/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'E:/trashCan/Projects/Final/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 758.414 ; gain = 167.762
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tanh_activation_function_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj tanh_activation_function_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tanh_activation_function_tb_behav xil_defaultlib.tanh_activation_function_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" Line 2. Module tanh_activation_function(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,numberOfInputs=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" Line 2. Module tanh_activation_function(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,numberOfInputs=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" Line 3. Module tanh(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23,DATA_WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/fp_mul.v" Line 3. Module fpMul(EXPONENT_WIDTH=8,MANTISSA_WIDTH=23) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpMul(EXPONENT_WIDTH=8,MANTISSA_...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=8,MANTIS...
Compiling module xil_defaultlib.tanh(EXPONENT_WIDTH=8,MANTISSA_W...
Compiling module xil_defaultlib.tanh_activation_function(EXPONEN...
Compiling module xil_defaultlib.tanh_activation_function_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tanh_activation_function_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/tanh_activation_function_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 474767868 -regid "" -xml E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/tanh_activation_function_t..."
    (file "E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xsim.dir/tanh_activation_function_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 29 16:37:51 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 774.598 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoFiles/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tanh_activation_function_tb_behav -key {Behavioral:sim_1:Functional:tanh_activation_function_tb} -tclbatch {tanh_activation_function_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source tanh_activation_function_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tanh_activation_function_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 787.254 ; gain = 12.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 798.953 ; gain = 0.000
set_property top LeNet [current_fileset]
