<profile>

<section name = "Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_77_7'" level="0">
<item name = "Date">Thu Dec 26 18:43:24 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">HardwareAcceleratedECC-PointMultiplication</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.833 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_77_7">6, 6, 2, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3715, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 407, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_30_fu_106_p2">+, 0, 0, 11, 3, 1</column>
<column name="sub_ln708_1_fu_148_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_2_fu_154_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_3_fu_184_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_4_fu_216_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_5_fu_222_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_6_fu_228_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_7_fu_258_p2">-, 0, 0, 15, 8, 8</column>
<column name="sub_ln708_fu_142_p2">-, 0, 0, 15, 8, 8</column>
<column name="p_Result_30_fu_312_p2">and, 0, 0, 192, 192, 192</column>
<column name="p_Result_s_fu_293_p2">and, 0, 0, 192, 192, 192</column>
<column name="icmp_ln708_1_fu_200_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln708_fu_126_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln77_fu_100_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="lshr_ln708_1_fu_287_p2">lshr, 0, 0, 686, 2, 192</column>
<column name="lshr_ln708_2_fu_268_p2">lshr, 0, 0, 686, 192, 192</column>
<column name="lshr_ln708_3_fu_306_p2">lshr, 0, 0, 686, 2, 192</column>
<column name="lshr_ln708_fu_194_p2">lshr, 0, 0, 686, 192, 192</column>
<column name="or_ln708_fu_120_p2">or, 0, 0, 8, 8, 5</column>
<column name="select_ln708_1_fu_168_p3">select, 0, 0, 192, 1, 192</column>
<column name="select_ln708_2_fu_176_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln708_3_fu_234_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln708_4_fu_242_p3">select, 0, 0, 192, 1, 192</column>
<column name="select_ln708_5_fu_250_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln708_fu_160_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_29">9, 2, 3, 6</column>
<column name="i_fu_50">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_29_reg_329">3, 0, 3, 0</column>
<column name="i_fu_50">3, 0, 3, 0</column>
<column name="lshr_ln708_2_reg_352">192, 0, 192, 0</column>
<column name="lshr_ln708_reg_342">192, 0, 192, 0</column>
<column name="sub_ln708_3_reg_337">7, 0, 8, 1</column>
<column name="sub_ln708_7_reg_347">7, 0, 8, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Radix2wECC_Pipeline_VITIS_LOOP_77_7, return value</column>
<column name="p_Result_54">in, 192, ap_none, p_Result_54, scalar</column>
<column name="buff2_address0">out, 3, ap_memory, buff2, array</column>
<column name="buff2_ce0">out, 1, ap_memory, buff2, array</column>
<column name="buff2_we0">out, 1, ap_memory, buff2, array</column>
<column name="buff2_d0">out, 32, ap_memory, buff2, array</column>
<column name="p_Result_55">in, 192, ap_none, p_Result_55, scalar</column>
<column name="buff3_address0">out, 3, ap_memory, buff3, array</column>
<column name="buff3_ce0">out, 1, ap_memory, buff3, array</column>
<column name="buff3_we0">out, 1, ap_memory, buff3, array</column>
<column name="buff3_d0">out, 32, ap_memory, buff3, array</column>
</table>
</item>
</section>
</profile>
