Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 10:03:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.044       -0.057                      4                 1139        0.116        0.000                      0                 1139        4.500        0.000                       0                   454  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.044       -0.057                      4                 1135        0.116        0.000                      0                 1135        4.500        0.000                       0                   454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.600        0.000                      0                    4        0.983        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.044ns,  Total Violation       -0.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.483ns (26.301%)  route 6.958ns (73.699%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.735     9.337    L_reg/M_sm_ra1[0]
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124     9.461 r  L_reg/ram_reg_i_100/O
                         net (fo=1, routed)           0.943    10.405    L_reg/ram_reg_i_100_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.529 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.781    11.309    L_reg/ram_reg_i_28_1[2]
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    11.433    alum/ram_reg_i_110_3[2]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.831 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.831    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.165 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.571    12.736    alum/data1[9]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.303    13.039 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.151    13.190    sm/D_registers_q_reg[7][9]
    SLICE_X43Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.314 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.340    13.655    sm/D_states_q_reg[0]_3
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.779 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.799    14.578    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.615ns (27.812%)  route 6.788ns (72.188%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.760     9.362    L_reg/M_sm_ra1[0]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     9.486 r  L_reg/ram_reg_i_109/O
                         net (fo=1, routed)           0.787    10.274    L_reg/ram_reg_i_109_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.398 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          0.802    11.200    L_reg/ram_reg_i_28_1[0]
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.324 r  L_reg/out_sig0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.324    alum/ram_reg_i_110_1[0]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.856 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.856    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.970 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.970    alum/out_sig0_carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.192 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.560    12.752    sm/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I1_O)        0.299    13.051 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.395    13.446    sm/ram_reg_i_66_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.570 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.179    13.749    display/ram_reg_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.873 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.666    14.540    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 1.572ns (15.722%)  route 8.427ns (84.278%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.765     9.367    L_reg/M_sm_ra1[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.491 f  L_reg/ram_reg_i_73/O
                         net (fo=1, routed)           1.085    10.576    L_reg/ram_reg_i_73_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.700 f  L_reg/ram_reg_i_20/O
                         net (fo=11, routed)          1.021    11.721    L_reg/ram_reg_i_20_1[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.845 f  L_reg/D_states_q[3]_i_26/O
                         net (fo=4, routed)           0.925    12.770    sm/D_states_q[3]_i_4_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.894 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.983    13.878    sm/D_states_q[1]_i_8_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124    14.002 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           1.010    15.012    sm/D_states_q[1]_i_2_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.136 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.136    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.029    15.131    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -15.136    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 2.615ns (27.819%)  route 6.785ns (72.181%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.760     9.362    L_reg/M_sm_ra1[0]
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.124     9.486 r  L_reg/ram_reg_i_109/O
                         net (fo=1, routed)           0.787    10.274    L_reg/ram_reg_i_109_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.398 r  L_reg/ram_reg_i_35/O
                         net (fo=11, routed)          0.802    11.200    L_reg/ram_reg_i_28_1[0]
    SLICE_X44Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.324 r  L_reg/out_sig0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.324    alum/ram_reg_i_110_1[0]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.856 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.856    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.970 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.970    alum/out_sig0_carry__1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.192 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.560    12.752    sm/O[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I1_O)        0.299    13.051 r  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.395    13.446    sm/ram_reg_i_66_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.570 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.316    13.886    sm/D_states_q_reg[0]_12
    SLICE_X47Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.010 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.527    14.537    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 2.465ns (26.287%)  route 6.912ns (73.713%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.735     9.337    L_reg/M_sm_ra1[0]
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124     9.461 r  L_reg/ram_reg_i_100/O
                         net (fo=1, routed)           0.943    10.405    L_reg/ram_reg_i_100_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.529 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.781    11.309    L_reg/ram_reg_i_28_1[2]
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    11.433    alum/ram_reg_i_110_3[2]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.831 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.831    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.144 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.681    12.825    alum/data1[11]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.306    13.131 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.287    13.418    sm/D_registers_q_reg[7][11]
    SLICE_X45Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.542 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.308    13.850    sm/D_registers_q_reg[1][11]
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.974 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.540    14.514    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 2.465ns (26.294%)  route 6.910ns (73.706%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.735     9.337    L_reg/M_sm_ra1[0]
    SLICE_X43Y59         LUT3 (Prop_lut3_I1_O)        0.124     9.461 r  L_reg/ram_reg_i_100/O
                         net (fo=1, routed)           0.943    10.405    L_reg/ram_reg_i_100_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.529 r  L_reg/ram_reg_i_30/O
                         net (fo=11, routed)          0.781    11.309    L_reg/ram_reg_i_28_1[2]
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    11.433    alum/ram_reg_i_110_3[2]
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.831 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.831    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.144 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.681    12.825    alum/data1[11]
    SLICE_X47Y67         LUT4 (Prop_lut4_I0_O)        0.306    13.131 r  alum/ram_reg_i_75/O
                         net (fo=1, routed)           0.287    13.418    sm/D_registers_q_reg[7][11]
    SLICE_X45Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.542 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.319    13.861    display/ram_reg_3
    SLICE_X46Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.985 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.527    14.512    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.295ns  (logic 2.501ns (26.907%)  route 6.794ns (73.093%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.497     9.099    L_reg/M_sm_ra1[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.223 r  L_reg/ram_reg_i_128/O
                         net (fo=1, routed)           0.817    10.040    L_reg/ram_reg_i_128_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.844    11.008    sm/D_registers_q_reg[7][0]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.132 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.132    alum/S[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.664 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.664    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.886 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.701    12.588    alum/data0[4]
    SLICE_X44Y67         LUT4 (Prop_lut4_I1_O)        0.299    12.887 r  alum/ram_reg_i_110/O
                         net (fo=1, routed)           0.298    13.184    sm/ram_reg_6
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.308 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.330    13.639    display/ram_reg_15
    SLICE_X46Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.763 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.669    14.432    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.501ns (26.926%)  route 6.788ns (73.074%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.497     9.099    L_reg/M_sm_ra1[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.223 r  L_reg/ram_reg_i_128/O
                         net (fo=1, routed)           0.817    10.040    L_reg/ram_reg_i_128_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  L_reg/ram_reg_i_43/O
                         net (fo=22, routed)          0.844    11.008    sm/D_registers_q_reg[7][0]_1
    SLICE_X44Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.132 r  sm/out_sig0_carry_i_12/O
                         net (fo=2, routed)           0.000    11.132    alum/S[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.664 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.664    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.886 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.701    12.588    alum/data0[4]
    SLICE_X44Y67         LUT4 (Prop_lut4_I1_O)        0.299    12.887 r  alum/ram_reg_i_110/O
                         net (fo=1, routed)           0.298    13.184    sm/ram_reg_6
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.308 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.465    13.773    sm/D_states_q_reg[0]_6
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.897 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.528    14.426    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.426    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 2.617ns (26.734%)  route 7.172ns (73.266%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.765     9.367    L_reg/M_sm_ra1[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.491 r  L_reg/ram_reg_i_73/O
                         net (fo=1, routed)           1.085    10.576    L_reg/ram_reg_i_73_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.700 r  L_reg/ram_reg_i_20/O
                         net (fo=11, routed)          0.864    11.565    L_reg/ram_reg_i_20_1[3]
    SLICE_X43Y63         LUT6 (Prop_lut6_I2_O)        0.124    11.689 r  L_reg/D_states_q[5]_i_20/O
                         net (fo=1, routed)           0.000    11.689    L_reg/D_states_q[5]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.090 r  L_reg/D_states_q_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.090    L_reg/D_states_q_reg[5]_i_14_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.361 f  L_reg/D_states_q_reg[5]_i_7/CO[0]
                         net (fo=3, routed)           0.314    12.675    sm/CO[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I1_O)        0.373    13.048 r  sm/D_states_q[4]_i_25/O
                         net (fo=1, routed)           0.499    13.546    sm/D_states_q[4]_i_25_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124    13.670 r  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.303    13.973    sm/D_states_q[4]_i_15_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.097 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.326    14.423    sm/D_states_q[4]_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124    14.547 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.379    14.926    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X38Y63         FDRE (Setup_fdre_C_D)       -0.016    15.041    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.926    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.890ns  (logic 1.572ns (15.895%)  route 8.318ns (84.105%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[0]/Q
                         net (fo=266, routed)         1.030     6.623    sm/D_states_q_reg[0]_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.747 r  sm/D_states_q[2]_i_33/O
                         net (fo=2, routed)           0.817     7.564    sm/D_states_q[2]_i_33_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  sm/ram_reg_i_196/O
                         net (fo=1, routed)           0.790     8.478    sm/ram_reg_i_196_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.602 r  sm/ram_reg_i_157/O
                         net (fo=52, routed)          0.765     9.367    L_reg/M_sm_ra1[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.124     9.491 f  L_reg/ram_reg_i_73/O
                         net (fo=1, routed)           1.085    10.576    L_reg/ram_reg_i_73_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I3_O)        0.124    10.700 f  L_reg/ram_reg_i_20/O
                         net (fo=11, routed)          1.021    11.721    L_reg/ram_reg_i_20_1[3]
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.845 f  L_reg/D_states_q[3]_i_26/O
                         net (fo=4, routed)           0.925    12.770    sm/D_states_q[3]_i_4_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.894 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.983    13.878    sm/D_states_q[1]_i_8_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124    14.002 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.901    14.903    sm/D_states_q[1]_i_2_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.027 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    15.027    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.079    15.156    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                  0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.996    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_7
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.593     1.537    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.734    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.863     2.053    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.071     1.608    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.007    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_5
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.032 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.032    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_4
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.032 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.032    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_6
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.981    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.035 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.035    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_7
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.554     1.498    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.718    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.822     2.012    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.060     1.558    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.553     1.497    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.717    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.818     2.008    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.060     1.557    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.589     1.533    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.753    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.858     2.048    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.060     1.593    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.942    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.981 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.981    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.046 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.046    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__7_n_5
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y59   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y61   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y59   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.897ns (30.289%)  route 2.065ns (69.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.478     5.610 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.929     6.539    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.295     6.834 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.736     7.570    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.694 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     8.094    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.694    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.897ns (30.289%)  route 2.065ns (69.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.478     5.610 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.929     6.539    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.295     6.834 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.736     7.570    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.694 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     8.094    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.694    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.897ns (30.289%)  route 2.065ns (69.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.478     5.610 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.929     6.539    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.295     6.834 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.736     7.570    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.694 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     8.094    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.694    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.897ns (30.289%)  route 2.065ns (69.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.478     5.610 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.929     6.539    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.295     6.834 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.736     7.570    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.694 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.399     8.094    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.426    14.830    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.694    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.599     2.241    sm/M_brams_ro
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.286 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.131     2.417    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.820     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X41Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.599     2.241    sm/M_brams_ro
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.286 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.131     2.417    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.820     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X41Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.599     2.241    sm/M_brams_ro
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.286 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.131     2.417    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.820     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X41Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.293%)  route 0.731ns (79.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X39Y63         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.599     2.241    sm/M_brams_ro
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.045     2.286 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.131     2.417    fifo_reset_cond/AS[0]
    SLICE_X41Y70         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.820     2.009    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y70         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X41Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.983    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.503ns  (logic 10.614ns (30.762%)  route 23.889ns (69.238%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.844    32.402    L_reg/timerseg[6]
    SLICE_X57Y51         LUT4 (Prop_lut4_I1_O)        0.152    32.554 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.331    35.885    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    39.637 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.637    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.098ns  (logic 10.638ns (31.198%)  route 23.460ns (68.802%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.842    32.400    L_reg/timerseg[6]
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.152    32.552 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.904    35.456    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.776    39.232 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.232    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.986ns  (logic 10.381ns (30.544%)  route 23.606ns (69.456%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=3 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.842    32.400    L_reg/timerseg[6]
    SLICE_X57Y51         LUT3 (Prop_lut3_I1_O)        0.124    32.524 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.050    35.574    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.120 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.120    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.932ns  (logic 10.360ns (30.531%)  route 23.572ns (69.469%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.844    32.402    L_reg/timerseg[6]
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    32.526 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.014    35.540    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.066 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.066    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.431ns  (logic 10.589ns (31.674%)  route 22.842ns (68.326%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.607    32.165    timerseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I3_O)        0.153    32.318 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.521    34.839    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    38.565 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.565    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.363ns  (logic 10.413ns (31.213%)  route 22.949ns (68.787%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.607    32.165    timerseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I1_O)        0.124    32.289 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.629    34.917    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.497 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.497    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.197ns  (logic 10.882ns (32.781%)  route 22.315ns (67.219%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.210     6.803    L_reg/M_reg_pbc[7]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.927 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.677     7.604    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.150     7.754 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     8.610    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.936 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.692     9.628    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.150     9.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.975    10.753    L_reg/L_68b4f27f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.328    11.081 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.081    bseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.614 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.614    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.970 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    12.975    L_reg/L_68b4f27f_remainder0_1[10]
    SLICE_X41Y55         LUT5 (Prop_lut5_I4_O)        0.301    13.276 f  L_reg/i__carry__1_i_13__0/O
                         net (fo=14, routed)          1.205    14.481    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.124    14.605 f  L_reg/i__carry_i_16__3/O
                         net (fo=7, routed)           0.749    15.355    L_reg/i__carry_i_16__3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.479 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=3, routed)           0.813    16.292    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.416 r  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.982    17.398    L_reg/i__carry_i_20__1_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.522 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.655    18.177    L_reg/i__carry_i_12__4_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.149    18.326 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    18.519    bseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.234 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.234    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.348    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.661 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.827    20.488    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.306    20.794 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=14, routed)          1.154    21.947    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.071 r  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.788    22.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.983 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.813    23.796    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.920 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.819    24.739    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124    24.863 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.413 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.413    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.527 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.527    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.641    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.863 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    26.862    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.299    27.161 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.707    27.868    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.992 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.908    28.900    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.975    29.999    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.123 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.167    31.291    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.152    31.443 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.145    34.588    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.746    38.334 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.334    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.181ns  (logic 10.351ns (31.195%)  route 22.830ns (68.805%))
  Logic Levels:           32  (CARRY4=10 LUT2=2 LUT3=2 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.705     7.258    L_reg/D_registers_q_reg[6][9]_0[2]
    SLICE_X50Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.557 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1/O
                         net (fo=4, routed)           0.988     8.544    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.124     8.668 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.819     9.487    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.611 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.015    10.626    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X51Y51         LUT4 (Prop_lut4_I2_O)        0.152    10.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.008    11.786    L_reg/L_68b4f27f_remainder0__0_carry_i_9__1_n_0
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.326    12.112 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.112    timerseg_driver/decimal_renderer/i__carry__0_i_22__0_0[1]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.645 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.646    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.982 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.820    13.801    L_reg/L_68b4f27f_remainder0_3[8]
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.295    14.096 r  L_reg/i__carry_i_19__4/O
                         net (fo=9, routed)           1.091    15.187    L_reg/i__carry_i_19__4_n_0
    SLICE_X51Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.311 r  L_reg/i__carry__0_i_20__0/O
                         net (fo=4, routed)           0.606    15.917    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.041 f  L_reg/i__carry__0_i_12__3/O
                         net (fo=5, routed)           1.043    17.084    L_reg/i__carry__0_i_12__3_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I2_O)        0.124    17.208 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           1.029    18.237    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    18.361 f  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.611    18.972    L_reg/i__carry_i_11__5_n_0
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.124    19.096 r  L_reg/i__carry_i_3__5/O
                         net (fo=1, routed)           0.521    19.617    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X51Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.124 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.124    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.238 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.238    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.551 f  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.275    21.826    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y52         LUT5 (Prop_lut5_I0_O)        0.306    22.132 f  L_reg/i__carry_i_23__2/O
                         net (fo=12, routed)          0.472    22.603    L_reg/L_68b4f27f_remainder0_inferred__0/i__carry__1
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.727 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=8, routed)           1.315    24.042    L_reg/i__carry__0_i_15__3_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I5_O)        0.124    24.166 r  L_reg/i__carry_i_19__3/O
                         net (fo=1, routed)           0.670    24.837    L_reg/i__carry_i_19__3_n_0
    SLICE_X56Y49         LUT4 (Prop_lut4_I3_O)        0.124    24.961 f  L_reg/i__carry_i_9__5/O
                         net (fo=3, routed)           0.815    25.776    L_reg/i__carry_i_9__5_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124    25.900 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.642    26.541    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X54Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    26.937 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.054 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    27.055    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.172 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.172    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.391 r  timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.575    27.966    timerseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.295    28.261 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.433    28.694    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.124    28.818 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=4, routed)           1.269    30.087    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I2_O)        0.152    30.239 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.993    31.232    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_1
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.326    31.558 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.610    32.168    timerseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X57Y51         LUT4 (Prop_lut4_I2_O)        0.124    32.292 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.506    34.798    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    38.315 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.315    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.809ns  (logic 10.880ns (33.162%)  route 21.929ns (66.838%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.210     6.803    L_reg/M_reg_pbc[7]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.927 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.677     7.604    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.150     7.754 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     8.610    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.936 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.692     9.628    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.150     9.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.975    10.753    L_reg/L_68b4f27f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.328    11.081 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.081    bseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.614 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.614    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.970 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    12.975    L_reg/L_68b4f27f_remainder0_1[10]
    SLICE_X41Y55         LUT5 (Prop_lut5_I4_O)        0.301    13.276 f  L_reg/i__carry__1_i_13__0/O
                         net (fo=14, routed)          1.205    14.481    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.124    14.605 f  L_reg/i__carry_i_16__3/O
                         net (fo=7, routed)           0.749    15.355    L_reg/i__carry_i_16__3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.479 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=3, routed)           0.813    16.292    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.416 r  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.982    17.398    L_reg/i__carry_i_20__1_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.522 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.655    18.177    L_reg/i__carry_i_12__4_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.149    18.326 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    18.519    bseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.234 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.234    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.348    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.661 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.827    20.488    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.306    20.794 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=14, routed)          1.154    21.947    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.071 r  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.788    22.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.983 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.813    23.796    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.920 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.819    24.739    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124    24.863 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.413 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.413    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.527 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.527    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.641    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.863 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    26.862    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.299    27.161 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.707    27.868    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.992 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.908    28.900    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.975    29.999    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.123 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.166    31.290    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.152    31.442 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.761    34.202    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    37.947 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.947    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.796ns  (logic 10.653ns (32.483%)  route 22.143ns (67.517%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=11, routed)          1.210     6.803    L_reg/M_reg_pbc[7]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.124     6.927 f  L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.677     7.604    L_reg/L_68b4f27f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X44Y54         LUT5 (Prop_lut5_I1_O)        0.150     7.754 r  L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           0.856     8.610    L_reg/L_68b4f27f_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.936 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.692     9.628    L_reg/bseg_OBUF[10]_inst_i_12_n_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.150     9.778 r  L_reg/L_68b4f27f_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.975    10.753    L_reg/L_68b4f27f_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.328    11.081 r  L_reg/L_68b4f27f_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.081    bseg_driver/decimal_renderer/i__carry_i_5__4_0[1]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.614 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.614    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.731 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.731    bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.970 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    12.975    L_reg/L_68b4f27f_remainder0_1[10]
    SLICE_X41Y55         LUT5 (Prop_lut5_I4_O)        0.301    13.276 f  L_reg/i__carry__1_i_13__0/O
                         net (fo=14, routed)          1.205    14.481    L_reg/i__carry__1_i_13__0_n_0
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.124    14.605 f  L_reg/i__carry_i_16__3/O
                         net (fo=7, routed)           0.749    15.355    L_reg/i__carry_i_16__3_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.479 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=3, routed)           0.813    16.292    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.124    16.416 r  L_reg/i__carry_i_20__1/O
                         net (fo=4, routed)           0.982    17.398    L_reg/i__carry_i_20__1_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124    17.522 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.655    18.177    L_reg/i__carry_i_12__4_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.149    18.326 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    18.519    bseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    19.234 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.234    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.348 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.348    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.661 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.827    20.488    L_reg/L_68b4f27f_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y55         LUT5 (Prop_lut5_I0_O)        0.306    20.794 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=14, routed)          1.154    21.947    L_reg/D_registers_q_reg[3][2]_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124    22.071 r  L_reg/i__carry_i_18__2/O
                         net (fo=2, routed)           0.788    22.859    L_reg/i__carry_i_18__2_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.124    22.983 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.813    23.796    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.124    23.920 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.819    24.739    L_reg/i__carry_i_12__1_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124    24.863 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    24.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.413 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.413    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.527 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.527    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.641 r  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.641    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.863 f  bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    26.862    bseg_driver/decimal_renderer/L_68b4f27f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.299    27.161 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.707    27.868    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_n_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.124    27.992 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.908    28.900    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_37_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    29.024 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.975    29.999    L_reg/bseg_OBUF[3]_inst_i_1_1
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124    30.123 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.166    31.290    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.124    31.414 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.974    34.388    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    37.933 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.933    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.847%)  route 0.435ns (24.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.435     2.110    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.336 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.336    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.484ns (74.319%)  route 0.513ns (25.681%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.119     1.819    cond_butt_next_play/D_ctr_q_reg[5]
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.864 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.916    cond_butt_next_play/io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.343     2.304    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.533 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.533    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_360548165[1].cond_butt_sel_desel/D_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.483ns (74.064%)  route 0.519ns (25.936%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.592     1.536    forLoop_idx_0_360548165[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/D_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/D_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.114     1.814    forLoop_idx_0_360548165[1].cond_butt_sel_desel/D_ctr_q_reg[13]
    SLICE_X61Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.859 f  forLoop_idx_0_360548165[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.910    forLoop_idx_0_360548165[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.955 r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.354     2.309    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.539 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.539    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_360548165[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.466ns (71.401%)  route 0.587ns (28.599%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.592     1.536    forLoop_idx_0_360548165[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.097     1.774    forLoop_idx_0_360548165[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X63Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.819 f  forLoop_idx_0_360548165[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.870    forLoop_idx_0_360548165[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.915 r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.439     2.354    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.588 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.588    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.369ns (63.181%)  route 0.798ns (36.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.555     1.499    display/clk_IBUF_BUFG
    SLICE_X40Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.798     2.437    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.665 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.665    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.373ns (61.172%)  route 0.871ns (38.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X39Y69         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.871     2.509    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.741 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.741    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.628ns (39.892%)  route 2.453ns (60.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.783     4.080    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.628ns (39.892%)  route 2.453ns (60.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.783     4.080    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.628ns (39.892%)  route 2.453ns (60.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.783     4.080    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.628ns (39.892%)  route 2.453ns (60.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.783     4.080    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 1.628ns (39.892%)  route 2.453ns (60.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.173    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.297 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.783     4.080    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.860ns  (logic 1.625ns (42.091%)  route 2.235ns (57.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.235     3.736    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.860 r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.860    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.504     4.908    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.690ns  (logic 1.615ns (43.763%)  route 2.075ns (56.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.075     3.566    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.690 r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.690    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.426     4.830    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.666ns  (logic 1.622ns (44.255%)  route 2.044ns (55.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.044     3.542    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.666 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.666    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.482ns  (logic 1.619ns (46.485%)  route 1.863ns (53.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.863     3.358    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.482 r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.482    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.430     4.834    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.432ns  (logic 1.618ns (47.160%)  route 1.813ns (52.840%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.813     3.308    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.432 r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.432    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         1.509     4.913    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.300ns (35.769%)  route 0.538ns (64.231%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.538     0.793    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.838 r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.838    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.858     2.048    forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_360548165[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_340484576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.306ns (30.931%)  route 0.683ns (69.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.683     0.945    forLoop_idx_0_340484576[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.990 r  forLoop_idx_0_340484576[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.990    forLoop_idx_0_340484576[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.818     2.008    forLoop_idx_0_340484576[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.307ns (30.271%)  route 0.707ns (69.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.707     0.969    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.014 r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.863     2.053    forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_360548165[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.307ns (28.411%)  route 0.774ns (71.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.774     1.037    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.082 r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.082    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.822     2.012    forLoop_idx_0_340484576[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y78         FDRE                                         r  forLoop_idx_0_340484576[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.311ns (27.684%)  route 0.813ns (72.316%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.813     1.079    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X63Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.124 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.124    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.304ns (25.979%)  route 0.865ns (74.021%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.865     1.124    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.169 r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.169    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.818     2.008    forLoop_idx_0_340484576[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  forLoop_idx_0_340484576[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.313ns (25.650%)  route 0.908ns (74.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.908     1.177    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.222 r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.222    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.858     2.047    forLoop_idx_0_340484576[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_340484576[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.316ns (24.355%)  route 0.983ns (75.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.299    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.316ns (24.355%)  route 0.983ns (75.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.299    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.316ns (24.355%)  route 0.983ns (75.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.960    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.005 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.294     1.299    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=453, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





