

================================================================
== Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i3_l_j3'
================================================================
* Date:           Sun Sep  3 07:20:18 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i3_l_j3  |      154|      154|        12|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1060|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     616|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     616|   1260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_413_p2     |         +|   0|  0|   31|          24|           6|
    |add_ln1159_fu_454_p2     |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_533_p2     |         +|   0|  0|    8|           8|           8|
    |add_ln85_1_fu_173_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln85_fu_185_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln86_fu_249_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln90_fu_243_p2       |         +|   0|  0|    8|           8|           8|
    |lsb_index_fu_346_p2      |         +|   0|  0|   39|          32|           6|
    |m_15_fu_494_p2           |         +|   0|  0|   71|          64|          64|
    |sub_ln1145_fu_328_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_367_p2     |         -|   0|  0|   13|           5|           5|
    |sub_ln1160_fu_469_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln1165_fu_528_p2     |         -|   0|  0|    8|           4|           8|
    |sub_ln90_fu_233_p2       |         -|   0|  0|    8|           8|           8|
    |tmp_V_fu_287_p2          |         -|   0|  0|   31|           1|          24|
    |a_fu_393_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_425_p2     |       and|   0|  0|    2|           1|           1|
    |p_Result_65_fu_382_p2    |       and|   0|  0|   24|          24|          24|
    |icmp_ln1136_fu_282_p2    |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1147_fu_361_p2    |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_387_p2    |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln1159_fu_445_p2    |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln85_fu_167_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln86_fu_191_p2      |      icmp|   0|  0|    9|           4|           4|
    |lshr_ln1148_fu_376_p2    |      lshr|   0|  0|   67|           2|          24|
    |lshr_ln1159_fu_463_p2    |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_431_p2      |        or|   0|  0|    2|           1|           1|
    |m_14_fu_484_p3           |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_521_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln85_1_fu_205_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln85_fu_197_p3    |    select|   0|  0|    4|           1|           1|
    |tmp_V_8_fu_292_p3        |    select|   0|  0|   24|           1|          24|
    |v47_fu_566_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_478_p2     |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_407_p2     |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1060|         500|         510|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i3_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten84_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load                |   9|          2|    4|          8|
    |i3_fu_110                               |   9|          2|    4|          8|
    |indvar_flatten84_fu_114                 |   9|          2|    8|         16|
    |j3_fu_106                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |LD_reg_680                         |  32|   0|   32|          0|
    |add_ln90_reg_598                   |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i3_fu_110                          |   4|   0|    4|          0|
    |icmp_ln1136_reg_626                |   1|   0|    1|          0|
    |icmp_ln1159_reg_665                |   1|   0|    1|          0|
    |indvar_flatten84_fu_114            |   8|   0|    8|          0|
    |j3_fu_106                          |   4|   0|    4|          0|
    |m_16_reg_670                       |  63|   0|   63|          0|
    |or_ln_reg_660                      |   1|   0|    2|          1|
    |p_Result_67_reg_675                |   1|   0|    1|          0|
    |p_Result_69_reg_620                |   1|   0|    1|          0|
    |sub_ln1145_reg_638                 |  32|   0|   32|          0|
    |sub_ln1145_reg_638_pp0_iter4_reg   |  32|   0|   32|          0|
    |tmp_V_8_reg_631                    |  24|   0|   24|          0|
    |tmp_V_8_reg_631_pp0_iter4_reg      |  24|   0|   24|          0|
    |trunc_ln1144_reg_655               |   8|   0|    8|          0|
    |trunc_ln1145_reg_645               |  24|   0|   24|          0|
    |trunc_ln1148_reg_650               |   5|   0|    5|          0|
    |v45_V_reg_613                      |  24|   0|   24|          0|
    |v47_reg_690                        |  32|   0|   32|          0|
    |zext_ln90_2_reg_603                |   8|   0|   64|         56|
    |icmp_ln1136_reg_626                |  64|  32|    1|          0|
    |p_Result_69_reg_620                |  64|  32|    1|          0|
    |trunc_ln1144_reg_655               |  64|  32|    8|          0|
    |zext_ln90_2_reg_603                |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 616| 128|  491|        113|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_96_p_din0   |  out|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_96_p_din1   |  out|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_96_p_dout0  |   in|   32|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_96_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer_Pipeline_l_norm_i3_l_j3|  return value|
|v25_address0       |  out|    8|   ap_memory|                                      v25|         array|
|v25_ce0            |  out|    1|   ap_memory|                                      v25|         array|
|v25_we0            |  out|    1|   ap_memory|                                      v25|         array|
|v25_d0             |  out|   32|   ap_memory|                                      v25|         array|
|outp_V_address0    |  out|    8|   ap_memory|                                   outp_V|         array|
|outp_V_ce0         |  out|    1|   ap_memory|                                   outp_V|         array|
|outp_V_q0          |   in|   24|   ap_memory|                                   outp_V|         array|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

