#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 02:02:44 2026
# Process ID: 25128
# Current directory: D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1
# Command line: vivado.exe -log rv_pl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv_pl.tcl
# Log file: D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1/rv_pl.vds
# Journal file: D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34193 MB
#-----------------------------------------------------------
source rv_pl.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rv_pl -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25704
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_pl' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (1#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (3#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
INFO: [Synth 8-6157] synthesizing module 'flopenclr' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenclr' (4#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (5#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr' (6#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized0' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized0' (6#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux3' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (7#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (9#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (9#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (10#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Op_Decoder' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Op_Decoder' (11#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-226] default block is never used [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:14]
INFO: [Synth 8-226] default block is never used [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized1' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized1' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized2' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized2' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized3' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized3' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (12#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (13#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (14#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rv_pl' (15#1) [D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
WARNING: [Synth 8-7129] Port funct7[6] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port W_we_rf in module Datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 35    
	   8 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Ins[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port W_we_rf in module Datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    21|
|4     |LUT2   |   228|
|5     |LUT3   |   131|
|6     |LUT4   |   113|
|7     |LUT5   |   344|
|8     |LUT6   |   887|
|9     |MUXF7  |   287|
|10    |MUXF8  |    64|
|11    |FDCE   |   521|
|12    |FDRE   |   992|
|13    |IBUF   |    66|
|14    |OBUF   |    98|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------------------+------+
|      |Instance              |Module                     |Cells |
+------+----------------------+---------------------------+------+
|1     |top                   |                           |  3793|
|2     |  RF                  |Register_File              |  1889|
|3     |  controller_inst     |Controller                 |   187|
|4     |    ALUConE_reg       |flopclr__parameterized3    |   174|
|5     |    ASrcE_reg         |flopclr__parameterized1    |     1|
|6     |    BE_reg            |flopclr__parameterized1_14 |     1|
|7     |    JE_reg            |flopclr__parameterized1_15 |     1|
|8     |    MWE_reg           |flopclr__parameterized1_16 |     1|
|9     |    MWM_reg           |flopr__parameterized1      |     1|
|10    |    RSE_reg           |flopclr__parameterized2    |     1|
|11    |    RSM_reg           |flopr__parameterized2      |     2|
|12    |    RSWB_reg          |flopr__parameterized2_17   |     2|
|13    |    RWE_reg           |flopclr__parameterized1_18 |     1|
|14    |    RWM_reg           |flopr__parameterized1_19   |     1|
|15    |    RWWB_reg          |flopr__parameterized1_20   |     1|
|16    |  datapath_inst       |Datapath                   |  1550|
|17    |    ALUReMflop        |flopr                      |    41|
|18    |    ALUReWBflop       |flopr_0                    |    32|
|19    |    ImmExtEflopclr    |flopclr                    |   167|
|20    |    InstrDflopenclr   |flopenclr                  |   131|
|21    |    PCDflopenclr      |flopenclr_1                |    64|
|22    |    PCEflopclr        |flopclr_2                  |    68|
|23    |    PCPlus4Dflopenclr |flopenclr_3                |    62|
|24    |    PCPlus4Eflopclr   |flopclr_4                  |    31|
|25    |    PCPlus4Mflop      |flopr_5                    |    32|
|26    |    PCPlus4Wflop      |flopr_6                    |    64|
|27    |    RD1Eflopclr       |flopclr_7                  |    32|
|28    |    RD2Eflopclr       |flopclr_8                  |    32|
|29    |    RdEflopclr        |flopclr__parameterized0    |     5|
|30    |    RdMflop           |flopr__parameterized0      |     5|
|31    |    RdWflop           |flopr__parameterized0_9    |    36|
|32    |    Rs1Eflopclr       |flopclr__parameterized0_10 |   415|
|33    |    Rs2Eflopclr       |flopclr__parameterized0_11 |    48|
|34    |    WMMflop           |flopr_12                   |    46|
|35    |    alu_inst          |ALU                        |    99|
|36    |    pcfflopen         |flopenr                    |    92|
|37    |    rdWflop           |flopr_13                   |    32|
+------+----------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1254.141 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1254.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 650a30e0
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1254.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/RISCV-with-FPGA/vivado-p/Test/Test.runs/synth_1/rv_pl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv_pl_utilization_synth.rpt -pb rv_pl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 02:03:25 2026...
