Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,790
design__inferred_latch__count,0
design__instance__count,62175
design__instance__area,493939
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,321
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1003
design__max_cap_violation__count__corner:nom_tt_025C_1v80,111
power__internal__total,0.03121396340429783
power__switching__total,0.017583269625902176
power__leakage__total,5.745774274146243E-7
power__total,0.04879780858755112
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.8200065303320154
clock__skew__worst_setup__corner:nom_tt_025C_1v80,6.016080692788068
timing__hold__ws__corner:nom_tt_025C_1v80,0.38072990282550656
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.380730
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1904
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1003
design__max_cap_violation__count__corner:nom_ss_100C_1v60,123
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.27125558123008
clock__skew__worst_setup__corner:nom_ss_100C_1v60,10.800779243358562
timing__hold__ws__corner:nom_ss_100C_1v60,0.4980125341962579
timing__setup__ws__corner:nom_ss_100C_1v60,-6.658367379248532
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1852.2160258699735
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-6.658367379248532
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.979768
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1684
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-5.949760
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1667
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,90
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1003
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,109
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.8535802306577216
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.082315490087429
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1486197873500963
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.148620
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2551
design__max_fanout_violation__count,1003
design__max_cap_violation__count,154
clock__skew__worst_hold,5.509875378572184
clock__skew__worst_setup,3.8519108992706834
timing__hold__ws,0.13960777373742936
timing__setup__ws,-7.160438666893004
timing__hold__tns,0.0
timing__setup__tns,-2220.25830138759
timing__hold__wns,0
timing__setup__wns,-7.160438666893004
timing__hold_vio__count,0
timing__hold_r2r__ws,0.139608
timing__hold_r2r_vio__count,0
timing__setup_vio__count,4921
timing__setup_r2r__ws,-6.234507
timing__setup_r2r_vio__count,4871
design__die__bbox,0.0 0.0 1378.16 511.36
design__core__bbox,2.76 2.72 1375.4 508.64
design__io,45
design__die__area,704736
design__core__area,694446
design__instance__count__stdcell,62175
design__instance__area__stdcell,493939
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.71127
design__instance__utilization__stdcell,0.71127
design__instance__count__class:buffer,7
design__instance__count__class:inverter,903
design__instance__count__class:clock_gate_cell,39
design__instance__count__class:sequential_cell,6908
design__instance__count__class:multi_input_combinational_cell,26980
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,35653
design__instance__count__class:tap_cell,9964
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.46347E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,8873
design__instance__count__class:clock_buffer,553
design__instance__count__class:clock_inverter,232
design__instance__count__setup_buffer,389
design__instance__count__hold_buffer,5305
antenna__violating__nets,42
antenna__violating__pins,44
route__antenna_violation__count,42
design__instance__count__class:antenna_cell,7716
antenna_diodes_count,111
route__net,44229
route__net__special,2
route__drc_errors__iter:1,38361
route__wirelength__iter:1,1728653
route__drc_errors__iter:2,22464
route__wirelength__iter:2,1713989
route__drc_errors__iter:3,20385
route__wirelength__iter:3,1710170
route__drc_errors__iter:4,4690
route__wirelength__iter:4,1708321
route__drc_errors__iter:5,857
route__wirelength__iter:5,1708357
route__drc_errors__iter:6,256
route__wirelength__iter:6,1708293
route__drc_errors__iter:7,79
route__wirelength__iter:7,1708253
route__drc_errors__iter:8,25
route__wirelength__iter:8,1708285
route__drc_errors__iter:9,6
route__wirelength__iter:9,1708260
route__drc_errors__iter:10,1
route__wirelength__iter:10,1708264
route__drc_errors__iter:11,0
route__wirelength__iter:11,1708272
route__drc_errors,0
route__wirelength,1708272
route__vias,359653
route__vias__singlecut,359653
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1525.14
timing__unannotated_net__count__corner:nom_tt_025C_1v80,302
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,302
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,302
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,168
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1003
design__max_cap_violation__count__corner:min_tt_025C_1v80,63
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.6774254682282472
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.676564268203689
timing__hold__ws__corner:min_tt_025C_1v80,0.37590354115635727
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.375904
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,302
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1440
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1003
design__max_cap_violation__count__corner:min_ss_100C_1v60,71
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.031776915331836
clock__skew__worst_setup__corner:min_ss_100C_1v60,10.194681831721493
timing__hold__ws__corner:min_ss_100C_1v60,0.6722631530623449
timing__setup__ws__corner:min_ss_100C_1v60,-6.05900147204475
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1499.4620156610285
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.05900147204475
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.972416
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1446
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-5.595354
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1430
timing__unannotated_net__count__corner:min_ss_100C_1v60,302
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,44
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1003
design__max_cap_violation__count__corner:min_ff_n40C_1v95,60
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.7448949445882123
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.8519108992706834
timing__hold__ws__corner:min_ff_n40C_1v95,0.1505582368059149
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.150558
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,302
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,441
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1003
design__max_cap_violation__count__corner:max_tt_025C_1v80,142
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.9757332995529464
clock__skew__worst_setup__corner:max_tt_025C_1v80,6.356899186972554
timing__hold__ws__corner:max_tt_025C_1v80,0.37118242863291906
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.371182
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,302
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2551
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1003
design__max_cap_violation__count__corner:max_ss_100C_1v60,154
clock__skew__worst_hold__corner:max_ss_100C_1v60,5.509875378572184
clock__skew__worst_setup__corner:max_ss_100C_1v60,11.359179696151934
timing__hold__ws__corner:max_ss_100C_1v60,0.3703173428276649
timing__setup__ws__corner:max_ss_100C_1v60,-7.160438666893004
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2220.25830138759
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.160438666893004
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.988884
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1791
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-6.234507
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1774
timing__unannotated_net__count__corner:max_ss_100C_1v60,302
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,130
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1003
design__max_cap_violation__count__corner:max_ff_n40C_1v95,139
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.9804167755147855
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.33096371024999
timing__hold__ws__corner:max_ff_n40C_1v95,0.13960777373742936
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.139608
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,302
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,302
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79955
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000451064
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000367885
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000020007
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000367885
design_powergrid__voltage__worst,0.000367885
design_powergrid__voltage__worst__net:VPWR,1.79955
design_powergrid__drop__worst,0.000451064
design_powergrid__drop__worst__net:VPWR,0.000451064
design_powergrid__voltage__worst__net:VGND,0.000367885
design_powergrid__drop__worst__net:VGND,0.000367885
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002019999999999999972118656932362767975064343772828578948974609375
ir__drop__worst,0.000451000000000000011990408665951690636575222015380859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
