{
  "top_module": "test",
  "modules": {
    "test": {
      "annotations": {
        "source": [
          "clk",
          "addr",
          "mread",
          "mwrite",
          "din"
        ],
        "sink": [
          "out"
        ],
        "always_eq": [
          "addr",
          "mwrite"
        ]
      },
      "clock": "clk"
    },
    "mem32": {
      "clock": "clk"
    }
  }
}
