

================================================================
== Vitis HLS Report for 'FIR_filtertest_2_Pipeline_VITIS_LOOP_83_1'
================================================================
* Date:           Tue Nov  4 00:15:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      70|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      39|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_15s_31_1_1_U1  |mul_16s_15s_31_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_114_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln84_1_fu_149_p2  |         +|   0|  0|   9|           2|           2|
    |add_ln84_fu_142_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln83_fu_98_p2    |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  70|          41|          40|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |   3|   0|    3|          0|
    |sext_ln81_cast_reg_166   |  31|   0|   31|          0|
    |trunc_ln83_reg_174       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filtertest.2_Pipeline_VITIS_LOOP_83_1|  return value|
|FIR_coe_address0     |  out|    3|   ap_memory|                                    FIR_coe|         array|
|FIR_coe_ce0          |  out|    1|   ap_memory|                                    FIR_coe|         array|
|FIR_coe_q0           |   in|   15|   ap_memory|                                    FIR_coe|         array|
|FIR_delays_address0  |  out|    3|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_d0        |  out|   32|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|                                 FIR_delays|         array|
|FIR_delays_q1        |   in|   32|   ap_memory|                                 FIR_delays|         array|
|sext_ln81            |   in|   16|     ap_none|                                  sext_ln81|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------+--------------+

