#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001a50bb89fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001a50be04eb0_0 .net "PC", 31 0, L_000001a50be88c60;  1 drivers
v000001a50be04050_0 .net "cycles_consumed", 31 0, v000001a50be02ed0_0;  1 drivers
v000001a50be040f0_0 .var "input_clk", 0 0;
v000001a50be02750_0 .var "rst", 0 0;
S_000001a50bb996f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001a50bb89fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001a50bd41f90 .functor NOR 1, v000001a50be040f0_0, v000001a50bdede00_0, C4<0>, C4<0>;
L_000001a50bd41200 .functor AND 1, v000001a50bdd1fe0_0, v000001a50bdd4740_0, C4<1>, C4<1>;
L_000001a50bd42310 .functor AND 1, L_000001a50bd41200, L_000001a50be04230, C4<1>, C4<1>;
L_000001a50bd419e0 .functor AND 1, v000001a50bdc29d0_0, v000001a50bdc4410_0, C4<1>, C4<1>;
L_000001a50bd40b70 .functor AND 1, L_000001a50bd419e0, L_000001a50be02c50, C4<1>, C4<1>;
L_000001a50bd408d0 .functor AND 1, v000001a50bdf0060_0, v000001a50bdef3e0_0, C4<1>, C4<1>;
L_000001a50bd413c0 .functor AND 1, L_000001a50bd408d0, L_000001a50be04370, C4<1>, C4<1>;
L_000001a50bd40a20 .functor AND 1, v000001a50bdd1fe0_0, v000001a50bdd4740_0, C4<1>, C4<1>;
L_000001a50bd41ac0 .functor AND 1, L_000001a50bd40a20, L_000001a50be047d0, C4<1>, C4<1>;
L_000001a50bd41a50 .functor AND 1, v000001a50bdc29d0_0, v000001a50bdc4410_0, C4<1>, C4<1>;
L_000001a50bd41350 .functor AND 1, L_000001a50bd41a50, L_000001a50be04870, C4<1>, C4<1>;
L_000001a50bd41ba0 .functor AND 1, v000001a50bdf0060_0, v000001a50bdef3e0_0, C4<1>, C4<1>;
L_000001a50bd41dd0 .functor AND 1, L_000001a50bd41ba0, L_000001a50be049b0, C4<1>, C4<1>;
L_000001a50be06320 .functor NOT 1, L_000001a50bd41f90, C4<0>, C4<0>, C4<0>;
L_000001a50be06780 .functor NOT 1, L_000001a50bd41f90, C4<0>, C4<0>, C4<0>;
L_000001a50be1bce0 .functor NOT 1, L_000001a50bd41f90, C4<0>, C4<0>, C4<0>;
L_000001a50be1cfb0 .functor NOT 1, L_000001a50bd41f90, C4<0>, C4<0>, C4<0>;
L_000001a50be1d020 .functor NOT 1, L_000001a50bd41f90, C4<0>, C4<0>, C4<0>;
L_000001a50be88c60 .functor BUFZ 32, v000001a50bdecf00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdf0560_0 .net "EX1_ALU_OPER1", 31 0, L_000001a50be07510;  1 drivers
v000001a50bdf0600_0 .net "EX1_ALU_OPER2", 31 0, L_000001a50be1c370;  1 drivers
v000001a50bdf0f60_0 .net "EX1_PC", 31 0, v000001a50bdd5a00_0;  1 drivers
v000001a50bdf15a0_0 .net "EX1_PFC", 31 0, v000001a50bdd5aa0_0;  1 drivers
v000001a50bdf06a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001a50be01fd0;  1 drivers
v000001a50bdf2220_0 .net "EX1_forward_to_B", 31 0, v000001a50bdd51e0_0;  1 drivers
v000001a50bdf22c0_0 .net "EX1_is_beq", 0 0, v000001a50bdd55a0_0;  1 drivers
v000001a50bdf0740_0 .net "EX1_is_bne", 0 0, v000001a50bdd5640_0;  1 drivers
v000001a50bdf0c40_0 .net "EX1_is_jal", 0 0, v000001a50bdd4920_0;  1 drivers
v000001a50bdf24a0_0 .net "EX1_is_jr", 0 0, v000001a50bdd5be0_0;  1 drivers
v000001a50bdf2360_0 .net "EX1_is_oper2_immed", 0 0, v000001a50bdd5b40_0;  1 drivers
v000001a50bdf2400_0 .net "EX1_memread", 0 0, v000001a50bdd47e0_0;  1 drivers
v000001a50bdf2720_0 .net "EX1_memwrite", 0 0, v000001a50bdd56e0_0;  1 drivers
v000001a50bdf1280_0 .net "EX1_opcode", 11 0, v000001a50bdd5780_0;  1 drivers
v000001a50bdf0880_0 .net "EX1_predicted", 0 0, v000001a50bdd4ba0_0;  1 drivers
v000001a50bdf2540_0 .net "EX1_rd_ind", 4 0, v000001a50bdd5820_0;  1 drivers
v000001a50bdf1780_0 .net "EX1_rd_indzero", 0 0, v000001a50bdd5960_0;  1 drivers
v000001a50bdf1500_0 .net "EX1_regwrite", 0 0, v000001a50bdd49c0_0;  1 drivers
v000001a50bdf0b00_0 .net "EX1_rs1", 31 0, v000001a50bdd5c80_0;  1 drivers
v000001a50bdf07e0_0 .net "EX1_rs1_ind", 4 0, v000001a50bdd4880_0;  1 drivers
v000001a50bdf1320_0 .net "EX1_rs2", 31 0, v000001a50bdd4a60_0;  1 drivers
v000001a50bdf1820_0 .net "EX1_rs2_ind", 4 0, v000001a50bdd4b00_0;  1 drivers
v000001a50bdf18c0_0 .net "EX1_rs2_out", 31 0, L_000001a50be1c8b0;  1 drivers
v000001a50bdf1640_0 .net "EX2_ALU_OPER1", 31 0, v000001a50bdd3ac0_0;  1 drivers
v000001a50bdf25e0_0 .net "EX2_ALU_OPER2", 31 0, v000001a50bdd3d40_0;  1 drivers
v000001a50bdf1a00_0 .net "EX2_ALU_OUT", 31 0, L_000001a50be009f0;  1 drivers
v000001a50bdf01a0_0 .net "EX2_PC", 31 0, v000001a50bdd3520_0;  1 drivers
v000001a50bdf2900_0 .net "EX2_PFC_to_IF", 31 0, v000001a50bdd3f20_0;  1 drivers
v000001a50bdf0920_0 .net "EX2_forward_to_B", 31 0, v000001a50bdd2da0_0;  1 drivers
v000001a50bdf1000_0 .net "EX2_is_beq", 0 0, v000001a50bdd2f80_0;  1 drivers
v000001a50bdf09c0_0 .net "EX2_is_bne", 0 0, v000001a50bdd35c0_0;  1 drivers
v000001a50bdf27c0_0 .net "EX2_is_jal", 0 0, v000001a50bdd46a0_0;  1 drivers
v000001a50bdf2860_0 .net "EX2_is_jr", 0 0, v000001a50bdd3660_0;  1 drivers
v000001a50bdf0240_0 .net "EX2_is_oper2_immed", 0 0, v000001a50bdd37a0_0;  1 drivers
v000001a50bdf16e0_0 .net "EX2_memread", 0 0, v000001a50bdd3ca0_0;  1 drivers
v000001a50bdf1fa0_0 .net "EX2_memwrite", 0 0, v000001a50bdd3fc0_0;  1 drivers
v000001a50bdf13c0_0 .net "EX2_opcode", 11 0, v000001a50bdd4060_0;  1 drivers
v000001a50bdf0ce0_0 .net "EX2_predicted", 0 0, v000001a50bdd4100_0;  1 drivers
v000001a50bdf1e60_0 .net "EX2_rd_ind", 4 0, v000001a50bdd41a0_0;  1 drivers
v000001a50bdf02e0_0 .net "EX2_rd_indzero", 0 0, v000001a50bdd4740_0;  1 drivers
v000001a50bdf1140_0 .net "EX2_regwrite", 0 0, v000001a50bdd1fe0_0;  1 drivers
v000001a50bdf0380_0 .net "EX2_rs1", 31 0, v000001a50bdd2120_0;  1 drivers
v000001a50bdf10a0_0 .net "EX2_rs1_ind", 4 0, v000001a50bdd21c0_0;  1 drivers
v000001a50bdf0420_0 .net "EX2_rs2_ind", 4 0, v000001a50bdd2260_0;  1 drivers
v000001a50bdf1960_0 .net "EX2_rs2_out", 31 0, v000001a50bdd23a0_0;  1 drivers
v000001a50bdf1aa0_0 .net "ID_INST", 31 0, v000001a50bddaf10_0;  1 drivers
v000001a50bdf0ba0_0 .net "ID_PC", 31 0, v000001a50bddafb0_0;  1 drivers
v000001a50bdf0a60_0 .net "ID_PFC_to_EX", 31 0, L_000001a50bdfe3d0;  1 drivers
v000001a50bdf1b40_0 .net "ID_PFC_to_IF", 31 0, L_000001a50bdff4b0;  1 drivers
v000001a50bdf1460_0 .net "ID_forward_to_B", 31 0, L_000001a50bdfde30;  1 drivers
v000001a50bdf0d80_0 .net "ID_is_beq", 0 0, L_000001a50bdff910;  1 drivers
v000001a50bdf1be0_0 .net "ID_is_bne", 0 0, L_000001a50bdfe5b0;  1 drivers
v000001a50bdf0ec0_0 .net "ID_is_j", 0 0, L_000001a50bdfe650;  1 drivers
v000001a50bdf11e0_0 .net "ID_is_jal", 0 0, L_000001a50bdfeb50;  1 drivers
v000001a50bdf1c80_0 .net "ID_is_jr", 0 0, L_000001a50bdfedd0;  1 drivers
v000001a50bdf1f00_0 .net "ID_is_oper2_immed", 0 0, L_000001a50be06b70;  1 drivers
v000001a50bdf1d20_0 .net "ID_memread", 0 0, L_000001a50bdfd890;  1 drivers
v000001a50bdf1dc0_0 .net "ID_memwrite", 0 0, L_000001a50bdff9b0;  1 drivers
v000001a50bdf2040_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  1 drivers
v000001a50bdf20e0_0 .net "ID_predicted", 0 0, v000001a50bdddfd0_0;  1 drivers
v000001a50bdf2a40_0 .net "ID_rd_ind", 4 0, v000001a50bded5e0_0;  1 drivers
v000001a50bdf2c20_0 .net "ID_regwrite", 0 0, L_000001a50bdff230;  1 drivers
v000001a50bdf2ae0_0 .net "ID_rs1", 31 0, v000001a50bdd8210_0;  1 drivers
v000001a50bdf2cc0_0 .net "ID_rs1_ind", 4 0, v000001a50bdec780_0;  1 drivers
v000001a50bdf2d60_0 .net "ID_rs2", 31 0, v000001a50bdd85d0_0;  1 drivers
v000001a50bdf2ea0_0 .net "ID_rs2_ind", 4 0, v000001a50bdeb240_0;  1 drivers
v000001a50bdf3080_0 .net "IF_INST", 31 0, L_000001a50be05bb0;  1 drivers
v000001a50bdf2f40_0 .net "IF_pc", 31 0, v000001a50bdecf00_0;  1 drivers
v000001a50bdf2b80_0 .net "MEM_ALU_OUT", 31 0, v000001a50bdc2d90_0;  1 drivers
v000001a50bdf2fe0_0 .net "MEM_Data_mem_out", 31 0, v000001a50bdee6c0_0;  1 drivers
v000001a50bdf2e00_0 .net "MEM_memread", 0 0, v000001a50bdc3510_0;  1 drivers
v000001a50bdf29a0_0 .net "MEM_memwrite", 0 0, v000001a50bdc3290_0;  1 drivers
v000001a50be03970_0 .net "MEM_opcode", 11 0, v000001a50bdc38d0_0;  1 drivers
v000001a50be027f0_0 .net "MEM_rd_ind", 4 0, v000001a50bdc35b0_0;  1 drivers
v000001a50be029d0_0 .net "MEM_rd_indzero", 0 0, v000001a50bdc4410_0;  1 drivers
v000001a50be04190_0 .net "MEM_regwrite", 0 0, v000001a50bdc29d0_0;  1 drivers
v000001a50be04af0_0 .net "MEM_rs2", 31 0, v000001a50bdc2570_0;  1 drivers
v000001a50be045f0_0 .net "PC", 31 0, L_000001a50be88c60;  alias, 1 drivers
v000001a50be03830_0 .net "STALL_ID1_FLUSH", 0 0, v000001a50bddbcd0_0;  1 drivers
v000001a50be03010_0 .net "STALL_ID2_FLUSH", 0 0, v000001a50bddd5d0_0;  1 drivers
v000001a50be03290_0 .net "STALL_IF_FLUSH", 0 0, v000001a50bdde7f0_0;  1 drivers
v000001a50be038d0_0 .net "WB_ALU_OUT", 31 0, v000001a50bdef160_0;  1 drivers
v000001a50be03150_0 .net "WB_Data_mem_out", 31 0, v000001a50bdefd40_0;  1 drivers
v000001a50be031f0_0 .net "WB_memread", 0 0, v000001a50bdef200_0;  1 drivers
v000001a50be03e70_0 .net "WB_rd_ind", 4 0, v000001a50bdef340_0;  1 drivers
v000001a50be02cf0_0 .net "WB_rd_indzero", 0 0, v000001a50bdef3e0_0;  1 drivers
v000001a50be03790_0 .net "WB_regwrite", 0 0, v000001a50bdf0060_0;  1 drivers
v000001a50be03f10_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  1 drivers
v000001a50be04a50_0 .net *"_ivl_1", 0 0, L_000001a50bd41200;  1 drivers
v000001a50be03ab0_0 .net *"_ivl_13", 0 0, L_000001a50bd408d0;  1 drivers
v000001a50be02a70_0 .net *"_ivl_14", 0 0, L_000001a50be04370;  1 drivers
v000001a50be044b0_0 .net *"_ivl_19", 0 0, L_000001a50bd40a20;  1 drivers
v000001a50be02b10_0 .net *"_ivl_2", 0 0, L_000001a50be04230;  1 drivers
v000001a50be03330_0 .net *"_ivl_20", 0 0, L_000001a50be047d0;  1 drivers
v000001a50be03b50_0 .net *"_ivl_25", 0 0, L_000001a50bd41a50;  1 drivers
v000001a50be033d0_0 .net *"_ivl_26", 0 0, L_000001a50be04870;  1 drivers
v000001a50be030b0_0 .net *"_ivl_31", 0 0, L_000001a50bd41ba0;  1 drivers
v000001a50be02d90_0 .net *"_ivl_32", 0 0, L_000001a50be049b0;  1 drivers
v000001a50be04e10_0 .net *"_ivl_40", 31 0, L_000001a50bdfd7f0;  1 drivers
L_000001a50be20c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50be02890_0 .net *"_ivl_43", 26 0, L_000001a50be20c58;  1 drivers
L_000001a50be20ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50be03bf0_0 .net/2u *"_ivl_44", 31 0, L_000001a50be20ca0;  1 drivers
v000001a50be04d70_0 .net *"_ivl_52", 31 0, L_000001a50be76e30;  1 drivers
L_000001a50be20d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50be042d0_0 .net *"_ivl_55", 26 0, L_000001a50be20d30;  1 drivers
L_000001a50be20d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50be03470_0 .net/2u *"_ivl_56", 31 0, L_000001a50be20d78;  1 drivers
v000001a50be04c30_0 .net *"_ivl_7", 0 0, L_000001a50bd419e0;  1 drivers
v000001a50be04b90_0 .net *"_ivl_8", 0 0, L_000001a50be02c50;  1 drivers
v000001a50be04410_0 .net "alu_selA", 1 0, L_000001a50be04730;  1 drivers
v000001a50be03510_0 .net "alu_selB", 1 0, L_000001a50be051d0;  1 drivers
v000001a50be04690_0 .net "clk", 0 0, L_000001a50bd41f90;  1 drivers
v000001a50be02ed0_0 .var "cycles_consumed", 31 0;
v000001a50be04cd0_0 .net "exhaz", 0 0, L_000001a50bd40b70;  1 drivers
v000001a50be035b0_0 .net "exhaz2", 0 0, L_000001a50bd41350;  1 drivers
v000001a50be03650_0 .net "hlt", 0 0, v000001a50bdede00_0;  1 drivers
v000001a50be03c90_0 .net "idhaz", 0 0, L_000001a50bd42310;  1 drivers
v000001a50be04550_0 .net "idhaz2", 0 0, L_000001a50bd41ac0;  1 drivers
v000001a50be02e30_0 .net "if_id_write", 0 0, v000001a50bdde6b0_0;  1 drivers
v000001a50be03a10_0 .net "input_clk", 0 0, v000001a50be040f0_0;  1 drivers
v000001a50be03fb0_0 .net "is_branch_and_taken", 0 0, L_000001a50be05c20;  1 drivers
v000001a50be036f0_0 .net "memhaz", 0 0, L_000001a50bd413c0;  1 drivers
v000001a50be03d30_0 .net "memhaz2", 0 0, L_000001a50bd41dd0;  1 drivers
v000001a50be04910_0 .net "pc_src", 2 0, L_000001a50bdfe8d0;  1 drivers
v000001a50be02bb0_0 .net "pc_write", 0 0, v000001a50bdde430_0;  1 drivers
v000001a50be02930_0 .net "rst", 0 0, v000001a50be02750_0;  1 drivers
v000001a50be03dd0_0 .net "store_rs2_forward", 1 0, L_000001a50be05310;  1 drivers
v000001a50be02f70_0 .net "wdata_to_reg_file", 31 0, L_000001a50be882c0;  1 drivers
E_000001a50bd4adc0/0 .event negedge, v000001a50bddd350_0;
E_000001a50bd4adc0/1 .event posedge, v000001a50bdc2b10_0;
E_000001a50bd4adc0 .event/or E_000001a50bd4adc0/0, E_000001a50bd4adc0/1;
L_000001a50be04230 .cmp/eq 5, v000001a50bdd41a0_0, v000001a50bdd4880_0;
L_000001a50be02c50 .cmp/eq 5, v000001a50bdc35b0_0, v000001a50bdd4880_0;
L_000001a50be04370 .cmp/eq 5, v000001a50bdef340_0, v000001a50bdd4880_0;
L_000001a50be047d0 .cmp/eq 5, v000001a50bdd41a0_0, v000001a50bdd4b00_0;
L_000001a50be04870 .cmp/eq 5, v000001a50bdc35b0_0, v000001a50bdd4b00_0;
L_000001a50be049b0 .cmp/eq 5, v000001a50bdef340_0, v000001a50bdd4b00_0;
L_000001a50bdfd7f0 .concat [ 5 27 0 0], v000001a50bded5e0_0, L_000001a50be20c58;
L_000001a50bdfd930 .cmp/ne 32, L_000001a50bdfd7f0, L_000001a50be20ca0;
L_000001a50be76e30 .concat [ 5 27 0 0], v000001a50bdd41a0_0, L_000001a50be20d30;
L_000001a50be764d0 .cmp/ne 32, L_000001a50be76e30, L_000001a50be20d78;
S_000001a50bc1d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001a50bd41cf0 .functor NOT 1, L_000001a50bd40b70, C4<0>, C4<0>, C4<0>;
L_000001a50bd41d60 .functor AND 1, L_000001a50bd413c0, L_000001a50bd41cf0, C4<1>, C4<1>;
L_000001a50bd41900 .functor OR 1, L_000001a50bd42310, L_000001a50bd41d60, C4<0>, C4<0>;
L_000001a50bd41270 .functor OR 1, L_000001a50bd42310, L_000001a50bd40b70, C4<0>, C4<0>;
v000001a50bd67aa0_0 .net *"_ivl_12", 0 0, L_000001a50bd41270;  1 drivers
v000001a50bd67960_0 .net *"_ivl_2", 0 0, L_000001a50bd41cf0;  1 drivers
v000001a50bd67be0_0 .net *"_ivl_5", 0 0, L_000001a50bd41d60;  1 drivers
v000001a50bd66d80_0 .net *"_ivl_7", 0 0, L_000001a50bd41900;  1 drivers
v000001a50bd687c0_0 .net "alu_selA", 1 0, L_000001a50be04730;  alias, 1 drivers
v000001a50bd67140_0 .net "exhaz", 0 0, L_000001a50bd40b70;  alias, 1 drivers
v000001a50bd66e20_0 .net "idhaz", 0 0, L_000001a50bd42310;  alias, 1 drivers
v000001a50bd676e0_0 .net "memhaz", 0 0, L_000001a50bd413c0;  alias, 1 drivers
L_000001a50be04730 .concat8 [ 1 1 0 0], L_000001a50bd41900, L_000001a50bd41270;
S_000001a50bc1d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001a50bd40be0 .functor NOT 1, L_000001a50bd41350, C4<0>, C4<0>, C4<0>;
L_000001a50bd40cc0 .functor AND 1, L_000001a50bd41dd0, L_000001a50bd40be0, C4<1>, C4<1>;
L_000001a50bd40d30 .functor OR 1, L_000001a50bd41ac0, L_000001a50bd40cc0, C4<0>, C4<0>;
L_000001a50bd40e80 .functor NOT 1, v000001a50bdd5b40_0, C4<0>, C4<0>, C4<0>;
L_000001a50bd40da0 .functor AND 1, L_000001a50bd40d30, L_000001a50bd40e80, C4<1>, C4<1>;
L_000001a50bd40e10 .functor OR 1, L_000001a50bd41ac0, L_000001a50bd41350, C4<0>, C4<0>;
L_000001a50bd41c10 .functor NOT 1, v000001a50bdd5b40_0, C4<0>, C4<0>, C4<0>;
L_000001a50bd424d0 .functor AND 1, L_000001a50bd40e10, L_000001a50bd41c10, C4<1>, C4<1>;
v000001a50bd68400_0 .net "EX1_is_oper2_immed", 0 0, v000001a50bdd5b40_0;  alias, 1 drivers
v000001a50bd684a0_0 .net *"_ivl_11", 0 0, L_000001a50bd40da0;  1 drivers
v000001a50bd67780_0 .net *"_ivl_16", 0 0, L_000001a50bd40e10;  1 drivers
v000001a50bd67dc0_0 .net *"_ivl_17", 0 0, L_000001a50bd41c10;  1 drivers
v000001a50bd66ec0_0 .net *"_ivl_2", 0 0, L_000001a50bd40be0;  1 drivers
v000001a50bd66f60_0 .net *"_ivl_20", 0 0, L_000001a50bd424d0;  1 drivers
v000001a50bd671e0_0 .net *"_ivl_5", 0 0, L_000001a50bd40cc0;  1 drivers
v000001a50bd67b40_0 .net *"_ivl_7", 0 0, L_000001a50bd40d30;  1 drivers
v000001a50bd67460_0 .net *"_ivl_8", 0 0, L_000001a50bd40e80;  1 drivers
v000001a50bd67000_0 .net "alu_selB", 1 0, L_000001a50be051d0;  alias, 1 drivers
v000001a50bd68540_0 .net "exhaz", 0 0, L_000001a50bd41350;  alias, 1 drivers
v000001a50bd67c80_0 .net "idhaz", 0 0, L_000001a50bd41ac0;  alias, 1 drivers
v000001a50bd67f00_0 .net "memhaz", 0 0, L_000001a50bd41dd0;  alias, 1 drivers
L_000001a50be051d0 .concat8 [ 1 1 0 0], L_000001a50bd40da0, L_000001a50bd424d0;
S_000001a50bb56040 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001a50bd42540 .functor NOT 1, L_000001a50bd41350, C4<0>, C4<0>, C4<0>;
L_000001a50bd425b0 .functor AND 1, L_000001a50bd41dd0, L_000001a50bd42540, C4<1>, C4<1>;
L_000001a50bd42690 .functor OR 1, L_000001a50bd41ac0, L_000001a50bd425b0, C4<0>, C4<0>;
L_000001a50bd42700 .functor OR 1, L_000001a50bd41ac0, L_000001a50bd41350, C4<0>, C4<0>;
v000001a50bd68720_0 .net *"_ivl_12", 0 0, L_000001a50bd42700;  1 drivers
v000001a50bd66920_0 .net *"_ivl_2", 0 0, L_000001a50bd42540;  1 drivers
v000001a50bd669c0_0 .net *"_ivl_5", 0 0, L_000001a50bd425b0;  1 drivers
v000001a50bd67d20_0 .net *"_ivl_7", 0 0, L_000001a50bd42690;  1 drivers
v000001a50bd67fa0_0 .net "exhaz", 0 0, L_000001a50bd41350;  alias, 1 drivers
v000001a50bd68040_0 .net "idhaz", 0 0, L_000001a50bd41ac0;  alias, 1 drivers
v000001a50bce53b0_0 .net "memhaz", 0 0, L_000001a50bd41dd0;  alias, 1 drivers
v000001a50bce44b0_0 .net "store_rs2_forward", 1 0, L_000001a50be05310;  alias, 1 drivers
L_000001a50be05310 .concat8 [ 1 1 0 0], L_000001a50bd42690, L_000001a50bd42700;
S_000001a50bb561d0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001a50bce4b90_0 .net "EX_ALU_OUT", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bce4e10_0 .net "EX_memread", 0 0, v000001a50bdd3ca0_0;  alias, 1 drivers
v000001a50bccecf0_0 .net "EX_memwrite", 0 0, v000001a50bdd3fc0_0;  alias, 1 drivers
v000001a50bccee30_0 .net "EX_opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
v000001a50bdc3bf0_0 .net "EX_rd_ind", 4 0, v000001a50bdd41a0_0;  alias, 1 drivers
v000001a50bdc3c90_0 .net "EX_rd_indzero", 0 0, L_000001a50be764d0;  1 drivers
v000001a50bdc2a70_0 .net "EX_regwrite", 0 0, v000001a50bdd1fe0_0;  alias, 1 drivers
v000001a50bdc2ed0_0 .net "EX_rs2_out", 31 0, v000001a50bdd23a0_0;  alias, 1 drivers
v000001a50bdc2d90_0 .var "MEM_ALU_OUT", 31 0;
v000001a50bdc3510_0 .var "MEM_memread", 0 0;
v000001a50bdc3290_0 .var "MEM_memwrite", 0 0;
v000001a50bdc38d0_0 .var "MEM_opcode", 11 0;
v000001a50bdc35b0_0 .var "MEM_rd_ind", 4 0;
v000001a50bdc4410_0 .var "MEM_rd_indzero", 0 0;
v000001a50bdc29d0_0 .var "MEM_regwrite", 0 0;
v000001a50bdc2570_0 .var "MEM_rs2", 31 0;
v000001a50bdc3830_0 .net "clk", 0 0, L_000001a50be1cfb0;  1 drivers
v000001a50bdc2b10_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4b040 .event posedge, v000001a50bdc2b10_0, v000001a50bdc3830_0;
S_000001a50bb229c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001a50bb614e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bb61518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bb61550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bb61588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bb615c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bb615f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bb61630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bb61668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bb616a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bb616d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bb61710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bb61748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bb61780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bb617b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bb617f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bb61828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bb61860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bb61898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bb618d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bb61908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bb61940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bb61978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bb619b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bb619e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bb61a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a50be1b960 .functor XOR 1, L_000001a50be1b8f0, v000001a50bdd4100_0, C4<0>, C4<0>;
L_000001a50be1ced0 .functor NOT 1, L_000001a50be1b960, C4<0>, C4<0>, C4<0>;
L_000001a50be1cf40 .functor OR 1, v000001a50be02750_0, L_000001a50be1ced0, C4<0>, C4<0>;
L_000001a50be1ce60 .functor NOT 1, L_000001a50be1cf40, C4<0>, C4<0>, C4<0>;
v000001a50bdc8420_0 .net "ALU_OP", 3 0, v000001a50bdc61c0_0;  1 drivers
v000001a50bdc7160_0 .net "BranchDecision", 0 0, L_000001a50be1b8f0;  1 drivers
v000001a50bdc69e0_0 .net "CF", 0 0, v000001a50bdc6b20_0;  1 drivers
v000001a50bdc6a80_0 .net "EX_opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
v000001a50bdc8240_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  alias, 1 drivers
v000001a50bdc7ac0_0 .net "ZF", 0 0, L_000001a50be1c990;  1 drivers
L_000001a50be20ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a50bdc7200_0 .net/2u *"_ivl_0", 31 0, L_000001a50be20ce8;  1 drivers
v000001a50bdc63a0_0 .net *"_ivl_11", 0 0, L_000001a50be1cf40;  1 drivers
v000001a50bdc86a0_0 .net *"_ivl_2", 31 0, L_000001a50be00db0;  1 drivers
v000001a50bdc6440_0 .net *"_ivl_6", 0 0, L_000001a50be1b960;  1 drivers
v000001a50bdc7480_0 .net *"_ivl_8", 0 0, L_000001a50be1ced0;  1 drivers
v000001a50bdc7de0_0 .net "alu_out", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bdc6080_0 .net "alu_outw", 31 0, v000001a50bdc7980_0;  1 drivers
v000001a50bdc87e0_0 .net "is_beq", 0 0, v000001a50bdd2f80_0;  alias, 1 drivers
v000001a50bdc6580_0 .net "is_bne", 0 0, v000001a50bdd35c0_0;  alias, 1 drivers
v000001a50bdc6bc0_0 .net "is_jal", 0 0, v000001a50bdd46a0_0;  alias, 1 drivers
v000001a50bdc6c60_0 .net "oper1", 31 0, v000001a50bdd3ac0_0;  alias, 1 drivers
v000001a50bdc8740_0 .net "oper2", 31 0, v000001a50bdd3d40_0;  alias, 1 drivers
v000001a50bdc6d00_0 .net "pc", 31 0, v000001a50bdd3520_0;  alias, 1 drivers
v000001a50bdc7c00_0 .net "predicted", 0 0, v000001a50bdd4100_0;  alias, 1 drivers
v000001a50bdc6da0_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
L_000001a50be00db0 .arith/sum 32, v000001a50bdd3520_0, L_000001a50be20ce8;
L_000001a50be009f0 .functor MUXZ 32, v000001a50bdc7980_0, L_000001a50be00db0, v000001a50bdd46a0_0, C4<>;
S_000001a50bb22b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001a50bb229c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001a50be1b6c0 .functor AND 1, v000001a50bdd2f80_0, L_000001a50be1b650, C4<1>, C4<1>;
L_000001a50be1b730 .functor NOT 1, L_000001a50be1b650, C4<0>, C4<0>, C4<0>;
L_000001a50be1b880 .functor AND 1, v000001a50bdd35c0_0, L_000001a50be1b730, C4<1>, C4<1>;
L_000001a50be1b8f0 .functor OR 1, L_000001a50be1b6c0, L_000001a50be1b880, C4<0>, C4<0>;
v000001a50bdc68a0_0 .net "BranchDecision", 0 0, L_000001a50be1b8f0;  alias, 1 drivers
v000001a50bdc6940_0 .net *"_ivl_2", 0 0, L_000001a50be1b730;  1 drivers
v000001a50bdc7b60_0 .net "is_beq", 0 0, v000001a50bdd2f80_0;  alias, 1 drivers
v000001a50bdc82e0_0 .net "is_beq_taken", 0 0, L_000001a50be1b6c0;  1 drivers
v000001a50bdc6620_0 .net "is_bne", 0 0, v000001a50bdd35c0_0;  alias, 1 drivers
v000001a50bdc66c0_0 .net "is_bne_taken", 0 0, L_000001a50be1b880;  1 drivers
v000001a50bdc70c0_0 .net "is_eq", 0 0, L_000001a50be1b650;  1 drivers
v000001a50bdc8380_0 .net "oper1", 31 0, v000001a50bdd3ac0_0;  alias, 1 drivers
v000001a50bdc64e0_0 .net "oper2", 31 0, v000001a50bdd3d40_0;  alias, 1 drivers
S_000001a50bb79b20 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001a50bb22b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001a50be1bd50 .functor XOR 1, L_000001a50be01350, L_000001a50be02070, C4<0>, C4<0>;
L_000001a50be1b1f0 .functor XOR 1, L_000001a50bdfff50, L_000001a50be00b30, C4<0>, C4<0>;
L_000001a50be1ca00 .functor XOR 1, L_000001a50bdffff0, L_000001a50be00bd0, C4<0>, C4<0>;
L_000001a50be1bf10 .functor XOR 1, L_000001a50be00090, L_000001a50be00c70, C4<0>, C4<0>;
L_000001a50be1c0d0 .functor XOR 1, L_000001a50be01210, L_000001a50be00e50, C4<0>, C4<0>;
L_000001a50be1b2d0 .functor XOR 1, L_000001a50be00ef0, L_000001a50be012b0, C4<0>, C4<0>;
L_000001a50be1c6f0 .functor XOR 1, L_000001a50be73730, L_000001a50be737d0, C4<0>, C4<0>;
L_000001a50be1cb50 .functor XOR 1, L_000001a50be74e50, L_000001a50be728d0, C4<0>, C4<0>;
L_000001a50be1c760 .functor XOR 1, L_000001a50be72e70, L_000001a50be73190, C4<0>, C4<0>;
L_000001a50be1cc30 .functor XOR 1, L_000001a50be73230, L_000001a50be72f10, C4<0>, C4<0>;
L_000001a50be1ca70 .functor XOR 1, L_000001a50be73cd0, L_000001a50be74770, C4<0>, C4<0>;
L_000001a50be1bf80 .functor XOR 1, L_000001a50be73870, L_000001a50be74950, C4<0>, C4<0>;
L_000001a50be1c140 .functor XOR 1, L_000001a50be72d30, L_000001a50be744f0, C4<0>, C4<0>;
L_000001a50be1c300 .functor XOR 1, L_000001a50be74c70, L_000001a50be72b50, C4<0>, C4<0>;
L_000001a50be1b810 .functor XOR 1, L_000001a50be73c30, L_000001a50be732d0, C4<0>, C4<0>;
L_000001a50be1bb20 .functor XOR 1, L_000001a50be73f50, L_000001a50be746d0, C4<0>, C4<0>;
L_000001a50be1c920 .functor XOR 1, L_000001a50be735f0, L_000001a50be72970, C4<0>, C4<0>;
L_000001a50be1cae0 .functor XOR 1, L_000001a50be72fb0, L_000001a50be74590, C4<0>, C4<0>;
L_000001a50be1c3e0 .functor XOR 1, L_000001a50be72bf0, L_000001a50be730f0, C4<0>, C4<0>;
L_000001a50be1b570 .functor XOR 1, L_000001a50be74630, L_000001a50be74d10, C4<0>, C4<0>;
L_000001a50be1b260 .functor XOR 1, L_000001a50be74810, L_000001a50be73910, C4<0>, C4<0>;
L_000001a50be1c450 .functor XOR 1, L_000001a50be748b0, L_000001a50be739b0, C4<0>, C4<0>;
L_000001a50be1c4c0 .functor XOR 1, L_000001a50be73a50, L_000001a50be73050, C4<0>, C4<0>;
L_000001a50be1bc70 .functor XOR 1, L_000001a50be743b0, L_000001a50be72dd0, C4<0>, C4<0>;
L_000001a50be1c530 .functor XOR 1, L_000001a50be74a90, L_000001a50be74450, C4<0>, C4<0>;
L_000001a50be1c610 .functor XOR 1, L_000001a50be73b90, L_000001a50be73af0, C4<0>, C4<0>;
L_000001a50be1b340 .functor XOR 1, L_000001a50be73370, L_000001a50be74b30, C4<0>, C4<0>;
L_000001a50be1c680 .functor XOR 1, L_000001a50be72790, L_000001a50be73410, C4<0>, C4<0>;
L_000001a50be1b3b0 .functor XOR 1, L_000001a50be734b0, L_000001a50be73550, C4<0>, C4<0>;
L_000001a50be1b420 .functor XOR 1, L_000001a50be749f0, L_000001a50be74bd0, C4<0>, C4<0>;
L_000001a50be1b490 .functor XOR 1, L_000001a50be74db0, L_000001a50be74ef0, C4<0>, C4<0>;
L_000001a50be1b5e0 .functor XOR 1, L_000001a50be73690, L_000001a50be73e10, C4<0>, C4<0>;
L_000001a50be1b650/0/0 .functor OR 1, L_000001a50be73eb0, L_000001a50be73ff0, L_000001a50be72830, L_000001a50be74090;
L_000001a50be1b650/0/4 .functor OR 1, L_000001a50be72a10, L_000001a50be72c90, L_000001a50be74130, L_000001a50be72ab0;
L_000001a50be1b650/0/8 .functor OR 1, L_000001a50be741d0, L_000001a50be74270, L_000001a50be74310, L_000001a50be75df0;
L_000001a50be1b650/0/12 .functor OR 1, L_000001a50be76610, L_000001a50be76890, L_000001a50be75fd0, L_000001a50be75490;
L_000001a50be1b650/0/16 .functor OR 1, L_000001a50be75a30, L_000001a50be75710, L_000001a50be757b0, L_000001a50be75b70;
L_000001a50be1b650/0/20 .functor OR 1, L_000001a50be76070, L_000001a50be76bb0, L_000001a50be76c50, L_000001a50be75ad0;
L_000001a50be1b650/0/24 .functor OR 1, L_000001a50be76930, L_000001a50be75f30, L_000001a50be75170, L_000001a50be766b0;
L_000001a50be1b650/0/28 .functor OR 1, L_000001a50be75530, L_000001a50be76110, L_000001a50be77290, L_000001a50be75350;
L_000001a50be1b650/1/0 .functor OR 1, L_000001a50be1b650/0/0, L_000001a50be1b650/0/4, L_000001a50be1b650/0/8, L_000001a50be1b650/0/12;
L_000001a50be1b650/1/4 .functor OR 1, L_000001a50be1b650/0/16, L_000001a50be1b650/0/20, L_000001a50be1b650/0/24, L_000001a50be1b650/0/28;
L_000001a50be1b650 .functor NOR 1, L_000001a50be1b650/1/0, L_000001a50be1b650/1/4, C4<0>, C4<0>;
v000001a50bdc2750_0 .net *"_ivl_0", 0 0, L_000001a50be1bd50;  1 drivers
v000001a50bdc4050_0 .net *"_ivl_101", 0 0, L_000001a50be72970;  1 drivers
v000001a50bdc3470_0 .net *"_ivl_102", 0 0, L_000001a50be1cae0;  1 drivers
v000001a50bdc27f0_0 .net *"_ivl_105", 0 0, L_000001a50be72fb0;  1 drivers
v000001a50bdc2930_0 .net *"_ivl_107", 0 0, L_000001a50be74590;  1 drivers
v000001a50bdc3b50_0 .net *"_ivl_108", 0 0, L_000001a50be1c3e0;  1 drivers
v000001a50bdc42d0_0 .net *"_ivl_11", 0 0, L_000001a50be00b30;  1 drivers
v000001a50bdc3790_0 .net *"_ivl_111", 0 0, L_000001a50be72bf0;  1 drivers
v000001a50bdc3150_0 .net *"_ivl_113", 0 0, L_000001a50be730f0;  1 drivers
v000001a50bdc3e70_0 .net *"_ivl_114", 0 0, L_000001a50be1b570;  1 drivers
v000001a50bdc3970_0 .net *"_ivl_117", 0 0, L_000001a50be74630;  1 drivers
v000001a50bdc2bb0_0 .net *"_ivl_119", 0 0, L_000001a50be74d10;  1 drivers
v000001a50bdc3f10_0 .net *"_ivl_12", 0 0, L_000001a50be1ca00;  1 drivers
v000001a50bdc45f0_0 .net *"_ivl_120", 0 0, L_000001a50be1b260;  1 drivers
v000001a50bdc2890_0 .net *"_ivl_123", 0 0, L_000001a50be74810;  1 drivers
v000001a50bdc3650_0 .net *"_ivl_125", 0 0, L_000001a50be73910;  1 drivers
v000001a50bdc36f0_0 .net *"_ivl_126", 0 0, L_000001a50be1c450;  1 drivers
v000001a50bdc2e30_0 .net *"_ivl_129", 0 0, L_000001a50be748b0;  1 drivers
v000001a50bdc3a10_0 .net *"_ivl_131", 0 0, L_000001a50be739b0;  1 drivers
v000001a50bdc2390_0 .net *"_ivl_132", 0 0, L_000001a50be1c4c0;  1 drivers
v000001a50bdc2c50_0 .net *"_ivl_135", 0 0, L_000001a50be73a50;  1 drivers
v000001a50bdc4730_0 .net *"_ivl_137", 0 0, L_000001a50be73050;  1 drivers
v000001a50bdc3330_0 .net *"_ivl_138", 0 0, L_000001a50be1bc70;  1 drivers
v000001a50bdc22f0_0 .net *"_ivl_141", 0 0, L_000001a50be743b0;  1 drivers
v000001a50bdc4190_0 .net *"_ivl_143", 0 0, L_000001a50be72dd0;  1 drivers
v000001a50bdc4690_0 .net *"_ivl_144", 0 0, L_000001a50be1c530;  1 drivers
v000001a50bdc2f70_0 .net *"_ivl_147", 0 0, L_000001a50be74a90;  1 drivers
v000001a50bdc3ab0_0 .net *"_ivl_149", 0 0, L_000001a50be74450;  1 drivers
v000001a50bdc4230_0 .net *"_ivl_15", 0 0, L_000001a50bdffff0;  1 drivers
v000001a50bdc3fb0_0 .net *"_ivl_150", 0 0, L_000001a50be1c610;  1 drivers
v000001a50bdc2250_0 .net *"_ivl_153", 0 0, L_000001a50be73b90;  1 drivers
v000001a50bdc2430_0 .net *"_ivl_155", 0 0, L_000001a50be73af0;  1 drivers
v000001a50bdc44b0_0 .net *"_ivl_156", 0 0, L_000001a50be1b340;  1 drivers
v000001a50bdc3d30_0 .net *"_ivl_159", 0 0, L_000001a50be73370;  1 drivers
v000001a50bdc26b0_0 .net *"_ivl_161", 0 0, L_000001a50be74b30;  1 drivers
v000001a50bdc47d0_0 .net *"_ivl_162", 0 0, L_000001a50be1c680;  1 drivers
v000001a50bdc3dd0_0 .net *"_ivl_165", 0 0, L_000001a50be72790;  1 drivers
v000001a50bdc2cf0_0 .net *"_ivl_167", 0 0, L_000001a50be73410;  1 drivers
v000001a50bdc24d0_0 .net *"_ivl_168", 0 0, L_000001a50be1b3b0;  1 drivers
v000001a50bdc3010_0 .net *"_ivl_17", 0 0, L_000001a50be00bd0;  1 drivers
v000001a50bdc30b0_0 .net *"_ivl_171", 0 0, L_000001a50be734b0;  1 drivers
v000001a50bdc31f0_0 .net *"_ivl_173", 0 0, L_000001a50be73550;  1 drivers
v000001a50bdc40f0_0 .net *"_ivl_174", 0 0, L_000001a50be1b420;  1 drivers
v000001a50bdc2610_0 .net *"_ivl_177", 0 0, L_000001a50be749f0;  1 drivers
v000001a50bdc33d0_0 .net *"_ivl_179", 0 0, L_000001a50be74bd0;  1 drivers
v000001a50bdc4370_0 .net *"_ivl_18", 0 0, L_000001a50be1bf10;  1 drivers
v000001a50bdc2070_0 .net *"_ivl_180", 0 0, L_000001a50be1b490;  1 drivers
v000001a50bdc2110_0 .net *"_ivl_183", 0 0, L_000001a50be74db0;  1 drivers
v000001a50bdc21b0_0 .net *"_ivl_185", 0 0, L_000001a50be74ef0;  1 drivers
v000001a50bdc53b0_0 .net *"_ivl_186", 0 0, L_000001a50be1b5e0;  1 drivers
v000001a50bdc59f0_0 .net *"_ivl_190", 0 0, L_000001a50be73690;  1 drivers
v000001a50bdc51d0_0 .net *"_ivl_192", 0 0, L_000001a50be73e10;  1 drivers
v000001a50bdc5270_0 .net *"_ivl_194", 0 0, L_000001a50be73eb0;  1 drivers
v000001a50bdc4e10_0 .net *"_ivl_196", 0 0, L_000001a50be73ff0;  1 drivers
v000001a50bdc4eb0_0 .net *"_ivl_198", 0 0, L_000001a50be72830;  1 drivers
v000001a50bdc5090_0 .net *"_ivl_200", 0 0, L_000001a50be74090;  1 drivers
v000001a50bdc5310_0 .net *"_ivl_202", 0 0, L_000001a50be72a10;  1 drivers
v000001a50bdc5a90_0 .net *"_ivl_204", 0 0, L_000001a50be72c90;  1 drivers
v000001a50bdc49b0_0 .net *"_ivl_206", 0 0, L_000001a50be74130;  1 drivers
v000001a50bdc5130_0 .net *"_ivl_208", 0 0, L_000001a50be72ab0;  1 drivers
v000001a50bdc4f50_0 .net *"_ivl_21", 0 0, L_000001a50be00090;  1 drivers
v000001a50bdc5450_0 .net *"_ivl_210", 0 0, L_000001a50be741d0;  1 drivers
v000001a50bdc4ff0_0 .net *"_ivl_212", 0 0, L_000001a50be74270;  1 drivers
v000001a50bdc56d0_0 .net *"_ivl_214", 0 0, L_000001a50be74310;  1 drivers
v000001a50bdc5810_0 .net *"_ivl_216", 0 0, L_000001a50be75df0;  1 drivers
v000001a50bdc58b0_0 .net *"_ivl_218", 0 0, L_000001a50be76610;  1 drivers
v000001a50bdc54f0_0 .net *"_ivl_220", 0 0, L_000001a50be76890;  1 drivers
v000001a50bdc5590_0 .net *"_ivl_222", 0 0, L_000001a50be75fd0;  1 drivers
v000001a50bdc5630_0 .net *"_ivl_224", 0 0, L_000001a50be75490;  1 drivers
v000001a50bdc5b30_0 .net *"_ivl_226", 0 0, L_000001a50be75a30;  1 drivers
v000001a50bdc5d10_0 .net *"_ivl_228", 0 0, L_000001a50be75710;  1 drivers
v000001a50bdc5770_0 .net *"_ivl_23", 0 0, L_000001a50be00c70;  1 drivers
v000001a50bdc4b90_0 .net *"_ivl_230", 0 0, L_000001a50be757b0;  1 drivers
v000001a50bdc5950_0 .net *"_ivl_232", 0 0, L_000001a50be75b70;  1 drivers
v000001a50bdc5bd0_0 .net *"_ivl_234", 0 0, L_000001a50be76070;  1 drivers
v000001a50bdc5c70_0 .net *"_ivl_236", 0 0, L_000001a50be76bb0;  1 drivers
v000001a50bdc5db0_0 .net *"_ivl_238", 0 0, L_000001a50be76c50;  1 drivers
v000001a50bdc5e50_0 .net *"_ivl_24", 0 0, L_000001a50be1c0d0;  1 drivers
v000001a50bdc5ef0_0 .net *"_ivl_240", 0 0, L_000001a50be75ad0;  1 drivers
v000001a50bdc4870_0 .net *"_ivl_242", 0 0, L_000001a50be76930;  1 drivers
v000001a50bdc4910_0 .net *"_ivl_244", 0 0, L_000001a50be75f30;  1 drivers
v000001a50bdc4a50_0 .net *"_ivl_246", 0 0, L_000001a50be75170;  1 drivers
v000001a50bdc4af0_0 .net *"_ivl_248", 0 0, L_000001a50be766b0;  1 drivers
v000001a50bdc4c30_0 .net *"_ivl_250", 0 0, L_000001a50be75530;  1 drivers
v000001a50bdc4cd0_0 .net *"_ivl_252", 0 0, L_000001a50be76110;  1 drivers
v000001a50bdc4d70_0 .net *"_ivl_254", 0 0, L_000001a50be77290;  1 drivers
v000001a50bce5950_0 .net *"_ivl_256", 0 0, L_000001a50be75350;  1 drivers
v000001a50bdc8e20_0 .net *"_ivl_27", 0 0, L_000001a50be01210;  1 drivers
v000001a50bdc9f00_0 .net *"_ivl_29", 0 0, L_000001a50be00e50;  1 drivers
v000001a50bdc9460_0 .net *"_ivl_3", 0 0, L_000001a50be01350;  1 drivers
v000001a50bdc8ec0_0 .net *"_ivl_30", 0 0, L_000001a50be1b2d0;  1 drivers
v000001a50bdc8f60_0 .net *"_ivl_33", 0 0, L_000001a50be00ef0;  1 drivers
v000001a50bdc9640_0 .net *"_ivl_35", 0 0, L_000001a50be012b0;  1 drivers
v000001a50bdc9000_0 .net *"_ivl_36", 0 0, L_000001a50be1c6f0;  1 drivers
v000001a50bdc9320_0 .net *"_ivl_39", 0 0, L_000001a50be73730;  1 drivers
v000001a50bdc8a60_0 .net *"_ivl_41", 0 0, L_000001a50be737d0;  1 drivers
v000001a50bdc8ce0_0 .net *"_ivl_42", 0 0, L_000001a50be1cb50;  1 drivers
v000001a50bdc9a00_0 .net *"_ivl_45", 0 0, L_000001a50be74e50;  1 drivers
v000001a50bdc9d20_0 .net *"_ivl_47", 0 0, L_000001a50be728d0;  1 drivers
v000001a50bdc8920_0 .net *"_ivl_48", 0 0, L_000001a50be1c760;  1 drivers
v000001a50bdc9aa0_0 .net *"_ivl_5", 0 0, L_000001a50be02070;  1 drivers
v000001a50bdc8880_0 .net *"_ivl_51", 0 0, L_000001a50be72e70;  1 drivers
v000001a50bdc90a0_0 .net *"_ivl_53", 0 0, L_000001a50be73190;  1 drivers
v000001a50bdc93c0_0 .net *"_ivl_54", 0 0, L_000001a50be1cc30;  1 drivers
v000001a50bdc9500_0 .net *"_ivl_57", 0 0, L_000001a50be73230;  1 drivers
v000001a50bdc9dc0_0 .net *"_ivl_59", 0 0, L_000001a50be72f10;  1 drivers
v000001a50bdc9b40_0 .net *"_ivl_6", 0 0, L_000001a50be1b1f0;  1 drivers
v000001a50bdc9e60_0 .net *"_ivl_60", 0 0, L_000001a50be1ca70;  1 drivers
v000001a50bdc89c0_0 .net *"_ivl_63", 0 0, L_000001a50be73cd0;  1 drivers
v000001a50bdc95a0_0 .net *"_ivl_65", 0 0, L_000001a50be74770;  1 drivers
v000001a50bdc8b00_0 .net *"_ivl_66", 0 0, L_000001a50be1bf80;  1 drivers
v000001a50bdc9140_0 .net *"_ivl_69", 0 0, L_000001a50be73870;  1 drivers
v000001a50bdc91e0_0 .net *"_ivl_71", 0 0, L_000001a50be74950;  1 drivers
v000001a50bdc96e0_0 .net *"_ivl_72", 0 0, L_000001a50be1c140;  1 drivers
v000001a50bdc8d80_0 .net *"_ivl_75", 0 0, L_000001a50be72d30;  1 drivers
v000001a50bdc9780_0 .net *"_ivl_77", 0 0, L_000001a50be744f0;  1 drivers
v000001a50bdc9280_0 .net *"_ivl_78", 0 0, L_000001a50be1c300;  1 drivers
v000001a50bdc9820_0 .net *"_ivl_81", 0 0, L_000001a50be74c70;  1 drivers
v000001a50bdc9c80_0 .net *"_ivl_83", 0 0, L_000001a50be72b50;  1 drivers
v000001a50bdc8ba0_0 .net *"_ivl_84", 0 0, L_000001a50be1b810;  1 drivers
v000001a50bdc8c40_0 .net *"_ivl_87", 0 0, L_000001a50be73c30;  1 drivers
v000001a50bdc98c0_0 .net *"_ivl_89", 0 0, L_000001a50be732d0;  1 drivers
v000001a50bdc9be0_0 .net *"_ivl_9", 0 0, L_000001a50bdfff50;  1 drivers
v000001a50bdc9960_0 .net *"_ivl_90", 0 0, L_000001a50be1bb20;  1 drivers
v000001a50bdc6800_0 .net *"_ivl_93", 0 0, L_000001a50be73f50;  1 drivers
v000001a50bdc72a0_0 .net *"_ivl_95", 0 0, L_000001a50be746d0;  1 drivers
v000001a50bdc78e0_0 .net *"_ivl_96", 0 0, L_000001a50be1c920;  1 drivers
v000001a50bdc84c0_0 .net *"_ivl_99", 0 0, L_000001a50be735f0;  1 drivers
v000001a50bdc7660_0 .net "a", 31 0, v000001a50bdd3ac0_0;  alias, 1 drivers
v000001a50bdc6760_0 .net "b", 31 0, v000001a50bdd3d40_0;  alias, 1 drivers
v000001a50bdc8560_0 .net "out", 0 0, L_000001a50be1b650;  alias, 1 drivers
v000001a50bdc6300_0 .net "temp", 31 0, L_000001a50be73d70;  1 drivers
L_000001a50be01350 .part v000001a50bdd3ac0_0, 0, 1;
L_000001a50be02070 .part v000001a50bdd3d40_0, 0, 1;
L_000001a50bdfff50 .part v000001a50bdd3ac0_0, 1, 1;
L_000001a50be00b30 .part v000001a50bdd3d40_0, 1, 1;
L_000001a50bdffff0 .part v000001a50bdd3ac0_0, 2, 1;
L_000001a50be00bd0 .part v000001a50bdd3d40_0, 2, 1;
L_000001a50be00090 .part v000001a50bdd3ac0_0, 3, 1;
L_000001a50be00c70 .part v000001a50bdd3d40_0, 3, 1;
L_000001a50be01210 .part v000001a50bdd3ac0_0, 4, 1;
L_000001a50be00e50 .part v000001a50bdd3d40_0, 4, 1;
L_000001a50be00ef0 .part v000001a50bdd3ac0_0, 5, 1;
L_000001a50be012b0 .part v000001a50bdd3d40_0, 5, 1;
L_000001a50be73730 .part v000001a50bdd3ac0_0, 6, 1;
L_000001a50be737d0 .part v000001a50bdd3d40_0, 6, 1;
L_000001a50be74e50 .part v000001a50bdd3ac0_0, 7, 1;
L_000001a50be728d0 .part v000001a50bdd3d40_0, 7, 1;
L_000001a50be72e70 .part v000001a50bdd3ac0_0, 8, 1;
L_000001a50be73190 .part v000001a50bdd3d40_0, 8, 1;
L_000001a50be73230 .part v000001a50bdd3ac0_0, 9, 1;
L_000001a50be72f10 .part v000001a50bdd3d40_0, 9, 1;
L_000001a50be73cd0 .part v000001a50bdd3ac0_0, 10, 1;
L_000001a50be74770 .part v000001a50bdd3d40_0, 10, 1;
L_000001a50be73870 .part v000001a50bdd3ac0_0, 11, 1;
L_000001a50be74950 .part v000001a50bdd3d40_0, 11, 1;
L_000001a50be72d30 .part v000001a50bdd3ac0_0, 12, 1;
L_000001a50be744f0 .part v000001a50bdd3d40_0, 12, 1;
L_000001a50be74c70 .part v000001a50bdd3ac0_0, 13, 1;
L_000001a50be72b50 .part v000001a50bdd3d40_0, 13, 1;
L_000001a50be73c30 .part v000001a50bdd3ac0_0, 14, 1;
L_000001a50be732d0 .part v000001a50bdd3d40_0, 14, 1;
L_000001a50be73f50 .part v000001a50bdd3ac0_0, 15, 1;
L_000001a50be746d0 .part v000001a50bdd3d40_0, 15, 1;
L_000001a50be735f0 .part v000001a50bdd3ac0_0, 16, 1;
L_000001a50be72970 .part v000001a50bdd3d40_0, 16, 1;
L_000001a50be72fb0 .part v000001a50bdd3ac0_0, 17, 1;
L_000001a50be74590 .part v000001a50bdd3d40_0, 17, 1;
L_000001a50be72bf0 .part v000001a50bdd3ac0_0, 18, 1;
L_000001a50be730f0 .part v000001a50bdd3d40_0, 18, 1;
L_000001a50be74630 .part v000001a50bdd3ac0_0, 19, 1;
L_000001a50be74d10 .part v000001a50bdd3d40_0, 19, 1;
L_000001a50be74810 .part v000001a50bdd3ac0_0, 20, 1;
L_000001a50be73910 .part v000001a50bdd3d40_0, 20, 1;
L_000001a50be748b0 .part v000001a50bdd3ac0_0, 21, 1;
L_000001a50be739b0 .part v000001a50bdd3d40_0, 21, 1;
L_000001a50be73a50 .part v000001a50bdd3ac0_0, 22, 1;
L_000001a50be73050 .part v000001a50bdd3d40_0, 22, 1;
L_000001a50be743b0 .part v000001a50bdd3ac0_0, 23, 1;
L_000001a50be72dd0 .part v000001a50bdd3d40_0, 23, 1;
L_000001a50be74a90 .part v000001a50bdd3ac0_0, 24, 1;
L_000001a50be74450 .part v000001a50bdd3d40_0, 24, 1;
L_000001a50be73b90 .part v000001a50bdd3ac0_0, 25, 1;
L_000001a50be73af0 .part v000001a50bdd3d40_0, 25, 1;
L_000001a50be73370 .part v000001a50bdd3ac0_0, 26, 1;
L_000001a50be74b30 .part v000001a50bdd3d40_0, 26, 1;
L_000001a50be72790 .part v000001a50bdd3ac0_0, 27, 1;
L_000001a50be73410 .part v000001a50bdd3d40_0, 27, 1;
L_000001a50be734b0 .part v000001a50bdd3ac0_0, 28, 1;
L_000001a50be73550 .part v000001a50bdd3d40_0, 28, 1;
L_000001a50be749f0 .part v000001a50bdd3ac0_0, 29, 1;
L_000001a50be74bd0 .part v000001a50bdd3d40_0, 29, 1;
L_000001a50be74db0 .part v000001a50bdd3ac0_0, 30, 1;
L_000001a50be74ef0 .part v000001a50bdd3d40_0, 30, 1;
LS_000001a50be73d70_0_0 .concat8 [ 1 1 1 1], L_000001a50be1bd50, L_000001a50be1b1f0, L_000001a50be1ca00, L_000001a50be1bf10;
LS_000001a50be73d70_0_4 .concat8 [ 1 1 1 1], L_000001a50be1c0d0, L_000001a50be1b2d0, L_000001a50be1c6f0, L_000001a50be1cb50;
LS_000001a50be73d70_0_8 .concat8 [ 1 1 1 1], L_000001a50be1c760, L_000001a50be1cc30, L_000001a50be1ca70, L_000001a50be1bf80;
LS_000001a50be73d70_0_12 .concat8 [ 1 1 1 1], L_000001a50be1c140, L_000001a50be1c300, L_000001a50be1b810, L_000001a50be1bb20;
LS_000001a50be73d70_0_16 .concat8 [ 1 1 1 1], L_000001a50be1c920, L_000001a50be1cae0, L_000001a50be1c3e0, L_000001a50be1b570;
LS_000001a50be73d70_0_20 .concat8 [ 1 1 1 1], L_000001a50be1b260, L_000001a50be1c450, L_000001a50be1c4c0, L_000001a50be1bc70;
LS_000001a50be73d70_0_24 .concat8 [ 1 1 1 1], L_000001a50be1c530, L_000001a50be1c610, L_000001a50be1b340, L_000001a50be1c680;
LS_000001a50be73d70_0_28 .concat8 [ 1 1 1 1], L_000001a50be1b3b0, L_000001a50be1b420, L_000001a50be1b490, L_000001a50be1b5e0;
LS_000001a50be73d70_1_0 .concat8 [ 4 4 4 4], LS_000001a50be73d70_0_0, LS_000001a50be73d70_0_4, LS_000001a50be73d70_0_8, LS_000001a50be73d70_0_12;
LS_000001a50be73d70_1_4 .concat8 [ 4 4 4 4], LS_000001a50be73d70_0_16, LS_000001a50be73d70_0_20, LS_000001a50be73d70_0_24, LS_000001a50be73d70_0_28;
L_000001a50be73d70 .concat8 [ 16 16 0 0], LS_000001a50be73d70_1_0, LS_000001a50be73d70_1_4;
L_000001a50be73690 .part v000001a50bdd3ac0_0, 31, 1;
L_000001a50be73e10 .part v000001a50bdd3d40_0, 31, 1;
L_000001a50be73eb0 .part L_000001a50be73d70, 0, 1;
L_000001a50be73ff0 .part L_000001a50be73d70, 1, 1;
L_000001a50be72830 .part L_000001a50be73d70, 2, 1;
L_000001a50be74090 .part L_000001a50be73d70, 3, 1;
L_000001a50be72a10 .part L_000001a50be73d70, 4, 1;
L_000001a50be72c90 .part L_000001a50be73d70, 5, 1;
L_000001a50be74130 .part L_000001a50be73d70, 6, 1;
L_000001a50be72ab0 .part L_000001a50be73d70, 7, 1;
L_000001a50be741d0 .part L_000001a50be73d70, 8, 1;
L_000001a50be74270 .part L_000001a50be73d70, 9, 1;
L_000001a50be74310 .part L_000001a50be73d70, 10, 1;
L_000001a50be75df0 .part L_000001a50be73d70, 11, 1;
L_000001a50be76610 .part L_000001a50be73d70, 12, 1;
L_000001a50be76890 .part L_000001a50be73d70, 13, 1;
L_000001a50be75fd0 .part L_000001a50be73d70, 14, 1;
L_000001a50be75490 .part L_000001a50be73d70, 15, 1;
L_000001a50be75a30 .part L_000001a50be73d70, 16, 1;
L_000001a50be75710 .part L_000001a50be73d70, 17, 1;
L_000001a50be757b0 .part L_000001a50be73d70, 18, 1;
L_000001a50be75b70 .part L_000001a50be73d70, 19, 1;
L_000001a50be76070 .part L_000001a50be73d70, 20, 1;
L_000001a50be76bb0 .part L_000001a50be73d70, 21, 1;
L_000001a50be76c50 .part L_000001a50be73d70, 22, 1;
L_000001a50be75ad0 .part L_000001a50be73d70, 23, 1;
L_000001a50be76930 .part L_000001a50be73d70, 24, 1;
L_000001a50be75f30 .part L_000001a50be73d70, 25, 1;
L_000001a50be75170 .part L_000001a50be73d70, 26, 1;
L_000001a50be766b0 .part L_000001a50be73d70, 27, 1;
L_000001a50be75530 .part L_000001a50be73d70, 28, 1;
L_000001a50be76110 .part L_000001a50be73d70, 29, 1;
L_000001a50be77290 .part L_000001a50be73d70, 30, 1;
L_000001a50be75350 .part L_000001a50be73d70, 31, 1;
S_000001a50bb79cb0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001a50bb229c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001a50bd4c580 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001a50be1c990 .functor NOT 1, L_000001a50be00d10, C4<0>, C4<0>, C4<0>;
v000001a50bdc7a20_0 .net "A", 31 0, v000001a50bdd3ac0_0;  alias, 1 drivers
v000001a50bdc73e0_0 .net "ALUOP", 3 0, v000001a50bdc61c0_0;  alias, 1 drivers
v000001a50bdc6120_0 .net "B", 31 0, v000001a50bdd3d40_0;  alias, 1 drivers
v000001a50bdc6b20_0 .var "CF", 0 0;
v000001a50bdc8600_0 .net "ZF", 0 0, L_000001a50be1c990;  alias, 1 drivers
v000001a50bdc75c0_0 .net *"_ivl_1", 0 0, L_000001a50be00d10;  1 drivers
v000001a50bdc7980_0 .var "res", 31 0;
E_000001a50bd4c780 .event anyedge, v000001a50bdc73e0_0, v000001a50bdc7660_0, v000001a50bdc6760_0, v000001a50bdc6b20_0;
L_000001a50be00d10 .reduce/or v000001a50bdc7980_0;
S_000001a50bbc31c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001a50bb229c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001a50bdca840 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdca878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdca8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdca8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdca920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdca958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdca990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdca9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdcaa00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdcaa38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdcaa70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdcaaa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdcaae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdcab18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdcab50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdcab88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdcabc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdcabf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdcac30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdcac68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdcaca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdcacd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdcad10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdcad48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdcad80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bdc61c0_0 .var "ALU_OP", 3 0;
v000001a50bdc7340_0 .net "opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
E_000001a50bd4b980 .event anyedge, v000001a50bccee30_0;
S_000001a50bdcadc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001a50bdd4ce0_0 .net "EX1_forward_to_B", 31 0, v000001a50bdd51e0_0;  alias, 1 drivers
v000001a50bdd5d20_0 .net "EX_PFC", 31 0, v000001a50bdd5aa0_0;  alias, 1 drivers
v000001a50bdd4c40_0 .net "EX_PFC_to_IF", 31 0, L_000001a50be01fd0;  alias, 1 drivers
v000001a50bdd4e20_0 .net "alu_selA", 1 0, L_000001a50be04730;  alias, 1 drivers
v000001a50bdd4f60_0 .net "alu_selB", 1 0, L_000001a50be051d0;  alias, 1 drivers
v000001a50bdd58c0_0 .net "ex_haz", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdd5280_0 .net "id_haz", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bdd5500_0 .net "is_jr", 0 0, v000001a50bdd5be0_0;  alias, 1 drivers
v000001a50bdd5000_0 .net "mem_haz", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdd5e60_0 .net "oper1", 31 0, L_000001a50be07510;  alias, 1 drivers
v000001a50bdd53c0_0 .net "oper2", 31 0, L_000001a50be1c370;  alias, 1 drivers
v000001a50bdd5460_0 .net "pc", 31 0, v000001a50bdd5a00_0;  alias, 1 drivers
v000001a50bdd4d80_0 .net "rs1", 31 0, v000001a50bdd5c80_0;  alias, 1 drivers
v000001a50bdd50a0_0 .net "rs2_in", 31 0, v000001a50bdd4a60_0;  alias, 1 drivers
v000001a50bdd4ec0_0 .net "rs2_out", 31 0, L_000001a50be1c8b0;  alias, 1 drivers
v000001a50bdd5140_0 .net "store_rs2_forward", 1 0, L_000001a50be05310;  alias, 1 drivers
L_000001a50be01fd0 .functor MUXZ 32, v000001a50bdd5aa0_0, L_000001a50be07510, v000001a50bdd5be0_0, C4<>;
S_000001a50bbc3350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001a50bdcadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a50bd4c180 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a50be06a90 .functor NOT 1, L_000001a50be01850, C4<0>, C4<0>, C4<0>;
L_000001a50be070b0 .functor NOT 1, L_000001a50be00a90, C4<0>, C4<0>, C4<0>;
L_000001a50be057c0 .functor NOT 1, L_000001a50be01ad0, C4<0>, C4<0>, C4<0>;
L_000001a50be068d0 .functor NOT 1, L_000001a50be013f0, C4<0>, C4<0>, C4<0>;
L_000001a50be05830 .functor AND 32, L_000001a50be067f0, v000001a50bdd5c80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be05910 .functor AND 32, L_000001a50be07190, L_000001a50be882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be05980 .functor OR 32, L_000001a50be05830, L_000001a50be05910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be060f0 .functor AND 32, L_000001a50be06860, v000001a50bdc2d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be07660 .functor OR 32, L_000001a50be05980, L_000001a50be060f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be074a0 .functor AND 32, L_000001a50be06080, L_000001a50be009f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be07510 .functor OR 32, L_000001a50be07660, L_000001a50be074a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdc7840_0 .net *"_ivl_1", 0 0, L_000001a50be01850;  1 drivers
v000001a50bdc7fc0_0 .net *"_ivl_13", 0 0, L_000001a50be01ad0;  1 drivers
v000001a50bdc8060_0 .net *"_ivl_14", 0 0, L_000001a50be057c0;  1 drivers
v000001a50bdc8100_0 .net *"_ivl_19", 0 0, L_000001a50be010d0;  1 drivers
v000001a50bdc81a0_0 .net *"_ivl_2", 0 0, L_000001a50be06a90;  1 drivers
v000001a50bdcfd00_0 .net *"_ivl_23", 0 0, L_000001a50be02430;  1 drivers
v000001a50bdcfda0_0 .net *"_ivl_27", 0 0, L_000001a50be013f0;  1 drivers
v000001a50bdceb80_0 .net *"_ivl_28", 0 0, L_000001a50be068d0;  1 drivers
v000001a50bdcf1c0_0 .net *"_ivl_33", 0 0, L_000001a50be017b0;  1 drivers
v000001a50bdcf3a0_0 .net *"_ivl_37", 0 0, L_000001a50be00f90;  1 drivers
v000001a50bdcf260_0 .net *"_ivl_40", 31 0, L_000001a50be05830;  1 drivers
v000001a50bdceae0_0 .net *"_ivl_42", 31 0, L_000001a50be05910;  1 drivers
v000001a50bdcf6c0_0 .net *"_ivl_44", 31 0, L_000001a50be05980;  1 drivers
v000001a50bdcf9e0_0 .net *"_ivl_46", 31 0, L_000001a50be060f0;  1 drivers
v000001a50bdcea40_0 .net *"_ivl_48", 31 0, L_000001a50be07660;  1 drivers
v000001a50bdcf580_0 .net *"_ivl_50", 31 0, L_000001a50be074a0;  1 drivers
v000001a50bdced60_0 .net *"_ivl_7", 0 0, L_000001a50be00a90;  1 drivers
v000001a50bdcec20_0 .net *"_ivl_8", 0 0, L_000001a50be070b0;  1 drivers
v000001a50bdcecc0_0 .net "ina", 31 0, v000001a50bdd5c80_0;  alias, 1 drivers
v000001a50bdcf120_0 .net "inb", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdce9a0_0 .net "inc", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdcee00_0 .net "ind", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bdce900_0 .net "out", 31 0, L_000001a50be07510;  alias, 1 drivers
v000001a50bdcf300_0 .net "s0", 31 0, L_000001a50be067f0;  1 drivers
v000001a50bdcf8a0_0 .net "s1", 31 0, L_000001a50be07190;  1 drivers
v000001a50bdce7c0_0 .net "s2", 31 0, L_000001a50be06860;  1 drivers
v000001a50bdce860_0 .net "s3", 31 0, L_000001a50be06080;  1 drivers
v000001a50bdceea0_0 .net "sel", 1 0, L_000001a50be04730;  alias, 1 drivers
L_000001a50be01850 .part L_000001a50be04730, 1, 1;
LS_000001a50be01cb0_0_0 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_4 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_8 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_12 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_16 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_20 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_24 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_0_28 .concat [ 1 1 1 1], L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90, L_000001a50be06a90;
LS_000001a50be01cb0_1_0 .concat [ 4 4 4 4], LS_000001a50be01cb0_0_0, LS_000001a50be01cb0_0_4, LS_000001a50be01cb0_0_8, LS_000001a50be01cb0_0_12;
LS_000001a50be01cb0_1_4 .concat [ 4 4 4 4], LS_000001a50be01cb0_0_16, LS_000001a50be01cb0_0_20, LS_000001a50be01cb0_0_24, LS_000001a50be01cb0_0_28;
L_000001a50be01cb0 .concat [ 16 16 0 0], LS_000001a50be01cb0_1_0, LS_000001a50be01cb0_1_4;
L_000001a50be00a90 .part L_000001a50be04730, 0, 1;
LS_000001a50be01c10_0_0 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_4 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_8 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_12 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_16 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_20 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_24 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_0_28 .concat [ 1 1 1 1], L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0, L_000001a50be070b0;
LS_000001a50be01c10_1_0 .concat [ 4 4 4 4], LS_000001a50be01c10_0_0, LS_000001a50be01c10_0_4, LS_000001a50be01c10_0_8, LS_000001a50be01c10_0_12;
LS_000001a50be01c10_1_4 .concat [ 4 4 4 4], LS_000001a50be01c10_0_16, LS_000001a50be01c10_0_20, LS_000001a50be01c10_0_24, LS_000001a50be01c10_0_28;
L_000001a50be01c10 .concat [ 16 16 0 0], LS_000001a50be01c10_1_0, LS_000001a50be01c10_1_4;
L_000001a50be01ad0 .part L_000001a50be04730, 1, 1;
LS_000001a50be01670_0_0 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_4 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_8 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_12 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_16 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_20 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_24 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_0_28 .concat [ 1 1 1 1], L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0, L_000001a50be057c0;
LS_000001a50be01670_1_0 .concat [ 4 4 4 4], LS_000001a50be01670_0_0, LS_000001a50be01670_0_4, LS_000001a50be01670_0_8, LS_000001a50be01670_0_12;
LS_000001a50be01670_1_4 .concat [ 4 4 4 4], LS_000001a50be01670_0_16, LS_000001a50be01670_0_20, LS_000001a50be01670_0_24, LS_000001a50be01670_0_28;
L_000001a50be01670 .concat [ 16 16 0 0], LS_000001a50be01670_1_0, LS_000001a50be01670_1_4;
L_000001a50be010d0 .part L_000001a50be04730, 0, 1;
LS_000001a50be00130_0_0 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_4 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_8 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_12 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_16 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_20 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_24 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_0_28 .concat [ 1 1 1 1], L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0, L_000001a50be010d0;
LS_000001a50be00130_1_0 .concat [ 4 4 4 4], LS_000001a50be00130_0_0, LS_000001a50be00130_0_4, LS_000001a50be00130_0_8, LS_000001a50be00130_0_12;
LS_000001a50be00130_1_4 .concat [ 4 4 4 4], LS_000001a50be00130_0_16, LS_000001a50be00130_0_20, LS_000001a50be00130_0_24, LS_000001a50be00130_0_28;
L_000001a50be00130 .concat [ 16 16 0 0], LS_000001a50be00130_1_0, LS_000001a50be00130_1_4;
L_000001a50be02430 .part L_000001a50be04730, 1, 1;
LS_000001a50be00630_0_0 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_4 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_8 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_12 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_16 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_20 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_24 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_0_28 .concat [ 1 1 1 1], L_000001a50be02430, L_000001a50be02430, L_000001a50be02430, L_000001a50be02430;
LS_000001a50be00630_1_0 .concat [ 4 4 4 4], LS_000001a50be00630_0_0, LS_000001a50be00630_0_4, LS_000001a50be00630_0_8, LS_000001a50be00630_0_12;
LS_000001a50be00630_1_4 .concat [ 4 4 4 4], LS_000001a50be00630_0_16, LS_000001a50be00630_0_20, LS_000001a50be00630_0_24, LS_000001a50be00630_0_28;
L_000001a50be00630 .concat [ 16 16 0 0], LS_000001a50be00630_1_0, LS_000001a50be00630_1_4;
L_000001a50be013f0 .part L_000001a50be04730, 0, 1;
LS_000001a50be01490_0_0 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_4 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_8 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_12 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_16 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_20 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_24 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_0_28 .concat [ 1 1 1 1], L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0, L_000001a50be068d0;
LS_000001a50be01490_1_0 .concat [ 4 4 4 4], LS_000001a50be01490_0_0, LS_000001a50be01490_0_4, LS_000001a50be01490_0_8, LS_000001a50be01490_0_12;
LS_000001a50be01490_1_4 .concat [ 4 4 4 4], LS_000001a50be01490_0_16, LS_000001a50be01490_0_20, LS_000001a50be01490_0_24, LS_000001a50be01490_0_28;
L_000001a50be01490 .concat [ 16 16 0 0], LS_000001a50be01490_1_0, LS_000001a50be01490_1_4;
L_000001a50be017b0 .part L_000001a50be04730, 1, 1;
LS_000001a50be01d50_0_0 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_4 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_8 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_12 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_16 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_20 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_24 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_0_28 .concat [ 1 1 1 1], L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0, L_000001a50be017b0;
LS_000001a50be01d50_1_0 .concat [ 4 4 4 4], LS_000001a50be01d50_0_0, LS_000001a50be01d50_0_4, LS_000001a50be01d50_0_8, LS_000001a50be01d50_0_12;
LS_000001a50be01d50_1_4 .concat [ 4 4 4 4], LS_000001a50be01d50_0_16, LS_000001a50be01d50_0_20, LS_000001a50be01d50_0_24, LS_000001a50be01d50_0_28;
L_000001a50be01d50 .concat [ 16 16 0 0], LS_000001a50be01d50_1_0, LS_000001a50be01d50_1_4;
L_000001a50be00f90 .part L_000001a50be04730, 0, 1;
LS_000001a50be00310_0_0 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_4 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_8 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_12 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_16 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_20 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_24 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_0_28 .concat [ 1 1 1 1], L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90, L_000001a50be00f90;
LS_000001a50be00310_1_0 .concat [ 4 4 4 4], LS_000001a50be00310_0_0, LS_000001a50be00310_0_4, LS_000001a50be00310_0_8, LS_000001a50be00310_0_12;
LS_000001a50be00310_1_4 .concat [ 4 4 4 4], LS_000001a50be00310_0_16, LS_000001a50be00310_0_20, LS_000001a50be00310_0_24, LS_000001a50be00310_0_28;
L_000001a50be00310 .concat [ 16 16 0 0], LS_000001a50be00310_1_0, LS_000001a50be00310_1_4;
S_000001a50bbbc910 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a50bbc3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be067f0 .functor AND 32, L_000001a50be01cb0, L_000001a50be01c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdc7ca0_0 .net "in1", 31 0, L_000001a50be01cb0;  1 drivers
v000001a50bdc6260_0 .net "in2", 31 0, L_000001a50be01c10;  1 drivers
v000001a50bdc6e40_0 .net "out", 31 0, L_000001a50be067f0;  alias, 1 drivers
S_000001a50bbbcaa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a50bbc3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be07190 .functor AND 32, L_000001a50be01670, L_000001a50be00130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdc6ee0_0 .net "in1", 31 0, L_000001a50be01670;  1 drivers
v000001a50bdc7d40_0 .net "in2", 31 0, L_000001a50be00130;  1 drivers
v000001a50bdc7e80_0 .net "out", 31 0, L_000001a50be07190;  alias, 1 drivers
S_000001a50bb78280 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a50bbc3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be06860 .functor AND 32, L_000001a50be00630, L_000001a50be01490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdc6f80_0 .net "in1", 31 0, L_000001a50be00630;  1 drivers
v000001a50bdc7020_0 .net "in2", 31 0, L_000001a50be01490;  1 drivers
v000001a50bdc7520_0 .net "out", 31 0, L_000001a50be06860;  alias, 1 drivers
S_000001a50bdcb2c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a50bbc3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be06080 .functor AND 32, L_000001a50be01d50, L_000001a50be00310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdc7f20_0 .net "in1", 31 0, L_000001a50be01d50;  1 drivers
v000001a50bdc7700_0 .net "in2", 31 0, L_000001a50be00310;  1 drivers
v000001a50bdc77a0_0 .net "out", 31 0, L_000001a50be06080;  alias, 1 drivers
S_000001a50bdcba90 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001a50bdcadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a50bd4bc00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a50be073c0 .functor NOT 1, L_000001a50be006d0, C4<0>, C4<0>, C4<0>;
L_000001a50be07580 .functor NOT 1, L_000001a50be01530, C4<0>, C4<0>, C4<0>;
L_000001a50be075f0 .functor NOT 1, L_000001a50be01030, C4<0>, C4<0>, C4<0>;
L_000001a50be1bb90 .functor NOT 1, L_000001a50be01710, C4<0>, C4<0>, C4<0>;
L_000001a50be1bdc0 .functor AND 32, L_000001a50be07350, v000001a50bdd51e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1c5a0 .functor AND 32, L_000001a50be07430, L_000001a50be882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1bc00 .functor OR 32, L_000001a50be1bdc0, L_000001a50be1c5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be1c840 .functor AND 32, L_000001a50bd40a90, v000001a50bdc2d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1bff0 .functor OR 32, L_000001a50be1bc00, L_000001a50be1c840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be1be30 .functor AND 32, L_000001a50be1c1b0, L_000001a50be009f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1c370 .functor OR 32, L_000001a50be1bff0, L_000001a50be1be30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdcfbc0_0 .net *"_ivl_1", 0 0, L_000001a50be006d0;  1 drivers
v000001a50bdcfc60_0 .net *"_ivl_13", 0 0, L_000001a50be01030;  1 drivers
v000001a50bdccba0_0 .net *"_ivl_14", 0 0, L_000001a50be075f0;  1 drivers
v000001a50bdcdfa0_0 .net *"_ivl_19", 0 0, L_000001a50be024d0;  1 drivers
v000001a50bdcca60_0 .net *"_ivl_2", 0 0, L_000001a50be073c0;  1 drivers
v000001a50bdcc7e0_0 .net *"_ivl_23", 0 0, L_000001a50be021b0;  1 drivers
v000001a50bdce180_0 .net *"_ivl_27", 0 0, L_000001a50be01710;  1 drivers
v000001a50bdcc2e0_0 .net *"_ivl_28", 0 0, L_000001a50be1bb90;  1 drivers
v000001a50bdce220_0 .net *"_ivl_33", 0 0, L_000001a50be018f0;  1 drivers
v000001a50bdcd000_0 .net *"_ivl_37", 0 0, L_000001a50be00450;  1 drivers
v000001a50bdcd820_0 .net *"_ivl_40", 31 0, L_000001a50be1bdc0;  1 drivers
v000001a50bdce540_0 .net *"_ivl_42", 31 0, L_000001a50be1c5a0;  1 drivers
v000001a50bdcd640_0 .net *"_ivl_44", 31 0, L_000001a50be1bc00;  1 drivers
v000001a50bdcc880_0 .net *"_ivl_46", 31 0, L_000001a50be1c840;  1 drivers
v000001a50bdce2c0_0 .net *"_ivl_48", 31 0, L_000001a50be1bff0;  1 drivers
v000001a50bdcd460_0 .net *"_ivl_50", 31 0, L_000001a50be1be30;  1 drivers
v000001a50bdcd1e0_0 .net *"_ivl_7", 0 0, L_000001a50be01530;  1 drivers
v000001a50bdccb00_0 .net *"_ivl_8", 0 0, L_000001a50be07580;  1 drivers
v000001a50bdcd780_0 .net "ina", 31 0, v000001a50bdd51e0_0;  alias, 1 drivers
v000001a50bdcc920_0 .net "inb", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdcd280_0 .net "inc", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdcc560_0 .net "ind", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bdccc40_0 .net "out", 31 0, L_000001a50be1c370;  alias, 1 drivers
v000001a50bdcddc0_0 .net "s0", 31 0, L_000001a50be07350;  1 drivers
v000001a50bdce4a0_0 .net "s1", 31 0, L_000001a50be07430;  1 drivers
v000001a50bdcc740_0 .net "s2", 31 0, L_000001a50bd40a90;  1 drivers
v000001a50bdcd3c0_0 .net "s3", 31 0, L_000001a50be1c1b0;  1 drivers
v000001a50bdcd500_0 .net "sel", 1 0, L_000001a50be051d0;  alias, 1 drivers
L_000001a50be006d0 .part L_000001a50be051d0, 1, 1;
LS_000001a50be015d0_0_0 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_4 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_8 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_12 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_16 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_20 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_24 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_0_28 .concat [ 1 1 1 1], L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0, L_000001a50be073c0;
LS_000001a50be015d0_1_0 .concat [ 4 4 4 4], LS_000001a50be015d0_0_0, LS_000001a50be015d0_0_4, LS_000001a50be015d0_0_8, LS_000001a50be015d0_0_12;
LS_000001a50be015d0_1_4 .concat [ 4 4 4 4], LS_000001a50be015d0_0_16, LS_000001a50be015d0_0_20, LS_000001a50be015d0_0_24, LS_000001a50be015d0_0_28;
L_000001a50be015d0 .concat [ 16 16 0 0], LS_000001a50be015d0_1_0, LS_000001a50be015d0_1_4;
L_000001a50be01530 .part L_000001a50be051d0, 0, 1;
LS_000001a50be008b0_0_0 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_4 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_8 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_12 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_16 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_20 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_24 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_0_28 .concat [ 1 1 1 1], L_000001a50be07580, L_000001a50be07580, L_000001a50be07580, L_000001a50be07580;
LS_000001a50be008b0_1_0 .concat [ 4 4 4 4], LS_000001a50be008b0_0_0, LS_000001a50be008b0_0_4, LS_000001a50be008b0_0_8, LS_000001a50be008b0_0_12;
LS_000001a50be008b0_1_4 .concat [ 4 4 4 4], LS_000001a50be008b0_0_16, LS_000001a50be008b0_0_20, LS_000001a50be008b0_0_24, LS_000001a50be008b0_0_28;
L_000001a50be008b0 .concat [ 16 16 0 0], LS_000001a50be008b0_1_0, LS_000001a50be008b0_1_4;
L_000001a50be01030 .part L_000001a50be051d0, 1, 1;
LS_000001a50be02390_0_0 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_4 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_8 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_12 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_16 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_20 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_24 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_0_28 .concat [ 1 1 1 1], L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0, L_000001a50be075f0;
LS_000001a50be02390_1_0 .concat [ 4 4 4 4], LS_000001a50be02390_0_0, LS_000001a50be02390_0_4, LS_000001a50be02390_0_8, LS_000001a50be02390_0_12;
LS_000001a50be02390_1_4 .concat [ 4 4 4 4], LS_000001a50be02390_0_16, LS_000001a50be02390_0_20, LS_000001a50be02390_0_24, LS_000001a50be02390_0_28;
L_000001a50be02390 .concat [ 16 16 0 0], LS_000001a50be02390_1_0, LS_000001a50be02390_1_4;
L_000001a50be024d0 .part L_000001a50be051d0, 0, 1;
LS_000001a50be01df0_0_0 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_4 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_8 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_12 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_16 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_20 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_24 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_0_28 .concat [ 1 1 1 1], L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0, L_000001a50be024d0;
LS_000001a50be01df0_1_0 .concat [ 4 4 4 4], LS_000001a50be01df0_0_0, LS_000001a50be01df0_0_4, LS_000001a50be01df0_0_8, LS_000001a50be01df0_0_12;
LS_000001a50be01df0_1_4 .concat [ 4 4 4 4], LS_000001a50be01df0_0_16, LS_000001a50be01df0_0_20, LS_000001a50be01df0_0_24, LS_000001a50be01df0_0_28;
L_000001a50be01df0 .concat [ 16 16 0 0], LS_000001a50be01df0_1_0, LS_000001a50be01df0_1_4;
L_000001a50be021b0 .part L_000001a50be051d0, 1, 1;
LS_000001a50be02250_0_0 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_4 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_8 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_12 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_16 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_20 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_24 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_0_28 .concat [ 1 1 1 1], L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0, L_000001a50be021b0;
LS_000001a50be02250_1_0 .concat [ 4 4 4 4], LS_000001a50be02250_0_0, LS_000001a50be02250_0_4, LS_000001a50be02250_0_8, LS_000001a50be02250_0_12;
LS_000001a50be02250_1_4 .concat [ 4 4 4 4], LS_000001a50be02250_0_16, LS_000001a50be02250_0_20, LS_000001a50be02250_0_24, LS_000001a50be02250_0_28;
L_000001a50be02250 .concat [ 16 16 0 0], LS_000001a50be02250_1_0, LS_000001a50be02250_1_4;
L_000001a50be01710 .part L_000001a50be051d0, 0, 1;
LS_000001a50be00770_0_0 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_4 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_8 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_12 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_16 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_20 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_24 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_0_28 .concat [ 1 1 1 1], L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90, L_000001a50be1bb90;
LS_000001a50be00770_1_0 .concat [ 4 4 4 4], LS_000001a50be00770_0_0, LS_000001a50be00770_0_4, LS_000001a50be00770_0_8, LS_000001a50be00770_0_12;
LS_000001a50be00770_1_4 .concat [ 4 4 4 4], LS_000001a50be00770_0_16, LS_000001a50be00770_0_20, LS_000001a50be00770_0_24, LS_000001a50be00770_0_28;
L_000001a50be00770 .concat [ 16 16 0 0], LS_000001a50be00770_1_0, LS_000001a50be00770_1_4;
L_000001a50be018f0 .part L_000001a50be051d0, 1, 1;
LS_000001a50be003b0_0_0 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_4 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_8 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_12 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_16 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_20 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_24 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_0_28 .concat [ 1 1 1 1], L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0, L_000001a50be018f0;
LS_000001a50be003b0_1_0 .concat [ 4 4 4 4], LS_000001a50be003b0_0_0, LS_000001a50be003b0_0_4, LS_000001a50be003b0_0_8, LS_000001a50be003b0_0_12;
LS_000001a50be003b0_1_4 .concat [ 4 4 4 4], LS_000001a50be003b0_0_16, LS_000001a50be003b0_0_20, LS_000001a50be003b0_0_24, LS_000001a50be003b0_0_28;
L_000001a50be003b0 .concat [ 16 16 0 0], LS_000001a50be003b0_1_0, LS_000001a50be003b0_1_4;
L_000001a50be00450 .part L_000001a50be051d0, 0, 1;
LS_000001a50be02110_0_0 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_4 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_8 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_12 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_16 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_20 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_24 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_0_28 .concat [ 1 1 1 1], L_000001a50be00450, L_000001a50be00450, L_000001a50be00450, L_000001a50be00450;
LS_000001a50be02110_1_0 .concat [ 4 4 4 4], LS_000001a50be02110_0_0, LS_000001a50be02110_0_4, LS_000001a50be02110_0_8, LS_000001a50be02110_0_12;
LS_000001a50be02110_1_4 .concat [ 4 4 4 4], LS_000001a50be02110_0_16, LS_000001a50be02110_0_20, LS_000001a50be02110_0_24, LS_000001a50be02110_0_28;
L_000001a50be02110 .concat [ 16 16 0 0], LS_000001a50be02110_1_0, LS_000001a50be02110_1_4;
S_000001a50bdcbc20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a50bdcba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be07350 .functor AND 32, L_000001a50be015d0, L_000001a50be008b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdcf440_0 .net "in1", 31 0, L_000001a50be015d0;  1 drivers
v000001a50bdcef40_0 .net "in2", 31 0, L_000001a50be008b0;  1 drivers
v000001a50bdcfb20_0 .net "out", 31 0, L_000001a50be07350;  alias, 1 drivers
S_000001a50bdcb450 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a50bdcba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be07430 .functor AND 32, L_000001a50be02390, L_000001a50be01df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdcf620_0 .net "in1", 31 0, L_000001a50be02390;  1 drivers
v000001a50bdcfe40_0 .net "in2", 31 0, L_000001a50be01df0;  1 drivers
v000001a50bdcf940_0 .net "out", 31 0, L_000001a50be07430;  alias, 1 drivers
S_000001a50bdcbdb0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a50bdcba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50bd40a90 .functor AND 32, L_000001a50be02250, L_000001a50be00770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdcefe0_0 .net "in1", 31 0, L_000001a50be02250;  1 drivers
v000001a50bdcf080_0 .net "in2", 31 0, L_000001a50be00770;  1 drivers
v000001a50bdcf4e0_0 .net "out", 31 0, L_000001a50bd40a90;  alias, 1 drivers
S_000001a50bdcafa0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a50bdcba90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be1c1b0 .functor AND 32, L_000001a50be003b0, L_000001a50be02110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdcf760_0 .net "in1", 31 0, L_000001a50be003b0;  1 drivers
v000001a50bdcf800_0 .net "in2", 31 0, L_000001a50be02110;  1 drivers
v000001a50bdcfa80_0 .net "out", 31 0, L_000001a50be1c1b0;  alias, 1 drivers
S_000001a50bdcb130 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001a50bdcadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001a50bd4bec0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001a50be1b500 .functor NOT 1, L_000001a50be022f0, C4<0>, C4<0>, C4<0>;
L_000001a50be1cd10 .functor NOT 1, L_000001a50be02570, C4<0>, C4<0>, C4<0>;
L_000001a50be1cbc0 .functor NOT 1, L_000001a50be02610, C4<0>, C4<0>, C4<0>;
L_000001a50be1c290 .functor NOT 1, L_000001a50be026b0, C4<0>, C4<0>, C4<0>;
L_000001a50be1c7d0 .functor AND 32, L_000001a50be1c220, v000001a50bdd4a60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1b7a0 .functor AND 32, L_000001a50be1b9d0, L_000001a50be882c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1c060 .functor OR 32, L_000001a50be1c7d0, L_000001a50be1b7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be1bab0 .functor AND 32, L_000001a50be1cca0, v000001a50bdc2d90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1bea0 .functor OR 32, L_000001a50be1c060, L_000001a50be1bab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be1cd80 .functor AND 32, L_000001a50be1ba40, L_000001a50be009f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1c8b0 .functor OR 32, L_000001a50be1bea0, L_000001a50be1cd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdcbfc0_0 .net *"_ivl_1", 0 0, L_000001a50be022f0;  1 drivers
v000001a50bdccce0_0 .net *"_ivl_13", 0 0, L_000001a50be02610;  1 drivers
v000001a50bdcd140_0 .net *"_ivl_14", 0 0, L_000001a50be1cbc0;  1 drivers
v000001a50bdccd80_0 .net *"_ivl_19", 0 0, L_000001a50be01990;  1 drivers
v000001a50bdcd320_0 .net *"_ivl_2", 0 0, L_000001a50be1b500;  1 drivers
v000001a50bdcc060_0 .net *"_ivl_23", 0 0, L_000001a50be001d0;  1 drivers
v000001a50bdcdf00_0 .net *"_ivl_27", 0 0, L_000001a50be026b0;  1 drivers
v000001a50bdccf60_0 .net *"_ivl_28", 0 0, L_000001a50be1c290;  1 drivers
v000001a50bdcda00_0 .net *"_ivl_33", 0 0, L_000001a50be01a30;  1 drivers
v000001a50bdcc380_0 .net *"_ivl_37", 0 0, L_000001a50be01b70;  1 drivers
v000001a50bdcd5a0_0 .net *"_ivl_40", 31 0, L_000001a50be1c7d0;  1 drivers
v000001a50bdcde60_0 .net *"_ivl_42", 31 0, L_000001a50be1b7a0;  1 drivers
v000001a50bdcd6e0_0 .net *"_ivl_44", 31 0, L_000001a50be1c060;  1 drivers
v000001a50bdcd8c0_0 .net *"_ivl_46", 31 0, L_000001a50be1bab0;  1 drivers
v000001a50bdcd960_0 .net *"_ivl_48", 31 0, L_000001a50be1bea0;  1 drivers
v000001a50bdcdaa0_0 .net *"_ivl_50", 31 0, L_000001a50be1cd80;  1 drivers
v000001a50bdcdb40_0 .net *"_ivl_7", 0 0, L_000001a50be02570;  1 drivers
v000001a50bdcdbe0_0 .net *"_ivl_8", 0 0, L_000001a50be1cd10;  1 drivers
v000001a50bdcdc80_0 .net "ina", 31 0, v000001a50bdd4a60_0;  alias, 1 drivers
v000001a50bdcdd20_0 .net "inb", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdcc420_0 .net "inc", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdce040_0 .net "ind", 31 0, L_000001a50be009f0;  alias, 1 drivers
v000001a50bdce0e0_0 .net "out", 31 0, L_000001a50be1c8b0;  alias, 1 drivers
v000001a50bdcc1a0_0 .net "s0", 31 0, L_000001a50be1c220;  1 drivers
v000001a50bdcc4c0_0 .net "s1", 31 0, L_000001a50be1b9d0;  1 drivers
v000001a50bdcc6a0_0 .net "s2", 31 0, L_000001a50be1cca0;  1 drivers
v000001a50bdd5320_0 .net "s3", 31 0, L_000001a50be1ba40;  1 drivers
v000001a50bdd5dc0_0 .net "sel", 1 0, L_000001a50be05310;  alias, 1 drivers
L_000001a50be022f0 .part L_000001a50be05310, 1, 1;
LS_000001a50be00270_0_0 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_4 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_8 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_12 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_16 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_20 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_24 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_0_28 .concat [ 1 1 1 1], L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500, L_000001a50be1b500;
LS_000001a50be00270_1_0 .concat [ 4 4 4 4], LS_000001a50be00270_0_0, LS_000001a50be00270_0_4, LS_000001a50be00270_0_8, LS_000001a50be00270_0_12;
LS_000001a50be00270_1_4 .concat [ 4 4 4 4], LS_000001a50be00270_0_16, LS_000001a50be00270_0_20, LS_000001a50be00270_0_24, LS_000001a50be00270_0_28;
L_000001a50be00270 .concat [ 16 16 0 0], LS_000001a50be00270_1_0, LS_000001a50be00270_1_4;
L_000001a50be02570 .part L_000001a50be05310, 0, 1;
LS_000001a50be004f0_0_0 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_4 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_8 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_12 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_16 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_20 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_24 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_0_28 .concat [ 1 1 1 1], L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10, L_000001a50be1cd10;
LS_000001a50be004f0_1_0 .concat [ 4 4 4 4], LS_000001a50be004f0_0_0, LS_000001a50be004f0_0_4, LS_000001a50be004f0_0_8, LS_000001a50be004f0_0_12;
LS_000001a50be004f0_1_4 .concat [ 4 4 4 4], LS_000001a50be004f0_0_16, LS_000001a50be004f0_0_20, LS_000001a50be004f0_0_24, LS_000001a50be004f0_0_28;
L_000001a50be004f0 .concat [ 16 16 0 0], LS_000001a50be004f0_1_0, LS_000001a50be004f0_1_4;
L_000001a50be02610 .part L_000001a50be05310, 1, 1;
LS_000001a50be01e90_0_0 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_4 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_8 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_12 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_16 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_20 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_24 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_0_28 .concat [ 1 1 1 1], L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0, L_000001a50be1cbc0;
LS_000001a50be01e90_1_0 .concat [ 4 4 4 4], LS_000001a50be01e90_0_0, LS_000001a50be01e90_0_4, LS_000001a50be01e90_0_8, LS_000001a50be01e90_0_12;
LS_000001a50be01e90_1_4 .concat [ 4 4 4 4], LS_000001a50be01e90_0_16, LS_000001a50be01e90_0_20, LS_000001a50be01e90_0_24, LS_000001a50be01e90_0_28;
L_000001a50be01e90 .concat [ 16 16 0 0], LS_000001a50be01e90_1_0, LS_000001a50be01e90_1_4;
L_000001a50be01990 .part L_000001a50be05310, 0, 1;
LS_000001a50be00810_0_0 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_4 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_8 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_12 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_16 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_20 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_24 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_0_28 .concat [ 1 1 1 1], L_000001a50be01990, L_000001a50be01990, L_000001a50be01990, L_000001a50be01990;
LS_000001a50be00810_1_0 .concat [ 4 4 4 4], LS_000001a50be00810_0_0, LS_000001a50be00810_0_4, LS_000001a50be00810_0_8, LS_000001a50be00810_0_12;
LS_000001a50be00810_1_4 .concat [ 4 4 4 4], LS_000001a50be00810_0_16, LS_000001a50be00810_0_20, LS_000001a50be00810_0_24, LS_000001a50be00810_0_28;
L_000001a50be00810 .concat [ 16 16 0 0], LS_000001a50be00810_1_0, LS_000001a50be00810_1_4;
L_000001a50be001d0 .part L_000001a50be05310, 1, 1;
LS_000001a50be00590_0_0 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_4 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_8 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_12 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_16 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_20 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_24 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_0_28 .concat [ 1 1 1 1], L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0, L_000001a50be001d0;
LS_000001a50be00590_1_0 .concat [ 4 4 4 4], LS_000001a50be00590_0_0, LS_000001a50be00590_0_4, LS_000001a50be00590_0_8, LS_000001a50be00590_0_12;
LS_000001a50be00590_1_4 .concat [ 4 4 4 4], LS_000001a50be00590_0_16, LS_000001a50be00590_0_20, LS_000001a50be00590_0_24, LS_000001a50be00590_0_28;
L_000001a50be00590 .concat [ 16 16 0 0], LS_000001a50be00590_1_0, LS_000001a50be00590_1_4;
L_000001a50be026b0 .part L_000001a50be05310, 0, 1;
LS_000001a50be01170_0_0 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_4 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_8 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_12 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_16 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_20 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_24 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_0_28 .concat [ 1 1 1 1], L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290, L_000001a50be1c290;
LS_000001a50be01170_1_0 .concat [ 4 4 4 4], LS_000001a50be01170_0_0, LS_000001a50be01170_0_4, LS_000001a50be01170_0_8, LS_000001a50be01170_0_12;
LS_000001a50be01170_1_4 .concat [ 4 4 4 4], LS_000001a50be01170_0_16, LS_000001a50be01170_0_20, LS_000001a50be01170_0_24, LS_000001a50be01170_0_28;
L_000001a50be01170 .concat [ 16 16 0 0], LS_000001a50be01170_1_0, LS_000001a50be01170_1_4;
L_000001a50be01a30 .part L_000001a50be05310, 1, 1;
LS_000001a50be00950_0_0 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_4 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_8 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_12 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_16 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_20 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_24 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_0_28 .concat [ 1 1 1 1], L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30, L_000001a50be01a30;
LS_000001a50be00950_1_0 .concat [ 4 4 4 4], LS_000001a50be00950_0_0, LS_000001a50be00950_0_4, LS_000001a50be00950_0_8, LS_000001a50be00950_0_12;
LS_000001a50be00950_1_4 .concat [ 4 4 4 4], LS_000001a50be00950_0_16, LS_000001a50be00950_0_20, LS_000001a50be00950_0_24, LS_000001a50be00950_0_28;
L_000001a50be00950 .concat [ 16 16 0 0], LS_000001a50be00950_1_0, LS_000001a50be00950_1_4;
L_000001a50be01b70 .part L_000001a50be05310, 0, 1;
LS_000001a50be01f30_0_0 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_4 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_8 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_12 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_16 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_20 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_24 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_0_28 .concat [ 1 1 1 1], L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70, L_000001a50be01b70;
LS_000001a50be01f30_1_0 .concat [ 4 4 4 4], LS_000001a50be01f30_0_0, LS_000001a50be01f30_0_4, LS_000001a50be01f30_0_8, LS_000001a50be01f30_0_12;
LS_000001a50be01f30_1_4 .concat [ 4 4 4 4], LS_000001a50be01f30_0_16, LS_000001a50be01f30_0_20, LS_000001a50be01f30_0_24, LS_000001a50be01f30_0_28;
L_000001a50be01f30 .concat [ 16 16 0 0], LS_000001a50be01f30_1_0, LS_000001a50be01f30_1_4;
S_000001a50bdcb5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001a50bdcb130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be1c220 .functor AND 32, L_000001a50be00270, L_000001a50be004f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdce360_0 .net "in1", 31 0, L_000001a50be00270;  1 drivers
v000001a50bdce5e0_0 .net "in2", 31 0, L_000001a50be004f0;  1 drivers
v000001a50bdcce20_0 .net "out", 31 0, L_000001a50be1c220;  alias, 1 drivers
S_000001a50bdcb770 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001a50bdcb130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be1b9d0 .functor AND 32, L_000001a50be01e90, L_000001a50be00810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdce400_0 .net "in1", 31 0, L_000001a50be01e90;  1 drivers
v000001a50bdce680_0 .net "in2", 31 0, L_000001a50be00810;  1 drivers
v000001a50bdcc100_0 .net "out", 31 0, L_000001a50be1b9d0;  alias, 1 drivers
S_000001a50bdcb900 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001a50bdcb130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be1cca0 .functor AND 32, L_000001a50be00590, L_000001a50be01170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdce720_0 .net "in1", 31 0, L_000001a50be00590;  1 drivers
v000001a50bdccec0_0 .net "in2", 31 0, L_000001a50be01170;  1 drivers
v000001a50bdcc600_0 .net "out", 31 0, L_000001a50be1cca0;  alias, 1 drivers
S_000001a50bdd10f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001a50bdcb130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001a50be1ba40 .functor AND 32, L_000001a50be00950, L_000001a50be01f30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001a50bdcd0a0_0 .net "in1", 31 0, L_000001a50be00950;  1 drivers
v000001a50bdcc240_0 .net "in2", 31 0, L_000001a50be01f30;  1 drivers
v000001a50bdcc9c0_0 .net "out", 31 0, L_000001a50be1ba40;  alias, 1 drivers
S_000001a50bdd1410 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001a50bdd5f90 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdd5fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdd6000 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdd6038 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdd6070 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdd60a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdd60e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdd6118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdd6150 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdd6188 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdd61c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdd61f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdd6230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdd6268 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdd62a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdd62d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdd6310 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdd6348 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdd6380 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdd63b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdd63f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdd6428 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdd6460 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdd6498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdd64d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bdd5a00_0 .var "EX1_PC", 31 0;
v000001a50bdd5aa0_0 .var "EX1_PFC", 31 0;
v000001a50bdd51e0_0 .var "EX1_forward_to_B", 31 0;
v000001a50bdd55a0_0 .var "EX1_is_beq", 0 0;
v000001a50bdd5640_0 .var "EX1_is_bne", 0 0;
v000001a50bdd4920_0 .var "EX1_is_jal", 0 0;
v000001a50bdd5be0_0 .var "EX1_is_jr", 0 0;
v000001a50bdd5b40_0 .var "EX1_is_oper2_immed", 0 0;
v000001a50bdd47e0_0 .var "EX1_memread", 0 0;
v000001a50bdd56e0_0 .var "EX1_memwrite", 0 0;
v000001a50bdd5780_0 .var "EX1_opcode", 11 0;
v000001a50bdd4ba0_0 .var "EX1_predicted", 0 0;
v000001a50bdd5820_0 .var "EX1_rd_ind", 4 0;
v000001a50bdd5960_0 .var "EX1_rd_indzero", 0 0;
v000001a50bdd49c0_0 .var "EX1_regwrite", 0 0;
v000001a50bdd5c80_0 .var "EX1_rs1", 31 0;
v000001a50bdd4880_0 .var "EX1_rs1_ind", 4 0;
v000001a50bdd4a60_0 .var "EX1_rs2", 31 0;
v000001a50bdd4b00_0 .var "EX1_rs2_ind", 4 0;
v000001a50bdd4420_0 .net "FLUSH", 0 0, v000001a50bddbcd0_0;  alias, 1 drivers
v000001a50bdd3840_0 .net "ID_PC", 31 0, v000001a50bddafb0_0;  alias, 1 drivers
v000001a50bdd2440_0 .net "ID_PFC_to_EX", 31 0, L_000001a50bdfe3d0;  alias, 1 drivers
v000001a50bdd26c0_0 .net "ID_forward_to_B", 31 0, L_000001a50bdfde30;  alias, 1 drivers
v000001a50bdd2940_0 .net "ID_is_beq", 0 0, L_000001a50bdff910;  alias, 1 drivers
v000001a50bdd24e0_0 .net "ID_is_bne", 0 0, L_000001a50bdfe5b0;  alias, 1 drivers
v000001a50bdd3020_0 .net "ID_is_jal", 0 0, L_000001a50bdfeb50;  alias, 1 drivers
v000001a50bdd30c0_0 .net "ID_is_jr", 0 0, L_000001a50bdfedd0;  alias, 1 drivers
v000001a50bdd2760_0 .net "ID_is_oper2_immed", 0 0, L_000001a50be06b70;  alias, 1 drivers
v000001a50bdd38e0_0 .net "ID_memread", 0 0, L_000001a50bdfd890;  alias, 1 drivers
v000001a50bdd2580_0 .net "ID_memwrite", 0 0, L_000001a50bdff9b0;  alias, 1 drivers
v000001a50bdd3980_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
v000001a50bdd44c0_0 .net "ID_predicted", 0 0, v000001a50bdddfd0_0;  alias, 1 drivers
v000001a50bdd2d00_0 .net "ID_rd_ind", 4 0, v000001a50bded5e0_0;  alias, 1 drivers
v000001a50bdd2e40_0 .net "ID_rd_indzero", 0 0, L_000001a50bdfd930;  1 drivers
v000001a50bdd3a20_0 .net "ID_regwrite", 0 0, L_000001a50bdff230;  alias, 1 drivers
v000001a50bdd4560_0 .net "ID_rs1", 31 0, v000001a50bdd8210_0;  alias, 1 drivers
v000001a50bdd3160_0 .net "ID_rs1_ind", 4 0, v000001a50bdec780_0;  alias, 1 drivers
v000001a50bdd4380_0 .net "ID_rs2", 31 0, v000001a50bdd85d0_0;  alias, 1 drivers
v000001a50bdd2800_0 .net "ID_rs2_ind", 4 0, v000001a50bdeb240_0;  alias, 1 drivers
v000001a50bdd28a0_0 .net "clk", 0 0, L_000001a50be06780;  1 drivers
v000001a50bdd3200_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4bb40 .event posedge, v000001a50bdc2b10_0, v000001a50bdd28a0_0;
S_000001a50bdd1d70 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001a50bdd6510 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdd6548 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdd6580 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdd65b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdd65f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdd6628 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdd6660 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdd6698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdd66d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdd6708 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdd6740 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdd6778 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdd67b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdd67e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdd6820 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdd6858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdd6890 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdd68c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdd6900 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdd6938 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdd6970 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdd69a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdd69e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdd6a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdd6a50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bdd2ee0_0 .net "EX1_ALU_OPER1", 31 0, L_000001a50be07510;  alias, 1 drivers
v000001a50bdd2080_0 .net "EX1_ALU_OPER2", 31 0, L_000001a50be1c370;  alias, 1 drivers
v000001a50bdd32a0_0 .net "EX1_PC", 31 0, v000001a50bdd5a00_0;  alias, 1 drivers
v000001a50bdd3e80_0 .net "EX1_PFC_to_IF", 31 0, L_000001a50be01fd0;  alias, 1 drivers
v000001a50bdd3340_0 .net "EX1_forward_to_B", 31 0, v000001a50bdd51e0_0;  alias, 1 drivers
v000001a50bdd2b20_0 .net "EX1_is_beq", 0 0, v000001a50bdd55a0_0;  alias, 1 drivers
v000001a50bdd3b60_0 .net "EX1_is_bne", 0 0, v000001a50bdd5640_0;  alias, 1 drivers
v000001a50bdd29e0_0 .net "EX1_is_jal", 0 0, v000001a50bdd4920_0;  alias, 1 drivers
v000001a50bdd4240_0 .net "EX1_is_jr", 0 0, v000001a50bdd5be0_0;  alias, 1 drivers
v000001a50bdd3700_0 .net "EX1_is_oper2_immed", 0 0, v000001a50bdd5b40_0;  alias, 1 drivers
v000001a50bdd2620_0 .net "EX1_memread", 0 0, v000001a50bdd47e0_0;  alias, 1 drivers
v000001a50bdd33e0_0 .net "EX1_memwrite", 0 0, v000001a50bdd56e0_0;  alias, 1 drivers
v000001a50bdd42e0_0 .net "EX1_opcode", 11 0, v000001a50bdd5780_0;  alias, 1 drivers
v000001a50bdd2a80_0 .net "EX1_predicted", 0 0, v000001a50bdd4ba0_0;  alias, 1 drivers
v000001a50bdd3c00_0 .net "EX1_rd_ind", 4 0, v000001a50bdd5820_0;  alias, 1 drivers
v000001a50bdd2300_0 .net "EX1_rd_indzero", 0 0, v000001a50bdd5960_0;  alias, 1 drivers
v000001a50bdd2bc0_0 .net "EX1_regwrite", 0 0, v000001a50bdd49c0_0;  alias, 1 drivers
v000001a50bdd3480_0 .net "EX1_rs1", 31 0, v000001a50bdd5c80_0;  alias, 1 drivers
v000001a50bdd3de0_0 .net "EX1_rs1_ind", 4 0, v000001a50bdd4880_0;  alias, 1 drivers
v000001a50bdd2c60_0 .net "EX1_rs2_ind", 4 0, v000001a50bdd4b00_0;  alias, 1 drivers
v000001a50bdd4600_0 .net "EX1_rs2_out", 31 0, L_000001a50be1c8b0;  alias, 1 drivers
v000001a50bdd3ac0_0 .var "EX2_ALU_OPER1", 31 0;
v000001a50bdd3d40_0 .var "EX2_ALU_OPER2", 31 0;
v000001a50bdd3520_0 .var "EX2_PC", 31 0;
v000001a50bdd3f20_0 .var "EX2_PFC_to_IF", 31 0;
v000001a50bdd2da0_0 .var "EX2_forward_to_B", 31 0;
v000001a50bdd2f80_0 .var "EX2_is_beq", 0 0;
v000001a50bdd35c0_0 .var "EX2_is_bne", 0 0;
v000001a50bdd46a0_0 .var "EX2_is_jal", 0 0;
v000001a50bdd3660_0 .var "EX2_is_jr", 0 0;
v000001a50bdd37a0_0 .var "EX2_is_oper2_immed", 0 0;
v000001a50bdd3ca0_0 .var "EX2_memread", 0 0;
v000001a50bdd3fc0_0 .var "EX2_memwrite", 0 0;
v000001a50bdd4060_0 .var "EX2_opcode", 11 0;
v000001a50bdd4100_0 .var "EX2_predicted", 0 0;
v000001a50bdd41a0_0 .var "EX2_rd_ind", 4 0;
v000001a50bdd4740_0 .var "EX2_rd_indzero", 0 0;
v000001a50bdd1fe0_0 .var "EX2_regwrite", 0 0;
v000001a50bdd2120_0 .var "EX2_rs1", 31 0;
v000001a50bdd21c0_0 .var "EX2_rs1_ind", 4 0;
v000001a50bdd2260_0 .var "EX2_rs2_ind", 4 0;
v000001a50bdd23a0_0 .var "EX2_rs2_out", 31 0;
v000001a50bddc090_0 .net "FLUSH", 0 0, v000001a50bddd5d0_0;  alias, 1 drivers
v000001a50bddd850_0 .net "clk", 0 0, L_000001a50be1bce0;  1 drivers
v000001a50bddcdb0_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4c640 .event posedge, v000001a50bdc2b10_0, v000001a50bddd850_0;
S_000001a50bdd0470 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001a50bddeaa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bddead8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bddeb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bddeb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bddeb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bddebb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bddebf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bddec28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bddec60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bddec98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bddecd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdded08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdded40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdded78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bddedb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bddede8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bddee20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bddee58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bddee90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bddeec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bddef00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bddef38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bddef70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bddefa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bddefe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a50be06390 .functor OR 1, L_000001a50bdff910, L_000001a50bdfe5b0, C4<0>, C4<0>;
L_000001a50be05c20 .functor AND 1, L_000001a50be06390, L_000001a50be06010, C4<1>, C4<1>;
L_000001a50be05f30 .functor OR 1, L_000001a50bdff910, L_000001a50bdfe5b0, C4<0>, C4<0>;
L_000001a50be06240 .functor AND 1, L_000001a50be05f30, L_000001a50be06010, C4<1>, C4<1>;
L_000001a50be072e0 .functor OR 1, L_000001a50bdff910, L_000001a50bdfe5b0, C4<0>, C4<0>;
L_000001a50be069b0 .functor AND 1, L_000001a50be072e0, v000001a50bdddfd0_0, C4<1>, C4<1>;
v000001a50bdda0b0_0 .net "EX1_memread", 0 0, v000001a50bdd47e0_0;  alias, 1 drivers
v000001a50bdda3d0_0 .net "EX1_opcode", 11 0, v000001a50bdd5780_0;  alias, 1 drivers
v000001a50bddb5f0_0 .net "EX1_rd_ind", 4 0, v000001a50bdd5820_0;  alias, 1 drivers
v000001a50bdd9750_0 .net "EX1_rd_indzero", 0 0, v000001a50bdd5960_0;  alias, 1 drivers
v000001a50bdd9610_0 .net "EX2_memread", 0 0, v000001a50bdd3ca0_0;  alias, 1 drivers
v000001a50bddb050_0 .net "EX2_opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
v000001a50bdd96b0_0 .net "EX2_rd_ind", 4 0, v000001a50bdd41a0_0;  alias, 1 drivers
v000001a50bdd9e30_0 .net "EX2_rd_indzero", 0 0, v000001a50bdd4740_0;  alias, 1 drivers
v000001a50bdda6f0_0 .net "ID_EX1_flush", 0 0, v000001a50bddbcd0_0;  alias, 1 drivers
v000001a50bddb0f0_0 .net "ID_EX2_flush", 0 0, v000001a50bddd5d0_0;  alias, 1 drivers
v000001a50bddb870_0 .net "ID_is_beq", 0 0, L_000001a50bdff910;  alias, 1 drivers
v000001a50bddabf0_0 .net "ID_is_bne", 0 0, L_000001a50bdfe5b0;  alias, 1 drivers
v000001a50bddb690_0 .net "ID_is_j", 0 0, L_000001a50bdfe650;  alias, 1 drivers
v000001a50bdd9430_0 .net "ID_is_jal", 0 0, L_000001a50bdfeb50;  alias, 1 drivers
v000001a50bdd97f0_0 .net "ID_is_jr", 0 0, L_000001a50bdfedd0;  alias, 1 drivers
v000001a50bddb190_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
v000001a50bddb910_0 .net "ID_rs1_ind", 4 0, v000001a50bdec780_0;  alias, 1 drivers
v000001a50bddae70_0 .net "ID_rs2_ind", 4 0, v000001a50bdeb240_0;  alias, 1 drivers
v000001a50bdd9ed0_0 .net "IF_ID_flush", 0 0, v000001a50bdde7f0_0;  alias, 1 drivers
v000001a50bdd9d90_0 .net "IF_ID_write", 0 0, v000001a50bdde6b0_0;  alias, 1 drivers
v000001a50bddb7d0_0 .net "PC_src", 2 0, L_000001a50bdfe8d0;  alias, 1 drivers
v000001a50bdd9c50_0 .net "PFC_to_EX", 31 0, L_000001a50bdfe3d0;  alias, 1 drivers
v000001a50bdd9cf0_0 .net "PFC_to_IF", 31 0, L_000001a50bdff4b0;  alias, 1 drivers
v000001a50bdd9a70_0 .net "WB_rd_ind", 4 0, v000001a50bdef340_0;  alias, 1 drivers
v000001a50bddb730_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  alias, 1 drivers
v000001a50bdda010_0 .net *"_ivl_11", 0 0, L_000001a50be06240;  1 drivers
v000001a50bdd9f70_0 .net *"_ivl_13", 9 0, L_000001a50bdfdcf0;  1 drivers
v000001a50bddb2d0_0 .net *"_ivl_15", 9 0, L_000001a50bdffa50;  1 drivers
v000001a50bdd99d0_0 .net *"_ivl_16", 9 0, L_000001a50bdfdb10;  1 drivers
v000001a50bddaa10_0 .net *"_ivl_19", 9 0, L_000001a50bdfe290;  1 drivers
v000001a50bdd9b10_0 .net *"_ivl_20", 9 0, L_000001a50bdfea10;  1 drivers
v000001a50bddb4b0_0 .net *"_ivl_25", 0 0, L_000001a50be072e0;  1 drivers
v000001a50bdda790_0 .net *"_ivl_27", 0 0, L_000001a50be069b0;  1 drivers
v000001a50bdd9890_0 .net *"_ivl_29", 9 0, L_000001a50bdffd70;  1 drivers
v000001a50bddac90_0 .net *"_ivl_3", 0 0, L_000001a50be06390;  1 drivers
L_000001a50be201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001a50bddad30_0 .net/2u *"_ivl_30", 9 0, L_000001a50be201f0;  1 drivers
v000001a50bdda5b0_0 .net *"_ivl_32", 9 0, L_000001a50bdff690;  1 drivers
v000001a50bddb9b0_0 .net *"_ivl_35", 9 0, L_000001a50bdfe0b0;  1 drivers
v000001a50bddba50_0 .net *"_ivl_37", 9 0, L_000001a50bdff410;  1 drivers
v000001a50bdd9bb0_0 .net *"_ivl_38", 9 0, L_000001a50bdfe330;  1 drivers
v000001a50bdda470_0 .net *"_ivl_40", 9 0, L_000001a50bdfed30;  1 drivers
L_000001a50be20238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddb370_0 .net/2s *"_ivl_45", 21 0, L_000001a50be20238;  1 drivers
L_000001a50be20280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdda150_0 .net/2s *"_ivl_50", 21 0, L_000001a50be20280;  1 drivers
v000001a50bddab50_0 .net *"_ivl_9", 0 0, L_000001a50be05f30;  1 drivers
v000001a50bdda1f0_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdda830_0 .net "forward_to_B", 31 0, L_000001a50bdfde30;  alias, 1 drivers
v000001a50bdd92f0_0 .net "imm", 31 0, v000001a50bdd6d70_0;  1 drivers
v000001a50bddb230_0 .net "inst", 31 0, v000001a50bddaf10_0;  alias, 1 drivers
v000001a50bddb410_0 .net "is_branch_and_taken", 0 0, L_000001a50be05c20;  alias, 1 drivers
v000001a50bdd9930_0 .net "is_oper2_immed", 0 0, L_000001a50be06b70;  alias, 1 drivers
v000001a50bdda290_0 .net "mem_read", 0 0, L_000001a50bdfd890;  alias, 1 drivers
v000001a50bdd9390_0 .net "mem_write", 0 0, L_000001a50bdff9b0;  alias, 1 drivers
v000001a50bdda330_0 .net "pc", 31 0, v000001a50bddafb0_0;  alias, 1 drivers
v000001a50bdda510_0 .net "pc_write", 0 0, v000001a50bdde430_0;  alias, 1 drivers
v000001a50bdda650_0 .net "predicted", 0 0, L_000001a50be06010;  1 drivers
v000001a50bddb550_0 .net "predicted_to_EX", 0 0, v000001a50bdddfd0_0;  alias, 1 drivers
v000001a50bdda8d0_0 .net "reg_write", 0 0, L_000001a50bdff230;  alias, 1 drivers
v000001a50bdd94d0_0 .net "reg_write_from_wb", 0 0, v000001a50bdf0060_0;  alias, 1 drivers
v000001a50bdda970_0 .net "rs1", 31 0, v000001a50bdd8210_0;  alias, 1 drivers
v000001a50bddaab0_0 .net "rs2", 31 0, v000001a50bdd85d0_0;  alias, 1 drivers
v000001a50bddadd0_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
v000001a50bdd9570_0 .net "wr_reg_data", 31 0, L_000001a50be882c0;  alias, 1 drivers
L_000001a50bdfde30 .functor MUXZ 32, v000001a50bdd85d0_0, v000001a50bdd6d70_0, L_000001a50be06b70, C4<>;
L_000001a50bdfdcf0 .part v000001a50bddafb0_0, 0, 10;
L_000001a50bdffa50 .part v000001a50bddaf10_0, 0, 10;
L_000001a50bdfdb10 .arith/sum 10, L_000001a50bdfdcf0, L_000001a50bdffa50;
L_000001a50bdfe290 .part v000001a50bddaf10_0, 0, 10;
L_000001a50bdfea10 .functor MUXZ 10, L_000001a50bdfe290, L_000001a50bdfdb10, L_000001a50be06240, C4<>;
L_000001a50bdffd70 .part v000001a50bddafb0_0, 0, 10;
L_000001a50bdff690 .arith/sum 10, L_000001a50bdffd70, L_000001a50be201f0;
L_000001a50bdfe0b0 .part v000001a50bddafb0_0, 0, 10;
L_000001a50bdff410 .part v000001a50bddaf10_0, 0, 10;
L_000001a50bdfe330 .arith/sum 10, L_000001a50bdfe0b0, L_000001a50bdff410;
L_000001a50bdfed30 .functor MUXZ 10, L_000001a50bdfe330, L_000001a50bdff690, L_000001a50be069b0, C4<>;
L_000001a50bdff4b0 .concat8 [ 10 22 0 0], L_000001a50bdfea10, L_000001a50be20238;
L_000001a50bdfe3d0 .concat8 [ 10 22 0 0], L_000001a50bdfed30, L_000001a50be20280;
S_000001a50bdd1be0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001a50bdd0470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001a50bddf020 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bddf058 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bddf090 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bddf0c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bddf100 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bddf138 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bddf170 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bddf1a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bddf1e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bddf218 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bddf250 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bddf288 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bddf2c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bddf2f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bddf330 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bddf368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bddf3a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bddf3d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bddf410 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bddf448 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bddf480 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bddf4b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bddf4f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bddf528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bddf560 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a50be06710 .functor OR 1, L_000001a50be06010, L_000001a50bdfe830, C4<0>, C4<0>;
L_000001a50be05d70 .functor OR 1, L_000001a50be06710, L_000001a50bdffe10, C4<0>, C4<0>;
v000001a50bddc130_0 .net "EX1_opcode", 11 0, v000001a50bdd5780_0;  alias, 1 drivers
v000001a50bddd2b0_0 .net "EX2_opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
v000001a50bddc4f0_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
v000001a50bdddad0_0 .net "PC_src", 2 0, L_000001a50bdfe8d0;  alias, 1 drivers
v000001a50bddc770_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  alias, 1 drivers
L_000001a50be203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a50bdde1b0_0 .net/2u *"_ivl_0", 2 0, L_000001a50be203e8;  1 drivers
v000001a50bddbe10_0 .net *"_ivl_10", 0 0, L_000001a50bdff550;  1 drivers
L_000001a50be20508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a50bddbff0_0 .net/2u *"_ivl_12", 2 0, L_000001a50be20508;  1 drivers
L_000001a50be20550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddcb30_0 .net/2u *"_ivl_14", 11 0, L_000001a50be20550;  1 drivers
v000001a50bdddf30_0 .net *"_ivl_16", 0 0, L_000001a50bdfe830;  1 drivers
v000001a50bddc1d0_0 .net *"_ivl_19", 0 0, L_000001a50be06710;  1 drivers
L_000001a50be20430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddc6d0_0 .net/2u *"_ivl_2", 11 0, L_000001a50be20430;  1 drivers
L_000001a50be20598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddcbd0_0 .net/2u *"_ivl_20", 11 0, L_000001a50be20598;  1 drivers
v000001a50bddcd10_0 .net *"_ivl_22", 0 0, L_000001a50bdffe10;  1 drivers
v000001a50bddcf90_0 .net *"_ivl_25", 0 0, L_000001a50be05d70;  1 drivers
L_000001a50be205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a50bddc590_0 .net/2u *"_ivl_26", 2 0, L_000001a50be205e0;  1 drivers
L_000001a50be20628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a50bddddf0_0 .net/2u *"_ivl_28", 2 0, L_000001a50be20628;  1 drivers
v000001a50bdde250_0 .net *"_ivl_30", 2 0, L_000001a50bdff370;  1 drivers
v000001a50bddc8b0_0 .net *"_ivl_32", 2 0, L_000001a50bdff5f0;  1 drivers
v000001a50bddd170_0 .net *"_ivl_34", 2 0, L_000001a50bdfe150;  1 drivers
v000001a50bdddc10_0 .net *"_ivl_4", 0 0, L_000001a50bdff7d0;  1 drivers
L_000001a50be20478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a50bddbaf0_0 .net/2u *"_ivl_6", 2 0, L_000001a50be20478;  1 drivers
L_000001a50be204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a50bddc950_0 .net/2u *"_ivl_8", 11 0, L_000001a50be204c0;  1 drivers
v000001a50bdddd50_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bddbb90_0 .net "predicted", 0 0, L_000001a50be06010;  alias, 1 drivers
v000001a50bddca90_0 .net "predicted_to_EX", 0 0, v000001a50bdddfd0_0;  alias, 1 drivers
v000001a50bddd710_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
v000001a50bddbd70_0 .net "state", 1 0, v000001a50bddc3b0_0;  1 drivers
L_000001a50bdff7d0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20430;
L_000001a50bdff550 .cmp/eq 12, v000001a50bdd5780_0, L_000001a50be204c0;
L_000001a50bdfe830 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20550;
L_000001a50bdffe10 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20598;
L_000001a50bdff370 .functor MUXZ 3, L_000001a50be20628, L_000001a50be205e0, L_000001a50be05d70, C4<>;
L_000001a50bdff5f0 .functor MUXZ 3, L_000001a50bdff370, L_000001a50be20508, L_000001a50bdff550, C4<>;
L_000001a50bdfe150 .functor MUXZ 3, L_000001a50bdff5f0, L_000001a50be20478, L_000001a50bdff7d0, C4<>;
L_000001a50bdfe8d0 .functor MUXZ 3, L_000001a50bdfe150, L_000001a50be203e8, L_000001a50be1ce60, C4<>;
S_000001a50bdd0600 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001a50bdd1be0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001a50bddf5a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bddf5d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bddf610 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bddf648 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bddf680 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bddf6b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bddf6f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bddf728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bddf760 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bddf798 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bddf7d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bddf808 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bddf840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bddf878 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bddf8b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bddf8e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bddf920 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bddf958 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bddf990 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bddf9c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bddfa00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bddfa38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bddfa70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bddfaa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bddfae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a50be065c0 .functor OR 1, L_000001a50bdfdd90, L_000001a50bdfe470, C4<0>, C4<0>;
L_000001a50be05c90 .functor OR 1, L_000001a50bdfe010, L_000001a50bdff0f0, C4<0>, C4<0>;
L_000001a50be06400 .functor AND 1, L_000001a50be065c0, L_000001a50be05c90, C4<1>, C4<1>;
L_000001a50be05d00 .functor NOT 1, L_000001a50be06400, C4<0>, C4<0>, C4<0>;
L_000001a50be06470 .functor OR 1, v000001a50be02750_0, L_000001a50be05d00, C4<0>, C4<0>;
L_000001a50be06010 .functor NOT 1, L_000001a50be06470, C4<0>, C4<0>, C4<0>;
v000001a50bdddb70_0 .net "EX_opcode", 11 0, v000001a50bdd4060_0;  alias, 1 drivers
v000001a50bddc450_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
v000001a50bddc630_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  alias, 1 drivers
L_000001a50be202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddd990_0 .net/2u *"_ivl_0", 11 0, L_000001a50be202c8;  1 drivers
L_000001a50be20358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a50bddc810_0 .net/2u *"_ivl_10", 1 0, L_000001a50be20358;  1 drivers
v000001a50bddd030_0 .net *"_ivl_12", 0 0, L_000001a50bdfe010;  1 drivers
L_000001a50be203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001a50bddd8f0_0 .net/2u *"_ivl_14", 1 0, L_000001a50be203a0;  1 drivers
v000001a50bddce50_0 .net *"_ivl_16", 0 0, L_000001a50bdff0f0;  1 drivers
v000001a50bddd210_0 .net *"_ivl_19", 0 0, L_000001a50be05c90;  1 drivers
v000001a50bddc310_0 .net *"_ivl_2", 0 0, L_000001a50bdfdd90;  1 drivers
v000001a50bdde110_0 .net *"_ivl_21", 0 0, L_000001a50be06400;  1 drivers
v000001a50bddcc70_0 .net *"_ivl_22", 0 0, L_000001a50be05d00;  1 drivers
v000001a50bddbeb0_0 .net *"_ivl_25", 0 0, L_000001a50be06470;  1 drivers
L_000001a50be20310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a50bddc9f0_0 .net/2u *"_ivl_4", 11 0, L_000001a50be20310;  1 drivers
v000001a50bddd3f0_0 .net *"_ivl_6", 0 0, L_000001a50bdfe470;  1 drivers
v000001a50bddcef0_0 .net *"_ivl_9", 0 0, L_000001a50be065c0;  1 drivers
v000001a50bddd350_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdde070_0 .net "predicted", 0 0, L_000001a50be06010;  alias, 1 drivers
v000001a50bdddfd0_0 .var "predicted_to_EX", 0 0;
v000001a50bddbf50_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
v000001a50bddc3b0_0 .var "state", 1 0;
E_000001a50bd4bf80 .event posedge, v000001a50bddd350_0, v000001a50bdc2b10_0;
L_000001a50bdfdd90 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be202c8;
L_000001a50bdfe470 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20310;
L_000001a50bdfe010 .cmp/eq 2, v000001a50bddc3b0_0, L_000001a50be20358;
L_000001a50bdff0f0 .cmp/eq 2, v000001a50bddc3b0_0, L_000001a50be203a0;
S_000001a50bdd0790 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001a50bdd0470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001a50bde9b40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bde9b78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bde9bb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bde9be8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bde9c20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bde9c58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bde9c90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bde9cc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bde9d00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bde9d38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bde9d70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bde9da8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bde9de0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bde9e18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bde9e50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bde9e88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bde9ec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bde9ef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bde9f30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bde9f68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bde9fa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bde9fd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdea010 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdea048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdea080 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bddd0d0_0 .net "EX1_memread", 0 0, v000001a50bdd47e0_0;  alias, 1 drivers
v000001a50bddbc30_0 .net "EX1_rd_ind", 4 0, v000001a50bdd5820_0;  alias, 1 drivers
v000001a50bddd670_0 .net "EX1_rd_indzero", 0 0, v000001a50bdd5960_0;  alias, 1 drivers
v000001a50bddd490_0 .net "EX2_memread", 0 0, v000001a50bdd3ca0_0;  alias, 1 drivers
v000001a50bdddcb0_0 .net "EX2_rd_ind", 4 0, v000001a50bdd41a0_0;  alias, 1 drivers
v000001a50bddd530_0 .net "EX2_rd_indzero", 0 0, v000001a50bdd4740_0;  alias, 1 drivers
v000001a50bddbcd0_0 .var "ID_EX1_flush", 0 0;
v000001a50bddd5d0_0 .var "ID_EX2_flush", 0 0;
v000001a50bddd7b0_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
v000001a50bddde90_0 .net "ID_rs1_ind", 4 0, v000001a50bdec780_0;  alias, 1 drivers
v000001a50bddda30_0 .net "ID_rs2_ind", 4 0, v000001a50bdeb240_0;  alias, 1 drivers
v000001a50bdde6b0_0 .var "IF_ID_Write", 0 0;
v000001a50bdde7f0_0 .var "IF_ID_flush", 0 0;
v000001a50bdde430_0 .var "PC_Write", 0 0;
v000001a50bdde4d0_0 .net "Wrong_prediction", 0 0, L_000001a50be1ce60;  alias, 1 drivers
E_000001a50bd4c440/0 .event anyedge, v000001a50bdc8240_0, v000001a50bdd47e0_0, v000001a50bdd5960_0, v000001a50bdd3160_0;
E_000001a50bd4c440/1 .event anyedge, v000001a50bdd5820_0, v000001a50bdd2800_0, v000001a50bce4e10_0, v000001a50bdd4740_0;
E_000001a50bd4c440/2 .event anyedge, v000001a50bdc3bf0_0, v000001a50bdd3980_0;
E_000001a50bd4c440 .event/or E_000001a50bd4c440/0, E_000001a50bd4c440/1, E_000001a50bd4c440/2;
S_000001a50bdd15a0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001a50bdd0470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001a50bdea0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdea0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdea130 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdea168 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdea1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdea1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdea210 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdea248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdea280 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdea2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdea2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdea328 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdea360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdea398 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdea3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdea408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdea440 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdea478 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdea4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdea4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdea520 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdea558 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdea590 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdea5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdea600 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001a50be064e0 .functor OR 1, L_000001a50bdffcd0, L_000001a50bdfe1f0, C4<0>, C4<0>;
L_000001a50be06a20 .functor OR 1, L_000001a50be064e0, L_000001a50bdffb90, C4<0>, C4<0>;
L_000001a50be05de0 .functor OR 1, L_000001a50be06a20, L_000001a50bdfeab0, C4<0>, C4<0>;
L_000001a50be06630 .functor OR 1, L_000001a50be05de0, L_000001a50bdfee70, C4<0>, C4<0>;
L_000001a50be05e50 .functor OR 1, L_000001a50be06630, L_000001a50bdff2d0, C4<0>, C4<0>;
L_000001a50be05750 .functor OR 1, L_000001a50be05e50, L_000001a50bdfe510, C4<0>, C4<0>;
L_000001a50be06f60 .functor OR 1, L_000001a50be05750, L_000001a50bdff730, C4<0>, C4<0>;
L_000001a50be06b70 .functor OR 1, L_000001a50be06f60, L_000001a50bdfd750, C4<0>, C4<0>;
L_000001a50be06be0 .functor OR 1, L_000001a50bdfebf0, L_000001a50bdfe6f0, C4<0>, C4<0>;
L_000001a50be05ec0 .functor OR 1, L_000001a50be06be0, L_000001a50bdfef10, C4<0>, C4<0>;
L_000001a50be061d0 .functor OR 1, L_000001a50be05ec0, L_000001a50bdff190, C4<0>, C4<0>;
L_000001a50be07040 .functor OR 1, L_000001a50be061d0, L_000001a50bdfd9d0, C4<0>, C4<0>;
v000001a50bdde750_0 .net "ID_opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
L_000001a50be20670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdde570_0 .net/2u *"_ivl_0", 11 0, L_000001a50be20670;  1 drivers
L_000001a50be20700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdde2f0_0 .net/2u *"_ivl_10", 11 0, L_000001a50be20700;  1 drivers
L_000001a50be20bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdde610_0 .net/2u *"_ivl_102", 11 0, L_000001a50be20bc8;  1 drivers
L_000001a50be20c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdde890_0 .net/2u *"_ivl_106", 11 0, L_000001a50be20c10;  1 drivers
v000001a50bdde930_0 .net *"_ivl_12", 0 0, L_000001a50bdffb90;  1 drivers
v000001a50bdde9d0_0 .net *"_ivl_15", 0 0, L_000001a50be06a20;  1 drivers
L_000001a50be20748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdde390_0 .net/2u *"_ivl_16", 11 0, L_000001a50be20748;  1 drivers
v000001a50bdd6ff0_0 .net *"_ivl_18", 0 0, L_000001a50bdfeab0;  1 drivers
v000001a50bdd8cb0_0 .net *"_ivl_2", 0 0, L_000001a50bdffcd0;  1 drivers
v000001a50bdd7270_0 .net *"_ivl_21", 0 0, L_000001a50be05de0;  1 drivers
L_000001a50be20790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8710_0 .net/2u *"_ivl_22", 11 0, L_000001a50be20790;  1 drivers
v000001a50bdd7090_0 .net *"_ivl_24", 0 0, L_000001a50bdfee70;  1 drivers
v000001a50bdd8350_0 .net *"_ivl_27", 0 0, L_000001a50be06630;  1 drivers
L_000001a50be207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd6eb0_0 .net/2u *"_ivl_28", 11 0, L_000001a50be207d8;  1 drivers
v000001a50bdd7810_0 .net *"_ivl_30", 0 0, L_000001a50bdff2d0;  1 drivers
v000001a50bdd79f0_0 .net *"_ivl_33", 0 0, L_000001a50be05e50;  1 drivers
L_000001a50be20820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8530_0 .net/2u *"_ivl_34", 11 0, L_000001a50be20820;  1 drivers
v000001a50bdd8ad0_0 .net *"_ivl_36", 0 0, L_000001a50bdfe510;  1 drivers
v000001a50bdd7b30_0 .net *"_ivl_39", 0 0, L_000001a50be05750;  1 drivers
L_000001a50be206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd7ef0_0 .net/2u *"_ivl_4", 11 0, L_000001a50be206b8;  1 drivers
L_000001a50be20868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8990_0 .net/2u *"_ivl_40", 11 0, L_000001a50be20868;  1 drivers
v000001a50bdd7bd0_0 .net *"_ivl_42", 0 0, L_000001a50bdff730;  1 drivers
v000001a50bdd7630_0 .net *"_ivl_45", 0 0, L_000001a50be06f60;  1 drivers
L_000001a50be208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8670_0 .net/2u *"_ivl_46", 11 0, L_000001a50be208b0;  1 drivers
v000001a50bdd74f0_0 .net *"_ivl_48", 0 0, L_000001a50bdfd750;  1 drivers
L_000001a50be208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd7590_0 .net/2u *"_ivl_52", 11 0, L_000001a50be208f8;  1 drivers
L_000001a50be20940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd78b0_0 .net/2u *"_ivl_56", 11 0, L_000001a50be20940;  1 drivers
v000001a50bdd7c70_0 .net *"_ivl_6", 0 0, L_000001a50bdfe1f0;  1 drivers
L_000001a50be20988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8df0_0 .net/2u *"_ivl_60", 11 0, L_000001a50be20988;  1 drivers
L_000001a50be209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd6f50_0 .net/2u *"_ivl_64", 11 0, L_000001a50be209d0;  1 drivers
L_000001a50be20a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8850_0 .net/2u *"_ivl_68", 11 0, L_000001a50be20a18;  1 drivers
L_000001a50be20a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd76d0_0 .net/2u *"_ivl_72", 11 0, L_000001a50be20a60;  1 drivers
v000001a50bdd7f90_0 .net *"_ivl_74", 0 0, L_000001a50bdfebf0;  1 drivers
L_000001a50be20aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd7770_0 .net/2u *"_ivl_76", 11 0, L_000001a50be20aa8;  1 drivers
v000001a50bdd9070_0 .net *"_ivl_78", 0 0, L_000001a50bdfe6f0;  1 drivers
v000001a50bdd83f0_0 .net *"_ivl_81", 0 0, L_000001a50be06be0;  1 drivers
L_000001a50be20af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8e90_0 .net/2u *"_ivl_82", 11 0, L_000001a50be20af0;  1 drivers
v000001a50bdd8490_0 .net *"_ivl_84", 0 0, L_000001a50bdfef10;  1 drivers
v000001a50bdd8030_0 .net *"_ivl_87", 0 0, L_000001a50be05ec0;  1 drivers
L_000001a50be20b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd6b90_0 .net/2u *"_ivl_88", 11 0, L_000001a50be20b38;  1 drivers
v000001a50bdd8b70_0 .net *"_ivl_9", 0 0, L_000001a50be064e0;  1 drivers
v000001a50bdd8a30_0 .net *"_ivl_90", 0 0, L_000001a50bdff190;  1 drivers
v000001a50bdd7950_0 .net *"_ivl_93", 0 0, L_000001a50be061d0;  1 drivers
L_000001a50be20b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdd8c10_0 .net/2u *"_ivl_94", 11 0, L_000001a50be20b80;  1 drivers
v000001a50bdd8f30_0 .net *"_ivl_96", 0 0, L_000001a50bdfd9d0;  1 drivers
v000001a50bdd87b0_0 .net *"_ivl_99", 0 0, L_000001a50be07040;  1 drivers
v000001a50bdd7a90_0 .net "is_beq", 0 0, L_000001a50bdff910;  alias, 1 drivers
v000001a50bdd8d50_0 .net "is_bne", 0 0, L_000001a50bdfe5b0;  alias, 1 drivers
v000001a50bdd8fd0_0 .net "is_j", 0 0, L_000001a50bdfe650;  alias, 1 drivers
v000001a50bdd9110_0 .net "is_jal", 0 0, L_000001a50bdfeb50;  alias, 1 drivers
v000001a50bdd7d10_0 .net "is_jr", 0 0, L_000001a50bdfedd0;  alias, 1 drivers
v000001a50bdd7db0_0 .net "is_oper2_immed", 0 0, L_000001a50be06b70;  alias, 1 drivers
v000001a50bdd80d0_0 .net "memread", 0 0, L_000001a50bdfd890;  alias, 1 drivers
v000001a50bdd88f0_0 .net "memwrite", 0 0, L_000001a50bdff9b0;  alias, 1 drivers
v000001a50bdd71d0_0 .net "regwrite", 0 0, L_000001a50bdff230;  alias, 1 drivers
L_000001a50bdffcd0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20670;
L_000001a50bdfe1f0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be206b8;
L_000001a50bdffb90 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20700;
L_000001a50bdfeab0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20748;
L_000001a50bdfee70 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20790;
L_000001a50bdff2d0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be207d8;
L_000001a50bdfe510 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20820;
L_000001a50bdff730 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20868;
L_000001a50bdfd750 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be208b0;
L_000001a50bdff910 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be208f8;
L_000001a50bdfe5b0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20940;
L_000001a50bdfedd0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20988;
L_000001a50bdfeb50 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be209d0;
L_000001a50bdfe650 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20a18;
L_000001a50bdfebf0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20a60;
L_000001a50bdfe6f0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20aa8;
L_000001a50bdfef10 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20af0;
L_000001a50bdff190 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20b38;
L_000001a50bdfd9d0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20b80;
L_000001a50bdff230 .reduce/nor L_000001a50be07040;
L_000001a50bdfd890 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20bc8;
L_000001a50bdff9b0 .cmp/eq 12, v000001a50bdeb600_0, L_000001a50be20c10;
S_000001a50bdd0150 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001a50bdd0470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001a50bdea640 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdea678 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdea6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdea6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdea720 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdea758 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdea790 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdea7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdea800 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdea838 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdea870 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdea8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdea8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdea918 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdea950 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdea988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdea9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdea9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdeaa30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdeaa68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdeaaa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdeaad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdeab10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdeab48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdeab80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bdd6d70_0 .var "Immed", 31 0;
v000001a50bdd91b0_0 .net "Inst", 31 0, v000001a50bddaf10_0;  alias, 1 drivers
v000001a50bdd7e50_0 .net "opcode", 11 0, v000001a50bdeb600_0;  alias, 1 drivers
E_000001a50bd4c100 .event anyedge, v000001a50bdd3980_0, v000001a50bdd91b0_0;
S_000001a50bdd1280 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001a50bdd0470;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001a50bdd8210_0 .var "Read_data1", 31 0;
v000001a50bdd85d0_0 .var "Read_data2", 31 0;
v000001a50bdd9250_0 .net "Read_reg1", 4 0, v000001a50bdec780_0;  alias, 1 drivers
v000001a50bdd6af0_0 .net "Read_reg2", 4 0, v000001a50bdeb240_0;  alias, 1 drivers
v000001a50bdd82b0_0 .net "Write_data", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdd6c30_0 .net "Write_en", 0 0, v000001a50bdf0060_0;  alias, 1 drivers
v000001a50bdd6cd0_0 .net "Write_reg", 4 0, v000001a50bdef340_0;  alias, 1 drivers
v000001a50bdd6e10_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdd7310_0 .var/i "i", 31 0;
v000001a50bdd73b0 .array "reg_file", 0 31, 31 0;
v000001a50bdd7450_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4c940 .event posedge, v000001a50bddd350_0;
S_000001a50bdd1730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001a50bdd1280;
 .timescale 0 0;
v000001a50bdd7130_0 .var/i "i", 31 0;
S_000001a50bdd18c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001a50bdeabc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdeabf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdeac30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdeac68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdeaca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdeacd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdead10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdead48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdead80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdeadb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdeadf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdeae28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdeae60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdeae98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdeaed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdeaf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdeaf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdeaf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdeafb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdeafe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdeb020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdeb058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdeb090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdeb0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdeb100 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bddaf10_0 .var "ID_INST", 31 0;
v000001a50bddafb0_0 .var "ID_PC", 31 0;
v000001a50bdeb600_0 .var "ID_opcode", 11 0;
v000001a50bded5e0_0 .var "ID_rd_ind", 4 0;
v000001a50bdec780_0 .var "ID_rs1_ind", 4 0;
v000001a50bdeb240_0 .var "ID_rs2_ind", 4 0;
v000001a50bdeb420_0 .net "IF_FLUSH", 0 0, v000001a50bdde7f0_0;  alias, 1 drivers
v000001a50bdecbe0_0 .net "IF_INST", 31 0, L_000001a50be05bb0;  alias, 1 drivers
v000001a50bded040_0 .net "IF_PC", 31 0, v000001a50bdecf00_0;  alias, 1 drivers
v000001a50bdec280_0 .net "clk", 0 0, L_000001a50be06320;  1 drivers
v000001a50bdebce0_0 .net "if_id_Write", 0 0, v000001a50bdde6b0_0;  alias, 1 drivers
v000001a50bdecd20_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4bc40 .event posedge, v000001a50bdc2b10_0, v000001a50bdec280_0;
S_000001a50bdd0dd0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001a50bdee620_0 .net "EX1_PFC", 31 0, L_000001a50be01fd0;  alias, 1 drivers
v000001a50bdee8a0_0 .net "EX2_PFC", 31 0, v000001a50bdd3f20_0;  alias, 1 drivers
v000001a50bdefb60_0 .net "ID_PFC", 31 0, L_000001a50bdff4b0;  alias, 1 drivers
v000001a50bdedd60_0 .net "PC_src", 2 0, L_000001a50bdfe8d0;  alias, 1 drivers
v000001a50bdee940_0 .net "PC_write", 0 0, v000001a50bdde430_0;  alias, 1 drivers
L_000001a50be20088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a50bdedf40_0 .net/2u *"_ivl_0", 31 0, L_000001a50be20088;  1 drivers
v000001a50bdeeda0_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdeec60_0 .net "inst", 31 0, L_000001a50be05bb0;  alias, 1 drivers
v000001a50bdeff20_0 .net "inst_mem_in", 31 0, v000001a50bdecf00_0;  alias, 1 drivers
v000001a50bdef020_0 .net "pc_reg_in", 31 0, L_000001a50be062b0;  1 drivers
v000001a50bdee1c0_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
L_000001a50bdfdf70 .arith/sum 32, v000001a50bdecf00_0, L_000001a50be20088;
S_000001a50bdd1a50 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001a50bdd0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001a50be05bb0 .functor BUFZ 32, L_000001a50bdfdbb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdecaa0_0 .net "Data_Out", 31 0, L_000001a50be05bb0;  alias, 1 drivers
v000001a50bdecfa0 .array "InstMem", 0 1023, 31 0;
v000001a50bdeb740_0 .net *"_ivl_0", 31 0, L_000001a50bdfdbb0;  1 drivers
v000001a50bdecc80_0 .net *"_ivl_3", 9 0, L_000001a50bdfdc50;  1 drivers
v000001a50bdeb6a0_0 .net *"_ivl_4", 11 0, L_000001a50bdfe790;  1 drivers
L_000001a50be201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a50bded7c0_0 .net *"_ivl_7", 1 0, L_000001a50be201a8;  1 drivers
v000001a50bdece60_0 .net "addr", 31 0, v000001a50bdecf00_0;  alias, 1 drivers
v000001a50bdebba0_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bded220_0 .var/i "i", 31 0;
L_000001a50bdfdbb0 .array/port v000001a50bdecfa0, L_000001a50bdfe790;
L_000001a50bdfdc50 .part v000001a50bdecf00_0, 0, 10;
L_000001a50bdfe790 .concat [ 10 2 0 0], L_000001a50bdfdc50, L_000001a50be201a8;
S_000001a50bdd0920 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001a50bdd0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001a50bd4c5c0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001a50bdebd80_0 .net "DataIn", 31 0, L_000001a50be062b0;  alias, 1 drivers
v000001a50bdecf00_0 .var "DataOut", 31 0;
v000001a50bdebc40_0 .net "PC_Write", 0 0, v000001a50bdde430_0;  alias, 1 drivers
v000001a50bdec000_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdeb9c0_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
S_000001a50bdd02e0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001a50bdd0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001a50bd4bcc0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001a50bd427e0 .functor NOT 1, L_000001a50be053b0, C4<0>, C4<0>, C4<0>;
L_000001a50bd42620 .functor NOT 1, L_000001a50be05450, C4<0>, C4<0>, C4<0>;
L_000001a50bd42770 .functor AND 1, L_000001a50bd427e0, L_000001a50bd42620, C4<1>, C4<1>;
L_000001a50bcdd090 .functor NOT 1, L_000001a50be05270, C4<0>, C4<0>, C4<0>;
L_000001a50bcdd170 .functor AND 1, L_000001a50bd42770, L_000001a50bcdd090, C4<1>, C4<1>;
L_000001a50bcdc680 .functor AND 32, L_000001a50be04ff0, L_000001a50bdfdf70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50bcdcc30 .functor NOT 1, L_000001a50be04f50, C4<0>, C4<0>, C4<0>;
L_000001a50be059f0 .functor NOT 1, L_000001a50be054f0, C4<0>, C4<0>, C4<0>;
L_000001a50be058a0 .functor AND 1, L_000001a50bcdcc30, L_000001a50be059f0, C4<1>, C4<1>;
L_000001a50be06c50 .functor AND 1, L_000001a50be058a0, L_000001a50be05590, C4<1>, C4<1>;
L_000001a50be05fa0 .functor AND 32, L_000001a50be05630, L_000001a50bdff4b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be07270 .functor OR 32, L_000001a50bcdc680, L_000001a50be05fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be07200 .functor NOT 1, L_000001a50be05090, C4<0>, C4<0>, C4<0>;
L_000001a50be06e10 .functor AND 1, L_000001a50be07200, L_000001a50be05130, C4<1>, C4<1>;
L_000001a50be06d30 .functor NOT 1, L_000001a50bdffc30, C4<0>, C4<0>, C4<0>;
L_000001a50be06940 .functor AND 1, L_000001a50be06e10, L_000001a50be06d30, C4<1>, C4<1>;
L_000001a50be05a60 .functor AND 32, L_000001a50bdfefb0, v000001a50bdecf00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be06fd0 .functor OR 32, L_000001a50be07270, L_000001a50be05a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be05b40 .functor NOT 1, L_000001a50bdfe970, C4<0>, C4<0>, C4<0>;
L_000001a50be06da0 .functor AND 1, L_000001a50be05b40, L_000001a50bdffaf0, C4<1>, C4<1>;
L_000001a50be06cc0 .functor AND 1, L_000001a50be06da0, L_000001a50bdff050, C4<1>, C4<1>;
L_000001a50be05ad0 .functor AND 32, L_000001a50bdfded0, L_000001a50be01fd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be06e80 .functor OR 32, L_000001a50be06fd0, L_000001a50be05ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a50be06b00 .functor NOT 1, L_000001a50bdffeb0, C4<0>, C4<0>, C4<0>;
L_000001a50be06ef0 .functor AND 1, L_000001a50bdfda70, L_000001a50be06b00, C4<1>, C4<1>;
L_000001a50be07120 .functor NOT 1, L_000001a50bdff870, C4<0>, C4<0>, C4<0>;
L_000001a50be06160 .functor AND 1, L_000001a50be06ef0, L_000001a50be07120, C4<1>, C4<1>;
L_000001a50be06550 .functor AND 32, L_000001a50bdfec90, v000001a50bdd3f20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be062b0 .functor OR 32, L_000001a50be06e80, L_000001a50be06550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bdebe20_0 .net *"_ivl_1", 0 0, L_000001a50be053b0;  1 drivers
v000001a50bded680_0 .net *"_ivl_11", 0 0, L_000001a50be05270;  1 drivers
v000001a50bdeba60_0 .net *"_ivl_12", 0 0, L_000001a50bcdd090;  1 drivers
v000001a50bded900_0 .net *"_ivl_14", 0 0, L_000001a50bcdd170;  1 drivers
v000001a50bdec640_0 .net *"_ivl_16", 31 0, L_000001a50be04ff0;  1 drivers
v000001a50bdeca00_0 .net *"_ivl_18", 31 0, L_000001a50bcdc680;  1 drivers
v000001a50bdec6e0_0 .net *"_ivl_2", 0 0, L_000001a50bd427e0;  1 drivers
v000001a50bded540_0 .net *"_ivl_21", 0 0, L_000001a50be04f50;  1 drivers
v000001a50bded0e0_0 .net *"_ivl_22", 0 0, L_000001a50bcdcc30;  1 drivers
v000001a50bdec960_0 .net *"_ivl_25", 0 0, L_000001a50be054f0;  1 drivers
v000001a50bdebec0_0 .net *"_ivl_26", 0 0, L_000001a50be059f0;  1 drivers
v000001a50bded180_0 .net *"_ivl_28", 0 0, L_000001a50be058a0;  1 drivers
v000001a50bded720_0 .net *"_ivl_31", 0 0, L_000001a50be05590;  1 drivers
v000001a50bdeb920_0 .net *"_ivl_32", 0 0, L_000001a50be06c50;  1 drivers
v000001a50bdec500_0 .net *"_ivl_34", 31 0, L_000001a50be05630;  1 drivers
v000001a50bded2c0_0 .net *"_ivl_36", 31 0, L_000001a50be05fa0;  1 drivers
v000001a50bdeb880_0 .net *"_ivl_38", 31 0, L_000001a50be07270;  1 drivers
v000001a50bded360_0 .net *"_ivl_41", 0 0, L_000001a50be05090;  1 drivers
v000001a50bdeb7e0_0 .net *"_ivl_42", 0 0, L_000001a50be07200;  1 drivers
v000001a50bded860_0 .net *"_ivl_45", 0 0, L_000001a50be05130;  1 drivers
v000001a50bdec820_0 .net *"_ivl_46", 0 0, L_000001a50be06e10;  1 drivers
v000001a50bdebf60_0 .net *"_ivl_49", 0 0, L_000001a50bdffc30;  1 drivers
v000001a50bdebb00_0 .net *"_ivl_5", 0 0, L_000001a50be05450;  1 drivers
v000001a50bdec0a0_0 .net *"_ivl_50", 0 0, L_000001a50be06d30;  1 drivers
v000001a50bdec1e0_0 .net *"_ivl_52", 0 0, L_000001a50be06940;  1 drivers
v000001a50bded400_0 .net *"_ivl_54", 31 0, L_000001a50bdfefb0;  1 drivers
v000001a50bdeb1a0_0 .net *"_ivl_56", 31 0, L_000001a50be05a60;  1 drivers
v000001a50bdec320_0 .net *"_ivl_58", 31 0, L_000001a50be06fd0;  1 drivers
v000001a50bded4a0_0 .net *"_ivl_6", 0 0, L_000001a50bd42620;  1 drivers
v000001a50bdec140_0 .net *"_ivl_61", 0 0, L_000001a50bdfe970;  1 drivers
v000001a50bdec8c0_0 .net *"_ivl_62", 0 0, L_000001a50be05b40;  1 drivers
v000001a50bdeb2e0_0 .net *"_ivl_65", 0 0, L_000001a50bdffaf0;  1 drivers
v000001a50bdeb4c0_0 .net *"_ivl_66", 0 0, L_000001a50be06da0;  1 drivers
v000001a50bdec5a0_0 .net *"_ivl_69", 0 0, L_000001a50bdff050;  1 drivers
v000001a50bdeb380_0 .net *"_ivl_70", 0 0, L_000001a50be06cc0;  1 drivers
v000001a50bdec3c0_0 .net *"_ivl_72", 31 0, L_000001a50bdfded0;  1 drivers
v000001a50bdec460_0 .net *"_ivl_74", 31 0, L_000001a50be05ad0;  1 drivers
v000001a50bdecb40_0 .net *"_ivl_76", 31 0, L_000001a50be06e80;  1 drivers
v000001a50bdeb560_0 .net *"_ivl_79", 0 0, L_000001a50bdfda70;  1 drivers
v000001a50bdee760_0 .net *"_ivl_8", 0 0, L_000001a50bd42770;  1 drivers
v000001a50bdee9e0_0 .net *"_ivl_81", 0 0, L_000001a50bdffeb0;  1 drivers
v000001a50bdef7a0_0 .net *"_ivl_82", 0 0, L_000001a50be06b00;  1 drivers
v000001a50bdedcc0_0 .net *"_ivl_84", 0 0, L_000001a50be06ef0;  1 drivers
v000001a50bdee800_0 .net *"_ivl_87", 0 0, L_000001a50bdff870;  1 drivers
v000001a50bdee4e0_0 .net *"_ivl_88", 0 0, L_000001a50be07120;  1 drivers
v000001a50bdeebc0_0 .net *"_ivl_90", 0 0, L_000001a50be06160;  1 drivers
v000001a50bdee300_0 .net *"_ivl_92", 31 0, L_000001a50bdfec90;  1 drivers
v000001a50bdef2a0_0 .net *"_ivl_94", 31 0, L_000001a50be06550;  1 drivers
v000001a50bdef480_0 .net "ina", 31 0, L_000001a50bdfdf70;  1 drivers
v000001a50bdedea0_0 .net "inb", 31 0, L_000001a50bdff4b0;  alias, 1 drivers
v000001a50bdeda40_0 .net "inc", 31 0, v000001a50bdecf00_0;  alias, 1 drivers
v000001a50bdeee40_0 .net "ind", 31 0, L_000001a50be01fd0;  alias, 1 drivers
v000001a50bdef8e0_0 .net "ine", 31 0, v000001a50bdd3f20_0;  alias, 1 drivers
L_000001a50be200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdee440_0 .net "inf", 31 0, L_000001a50be200d0;  1 drivers
L_000001a50be20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdee3a0_0 .net "ing", 31 0, L_000001a50be20118;  1 drivers
L_000001a50be20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a50bdef660_0 .net "inh", 31 0, L_000001a50be20160;  1 drivers
v000001a50bdee580_0 .net "out", 31 0, L_000001a50be062b0;  alias, 1 drivers
v000001a50bdef840_0 .net "sel", 2 0, L_000001a50bdfe8d0;  alias, 1 drivers
L_000001a50be053b0 .part L_000001a50bdfe8d0, 2, 1;
L_000001a50be05450 .part L_000001a50bdfe8d0, 1, 1;
L_000001a50be05270 .part L_000001a50bdfe8d0, 0, 1;
LS_000001a50be04ff0_0_0 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_4 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_8 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_12 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_16 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_20 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_24 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_0_28 .concat [ 1 1 1 1], L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170, L_000001a50bcdd170;
LS_000001a50be04ff0_1_0 .concat [ 4 4 4 4], LS_000001a50be04ff0_0_0, LS_000001a50be04ff0_0_4, LS_000001a50be04ff0_0_8, LS_000001a50be04ff0_0_12;
LS_000001a50be04ff0_1_4 .concat [ 4 4 4 4], LS_000001a50be04ff0_0_16, LS_000001a50be04ff0_0_20, LS_000001a50be04ff0_0_24, LS_000001a50be04ff0_0_28;
L_000001a50be04ff0 .concat [ 16 16 0 0], LS_000001a50be04ff0_1_0, LS_000001a50be04ff0_1_4;
L_000001a50be04f50 .part L_000001a50bdfe8d0, 2, 1;
L_000001a50be054f0 .part L_000001a50bdfe8d0, 1, 1;
L_000001a50be05590 .part L_000001a50bdfe8d0, 0, 1;
LS_000001a50be05630_0_0 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_4 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_8 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_12 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_16 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_20 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_24 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_0_28 .concat [ 1 1 1 1], L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50, L_000001a50be06c50;
LS_000001a50be05630_1_0 .concat [ 4 4 4 4], LS_000001a50be05630_0_0, LS_000001a50be05630_0_4, LS_000001a50be05630_0_8, LS_000001a50be05630_0_12;
LS_000001a50be05630_1_4 .concat [ 4 4 4 4], LS_000001a50be05630_0_16, LS_000001a50be05630_0_20, LS_000001a50be05630_0_24, LS_000001a50be05630_0_28;
L_000001a50be05630 .concat [ 16 16 0 0], LS_000001a50be05630_1_0, LS_000001a50be05630_1_4;
L_000001a50be05090 .part L_000001a50bdfe8d0, 2, 1;
L_000001a50be05130 .part L_000001a50bdfe8d0, 1, 1;
L_000001a50bdffc30 .part L_000001a50bdfe8d0, 0, 1;
LS_000001a50bdfefb0_0_0 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_4 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_8 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_12 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_16 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_20 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_24 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_0_28 .concat [ 1 1 1 1], L_000001a50be06940, L_000001a50be06940, L_000001a50be06940, L_000001a50be06940;
LS_000001a50bdfefb0_1_0 .concat [ 4 4 4 4], LS_000001a50bdfefb0_0_0, LS_000001a50bdfefb0_0_4, LS_000001a50bdfefb0_0_8, LS_000001a50bdfefb0_0_12;
LS_000001a50bdfefb0_1_4 .concat [ 4 4 4 4], LS_000001a50bdfefb0_0_16, LS_000001a50bdfefb0_0_20, LS_000001a50bdfefb0_0_24, LS_000001a50bdfefb0_0_28;
L_000001a50bdfefb0 .concat [ 16 16 0 0], LS_000001a50bdfefb0_1_0, LS_000001a50bdfefb0_1_4;
L_000001a50bdfe970 .part L_000001a50bdfe8d0, 2, 1;
L_000001a50bdffaf0 .part L_000001a50bdfe8d0, 1, 1;
L_000001a50bdff050 .part L_000001a50bdfe8d0, 0, 1;
LS_000001a50bdfded0_0_0 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_4 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_8 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_12 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_16 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_20 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_24 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_0_28 .concat [ 1 1 1 1], L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0, L_000001a50be06cc0;
LS_000001a50bdfded0_1_0 .concat [ 4 4 4 4], LS_000001a50bdfded0_0_0, LS_000001a50bdfded0_0_4, LS_000001a50bdfded0_0_8, LS_000001a50bdfded0_0_12;
LS_000001a50bdfded0_1_4 .concat [ 4 4 4 4], LS_000001a50bdfded0_0_16, LS_000001a50bdfded0_0_20, LS_000001a50bdfded0_0_24, LS_000001a50bdfded0_0_28;
L_000001a50bdfded0 .concat [ 16 16 0 0], LS_000001a50bdfded0_1_0, LS_000001a50bdfded0_1_4;
L_000001a50bdfda70 .part L_000001a50bdfe8d0, 2, 1;
L_000001a50bdffeb0 .part L_000001a50bdfe8d0, 1, 1;
L_000001a50bdff870 .part L_000001a50bdfe8d0, 0, 1;
LS_000001a50bdfec90_0_0 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_4 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_8 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_12 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_16 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_20 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_24 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_0_28 .concat [ 1 1 1 1], L_000001a50be06160, L_000001a50be06160, L_000001a50be06160, L_000001a50be06160;
LS_000001a50bdfec90_1_0 .concat [ 4 4 4 4], LS_000001a50bdfec90_0_0, LS_000001a50bdfec90_0_4, LS_000001a50bdfec90_0_8, LS_000001a50bdfec90_0_12;
LS_000001a50bdfec90_1_4 .concat [ 4 4 4 4], LS_000001a50bdfec90_0_16, LS_000001a50bdfec90_0_20, LS_000001a50bdfec90_0_24, LS_000001a50bdfec90_0_28;
L_000001a50bdfec90 .concat [ 16 16 0 0], LS_000001a50bdfec90_1_0, LS_000001a50bdfec90_1_4;
S_000001a50bdcffc0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001a50bdeeb20_0 .net "Write_Data", 31 0, v000001a50bdc2570_0;  alias, 1 drivers
v000001a50bdf0100_0 .net "addr", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdeed00_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdee260_0 .net "mem_out", 31 0, v000001a50bdee6c0_0;  alias, 1 drivers
v000001a50bdedae0_0 .net "mem_read", 0 0, v000001a50bdc3510_0;  alias, 1 drivers
v000001a50bdeeee0_0 .net "mem_write", 0 0, v000001a50bdc3290_0;  alias, 1 drivers
S_000001a50bdd0ab0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001a50bdcffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001a50bdef980 .array "DataMem", 1023 0, 31 0;
v000001a50bdefa20_0 .net "Data_In", 31 0, v000001a50bdc2570_0;  alias, 1 drivers
v000001a50bdee6c0_0 .var "Data_Out", 31 0;
v000001a50bdee080_0 .net "Write_en", 0 0, v000001a50bdc3290_0;  alias, 1 drivers
v000001a50bdefe80_0 .net "addr", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdee120_0 .net "clk", 0 0, L_000001a50bd41f90;  alias, 1 drivers
v000001a50bdeea80_0 .var/i "i", 31 0;
S_000001a50bdd0c40 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001a50bdfd170 .param/l "add" 0 9 6, C4<000000100000>;
P_000001a50bdfd1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001a50bdfd1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001a50bdfd218 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001a50bdfd250 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001a50bdfd288 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001a50bdfd2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001a50bdfd2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001a50bdfd330 .param/l "j" 0 9 19, C4<000010000000>;
P_000001a50bdfd368 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001a50bdfd3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001a50bdfd3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001a50bdfd410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001a50bdfd448 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001a50bdfd480 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001a50bdfd4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001a50bdfd4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001a50bdfd528 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001a50bdfd560 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001a50bdfd598 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001a50bdfd5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001a50bdfd608 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001a50bdfd640 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001a50bdfd678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001a50bdfd6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001a50bdefac0_0 .net "MEM_ALU_OUT", 31 0, v000001a50bdc2d90_0;  alias, 1 drivers
v000001a50bdeef80_0 .net "MEM_Data_mem_out", 31 0, v000001a50bdee6c0_0;  alias, 1 drivers
v000001a50bdefde0_0 .net "MEM_memread", 0 0, v000001a50bdc3510_0;  alias, 1 drivers
v000001a50bdeffc0_0 .net "MEM_opcode", 11 0, v000001a50bdc38d0_0;  alias, 1 drivers
v000001a50bdefc00_0 .net "MEM_rd_ind", 4 0, v000001a50bdc35b0_0;  alias, 1 drivers
v000001a50bdefca0_0 .net "MEM_rd_indzero", 0 0, v000001a50bdc4410_0;  alias, 1 drivers
v000001a50bdef0c0_0 .net "MEM_regwrite", 0 0, v000001a50bdc29d0_0;  alias, 1 drivers
v000001a50bdef160_0 .var "WB_ALU_OUT", 31 0;
v000001a50bdefd40_0 .var "WB_Data_mem_out", 31 0;
v000001a50bdef200_0 .var "WB_memread", 0 0;
v000001a50bdef340_0 .var "WB_rd_ind", 4 0;
v000001a50bdef3e0_0 .var "WB_rd_indzero", 0 0;
v000001a50bdf0060_0 .var "WB_regwrite", 0 0;
v000001a50bdef520_0 .net "clk", 0 0, L_000001a50be1d020;  1 drivers
v000001a50bdede00_0 .var "hlt", 0 0;
v000001a50bdedb80_0 .net "rst", 0 0, v000001a50be02750_0;  alias, 1 drivers
E_000001a50bd4c1c0 .event posedge, v000001a50bdc2b10_0, v000001a50bdef520_0;
S_000001a50bdd0f60 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001a50bb996f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001a50be1cdf0 .functor AND 32, v000001a50bdefd40_0, L_000001a50be75e90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be1d100 .functor NOT 1, v000001a50bdef200_0, C4<0>, C4<0>, C4<0>;
L_000001a50be1d090 .functor AND 32, v000001a50bdef160_0, L_000001a50be76250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001a50be882c0 .functor OR 32, L_000001a50be1cdf0, L_000001a50be1d090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a50bded9a0_0 .net "Write_Data_RegFile", 31 0, L_000001a50be882c0;  alias, 1 drivers
v000001a50bdef5c0_0 .net *"_ivl_0", 31 0, L_000001a50be75e90;  1 drivers
v000001a50bdedfe0_0 .net *"_ivl_2", 31 0, L_000001a50be1cdf0;  1 drivers
v000001a50bdef700_0 .net *"_ivl_4", 0 0, L_000001a50be1d100;  1 drivers
v000001a50bdedc20_0 .net *"_ivl_6", 31 0, L_000001a50be76250;  1 drivers
v000001a50bdf2180_0 .net *"_ivl_8", 31 0, L_000001a50be1d090;  1 drivers
v000001a50bdf0e20_0 .net "alu_out", 31 0, v000001a50bdef160_0;  alias, 1 drivers
v000001a50bdf2680_0 .net "mem_out", 31 0, v000001a50bdefd40_0;  alias, 1 drivers
v000001a50bdf04c0_0 .net "mem_read", 0 0, v000001a50bdef200_0;  alias, 1 drivers
LS_000001a50be75e90_0_0 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_4 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_8 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_12 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_16 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_20 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_24 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_0_28 .concat [ 1 1 1 1], v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0, v000001a50bdef200_0;
LS_000001a50be75e90_1_0 .concat [ 4 4 4 4], LS_000001a50be75e90_0_0, LS_000001a50be75e90_0_4, LS_000001a50be75e90_0_8, LS_000001a50be75e90_0_12;
LS_000001a50be75e90_1_4 .concat [ 4 4 4 4], LS_000001a50be75e90_0_16, LS_000001a50be75e90_0_20, LS_000001a50be75e90_0_24, LS_000001a50be75e90_0_28;
L_000001a50be75e90 .concat [ 16 16 0 0], LS_000001a50be75e90_1_0, LS_000001a50be75e90_1_4;
LS_000001a50be76250_0_0 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_4 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_8 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_12 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_16 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_20 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_24 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_0_28 .concat [ 1 1 1 1], L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100, L_000001a50be1d100;
LS_000001a50be76250_1_0 .concat [ 4 4 4 4], LS_000001a50be76250_0_0, LS_000001a50be76250_0_4, LS_000001a50be76250_0_8, LS_000001a50be76250_0_12;
LS_000001a50be76250_1_4 .concat [ 4 4 4 4], LS_000001a50be76250_0_16, LS_000001a50be76250_0_20, LS_000001a50be76250_0_24, LS_000001a50be76250_0_28;
L_000001a50be76250 .concat [ 16 16 0 0], LS_000001a50be76250_1_0, LS_000001a50be76250_1_4;
    .scope S_000001a50bdd0920;
T_0 ;
    %wait E_000001a50bd4bf80;
    %load/vec4 v000001a50bdeb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001a50bdecf00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a50bdebc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a50bdebd80_0;
    %assign/vec4 v000001a50bdecf00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a50bdd1a50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bded220_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a50bded220_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a50bded220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %load/vec4 v000001a50bded220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a50bded220_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdecfa0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001a50bdd18c0;
T_2 ;
    %wait E_000001a50bd4bc40;
    %load/vec4 v000001a50bdecd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a50bddafb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bddaf10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bded5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdeb240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdec780_0, 0;
    %assign/vec4 v000001a50bdeb600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a50bdebce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a50bdeb420_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001a50bddafb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bddaf10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bded5e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdeb240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdec780_0, 0;
    %assign/vec4 v000001a50bdeb600_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a50bdebce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a50bdecbe0_0;
    %assign/vec4 v000001a50bddaf10_0, 0;
    %load/vec4 v000001a50bded040_0;
    %assign/vec4 v000001a50bddafb0_0, 0;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a50bdeb240_0, 0;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a50bdeb600_0, 4, 5;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001a50bdeb600_0, 4, 5;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001a50bdec780_0, 0;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001a50bded5e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001a50bded5e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001a50bdecbe0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001a50bded5e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a50bdd1280;
T_3 ;
    %wait E_000001a50bd4bf80;
    %load/vec4 v000001a50bdd7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bdd7310_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001a50bdd7310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a50bdd7310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdd73b0, 0, 4;
    %load/vec4 v000001a50bdd7310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a50bdd7310_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a50bdd6cd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001a50bdd6c30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001a50bdd82b0_0;
    %load/vec4 v000001a50bdd6cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdd73b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdd73b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a50bdd1280;
T_4 ;
    %wait E_000001a50bd4c940;
    %load/vec4 v000001a50bdd6cd0_0;
    %load/vec4 v000001a50bdd9250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001a50bdd6cd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001a50bdd6c30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a50bdd82b0_0;
    %assign/vec4 v000001a50bdd8210_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a50bdd9250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a50bdd73b0, 4;
    %assign/vec4 v000001a50bdd8210_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a50bdd1280;
T_5 ;
    %wait E_000001a50bd4c940;
    %load/vec4 v000001a50bdd6cd0_0;
    %load/vec4 v000001a50bdd6af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001a50bdd6cd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001a50bdd6c30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a50bdd82b0_0;
    %assign/vec4 v000001a50bdd85d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a50bdd6af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a50bdd73b0, 4;
    %assign/vec4 v000001a50bdd85d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a50bdd1280;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001a50bdd1730;
    %jmp t_0;
    .scope S_000001a50bdd1730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bdd7130_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a50bdd7130_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001a50bdd7130_0;
    %ix/getv/s 4, v000001a50bdd7130_0;
    %load/vec4a v000001a50bdd73b0, 4;
    %ix/getv/s 4, v000001a50bdd7130_0;
    %load/vec4a v000001a50bdd73b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001a50bdd7130_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a50bdd7130_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001a50bdd1280;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001a50bdd0150;
T_7 ;
    %wait E_000001a50bd4c100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bdd6d70_0, 0, 32;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a50bdd91b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a50bdd6d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001a50bdd91b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a50bdd6d70_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdd7e50_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001a50bdd91b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001a50bdd91b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001a50bdd6d70_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a50bdd0600;
T_8 ;
    %wait E_000001a50bd4bf80;
    %load/vec4 v000001a50bddbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a50bdddb70_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a50bdddb70_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001a50bddc3b0_0;
    %load/vec4 v000001a50bddc630_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a50bddc3b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a50bdd0600;
T_9 ;
    %wait E_000001a50bd4bf80;
    %load/vec4 v000001a50bddbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdddfd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a50bdde070_0;
    %assign/vec4 v000001a50bdddfd0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a50bdd0790;
T_10 ;
    %wait E_000001a50bd4c440;
    %load/vec4 v000001a50bdde4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bddbcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bddd5d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a50bddd0d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001a50bddd670_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001a50bddde90_0;
    %load/vec4 v000001a50bddbc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001a50bddda30_0;
    %load/vec4 v000001a50bddbc30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001a50bddd490_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001a50bddd530_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001a50bddde90_0;
    %load/vec4 v000001a50bdddcb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001a50bddda30_0;
    %load/vec4 v000001a50bdddcb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bddbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bddd5d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001a50bddd7b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bddbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bddd5d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a50bdde6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdde7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bddbcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bddd5d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001a50bdd1410;
T_11 ;
    %wait E_000001a50bd4bb40;
    %load/vec4 v000001a50bdd3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd49c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd5820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd4880_0, 0;
    %assign/vec4 v000001a50bdd5780_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a50bdd4420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a50bdd3980_0;
    %assign/vec4 v000001a50bdd5780_0, 0;
    %load/vec4 v000001a50bdd3160_0;
    %assign/vec4 v000001a50bdd4880_0, 0;
    %load/vec4 v000001a50bdd2800_0;
    %assign/vec4 v000001a50bdd4b00_0, 0;
    %load/vec4 v000001a50bdd2d00_0;
    %assign/vec4 v000001a50bdd5820_0, 0;
    %load/vec4 v000001a50bdd3840_0;
    %assign/vec4 v000001a50bdd5a00_0, 0;
    %load/vec4 v000001a50bdd4560_0;
    %assign/vec4 v000001a50bdd5c80_0, 0;
    %load/vec4 v000001a50bdd4380_0;
    %assign/vec4 v000001a50bdd4a60_0, 0;
    %load/vec4 v000001a50bdd3a20_0;
    %assign/vec4 v000001a50bdd49c0_0, 0;
    %load/vec4 v000001a50bdd38e0_0;
    %assign/vec4 v000001a50bdd47e0_0, 0;
    %load/vec4 v000001a50bdd2580_0;
    %assign/vec4 v000001a50bdd56e0_0, 0;
    %load/vec4 v000001a50bdd2440_0;
    %assign/vec4 v000001a50bdd5aa0_0, 0;
    %load/vec4 v000001a50bdd44c0_0;
    %assign/vec4 v000001a50bdd4ba0_0, 0;
    %load/vec4 v000001a50bdd2760_0;
    %assign/vec4 v000001a50bdd5b40_0, 0;
    %load/vec4 v000001a50bdd2940_0;
    %assign/vec4 v000001a50bdd55a0_0, 0;
    %load/vec4 v000001a50bdd24e0_0;
    %assign/vec4 v000001a50bdd5640_0, 0;
    %load/vec4 v000001a50bdd30c0_0;
    %assign/vec4 v000001a50bdd5be0_0, 0;
    %load/vec4 v000001a50bdd3020_0;
    %assign/vec4 v000001a50bdd4920_0, 0;
    %load/vec4 v000001a50bdd26c0_0;
    %assign/vec4 v000001a50bdd51e0_0, 0;
    %load/vec4 v000001a50bdd2e40_0;
    %assign/vec4 v000001a50bdd5960_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5640_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd5b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd56e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd47e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd49c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd5a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd5820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd4880_0, 0;
    %assign/vec4 v000001a50bdd5780_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a50bdd1d70;
T_12 ;
    %wait E_000001a50bd4c640;
    %load/vec4 v000001a50bddcdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd2da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd46a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd2f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd37a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd1fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd2120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd41a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd2260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd21c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a50bdd4060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3d40_0, 0;
    %assign/vec4 v000001a50bdd3ac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a50bddc090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a50bdd2ee0_0;
    %assign/vec4 v000001a50bdd3ac0_0, 0;
    %load/vec4 v000001a50bdd2080_0;
    %assign/vec4 v000001a50bdd3d40_0, 0;
    %load/vec4 v000001a50bdd42e0_0;
    %assign/vec4 v000001a50bdd4060_0, 0;
    %load/vec4 v000001a50bdd3de0_0;
    %assign/vec4 v000001a50bdd21c0_0, 0;
    %load/vec4 v000001a50bdd2c60_0;
    %assign/vec4 v000001a50bdd2260_0, 0;
    %load/vec4 v000001a50bdd3c00_0;
    %assign/vec4 v000001a50bdd41a0_0, 0;
    %load/vec4 v000001a50bdd32a0_0;
    %assign/vec4 v000001a50bdd3520_0, 0;
    %load/vec4 v000001a50bdd3480_0;
    %assign/vec4 v000001a50bdd2120_0, 0;
    %load/vec4 v000001a50bdd4600_0;
    %assign/vec4 v000001a50bdd23a0_0, 0;
    %load/vec4 v000001a50bdd2bc0_0;
    %assign/vec4 v000001a50bdd1fe0_0, 0;
    %load/vec4 v000001a50bdd2620_0;
    %assign/vec4 v000001a50bdd3ca0_0, 0;
    %load/vec4 v000001a50bdd33e0_0;
    %assign/vec4 v000001a50bdd3fc0_0, 0;
    %load/vec4 v000001a50bdd2a80_0;
    %assign/vec4 v000001a50bdd4100_0, 0;
    %load/vec4 v000001a50bdd3700_0;
    %assign/vec4 v000001a50bdd37a0_0, 0;
    %load/vec4 v000001a50bdd2b20_0;
    %assign/vec4 v000001a50bdd2f80_0, 0;
    %load/vec4 v000001a50bdd3b60_0;
    %assign/vec4 v000001a50bdd35c0_0, 0;
    %load/vec4 v000001a50bdd4240_0;
    %assign/vec4 v000001a50bdd3660_0, 0;
    %load/vec4 v000001a50bdd29e0_0;
    %assign/vec4 v000001a50bdd46a0_0, 0;
    %load/vec4 v000001a50bdd3340_0;
    %assign/vec4 v000001a50bdd2da0_0, 0;
    %load/vec4 v000001a50bdd3e80_0;
    %assign/vec4 v000001a50bdd3f20_0, 0;
    %load/vec4 v000001a50bdd2300_0;
    %assign/vec4 v000001a50bdd4740_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd2da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd46a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd2f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd37a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd3ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdd1fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd23a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd2120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd41a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd2260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdd21c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a50bdd4060_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdd3d40_0, 0;
    %assign/vec4 v000001a50bdd3ac0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a50bbc31c0;
T_13 ;
    %wait E_000001a50bd4b980;
    %load/vec4 v000001a50bdc7340_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a50bdc61c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001a50bb79cb0;
T_14 ;
    %wait E_000001a50bd4c780;
    %load/vec4 v000001a50bdc73e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001a50bdc7a20_0;
    %pad/u 33;
    %load/vec4 v000001a50bdc6120_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001a50bdc6120_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001a50bdc6b20_0;
    %load/vec4 v000001a50bdc6120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a50bdc7a20_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001a50bdc6120_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001a50bdc6120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %load/vec4 v000001a50bdc7a20_0;
    %ix/getv 4, v000001a50bdc6120_0;
    %shiftl 4;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001a50bdc6120_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001a50bdc6b20_0;
    %load/vec4 v000001a50bdc6120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001a50bdc7a20_0;
    %load/vec4 v000001a50bdc6120_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001a50bdc6120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %load/vec4 v000001a50bdc7a20_0;
    %ix/getv 4, v000001a50bdc6120_0;
    %shiftr 4;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %load/vec4 v000001a50bdc7a20_0;
    %load/vec4 v000001a50bdc6120_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a50bdc6b20_0, 0;
    %load/vec4 v000001a50bdc6120_0;
    %load/vec4 v000001a50bdc7a20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001a50bdc7980_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001a50bb561d0;
T_15 ;
    %wait E_000001a50bd4b040;
    %load/vec4 v000001a50bdc2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001a50bdc4410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdc29d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdc3290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdc3510_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001a50bdc38d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdc35b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdc2570_0, 0;
    %assign/vec4 v000001a50bdc2d90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001a50bce4b90_0;
    %assign/vec4 v000001a50bdc2d90_0, 0;
    %load/vec4 v000001a50bdc2ed0_0;
    %assign/vec4 v000001a50bdc2570_0, 0;
    %load/vec4 v000001a50bdc3bf0_0;
    %assign/vec4 v000001a50bdc35b0_0, 0;
    %load/vec4 v000001a50bccee30_0;
    %assign/vec4 v000001a50bdc38d0_0, 0;
    %load/vec4 v000001a50bce4e10_0;
    %assign/vec4 v000001a50bdc3510_0, 0;
    %load/vec4 v000001a50bccecf0_0;
    %assign/vec4 v000001a50bdc3290_0, 0;
    %load/vec4 v000001a50bdc2a70_0;
    %assign/vec4 v000001a50bdc29d0_0, 0;
    %load/vec4 v000001a50bdc3c90_0;
    %assign/vec4 v000001a50bdc4410_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a50bdd0ab0;
T_16 ;
    %wait E_000001a50bd4c940;
    %load/vec4 v000001a50bdee080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001a50bdefa20_0;
    %load/vec4 v000001a50bdefe80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001a50bdd0ab0;
T_17 ;
    %wait E_000001a50bd4c940;
    %load/vec4 v000001a50bdefe80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001a50bdef980, 4;
    %assign/vec4 v000001a50bdee6c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001a50bdd0ab0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bdeea80_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001a50bdeea80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a50bdeea80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %load/vec4 v000001a50bdeea80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a50bdeea80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a50bdef980, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001a50bdd0ab0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a50bdeea80_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001a50bdeea80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001a50bdeea80_0;
    %load/vec4a v000001a50bdef980, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001a50bdeea80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001a50bdeea80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a50bdeea80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001a50bdd0c40;
T_20 ;
    %wait E_000001a50bd4c1c0;
    %load/vec4 v000001a50bdedb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001a50bdef3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdede00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdf0060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001a50bdef200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001a50bdef340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001a50bdefd40_0, 0;
    %assign/vec4 v000001a50bdef160_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001a50bdefac0_0;
    %assign/vec4 v000001a50bdef160_0, 0;
    %load/vec4 v000001a50bdeef80_0;
    %assign/vec4 v000001a50bdefd40_0, 0;
    %load/vec4 v000001a50bdefde0_0;
    %assign/vec4 v000001a50bdef200_0, 0;
    %load/vec4 v000001a50bdefc00_0;
    %assign/vec4 v000001a50bdef340_0, 0;
    %load/vec4 v000001a50bdef0c0_0;
    %assign/vec4 v000001a50bdf0060_0, 0;
    %load/vec4 v000001a50bdefca0_0;
    %assign/vec4 v000001a50bdef3e0_0, 0;
    %load/vec4 v000001a50bdeffc0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001a50bdede00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001a50bb996f0;
T_21 ;
    %wait E_000001a50bd4adc0;
    %load/vec4 v000001a50be02930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a50be02ed0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001a50be02ed0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a50be02ed0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001a50bb89fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a50be040f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a50be02750_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001a50bb89fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001a50be040f0_0;
    %inv;
    %assign/vec4 v000001a50be040f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001a50bb89fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a50be02750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a50be02750_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001a50be04050_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
