#!/bin/csh

set xgate    = ../../..
set bench    = $xgate/bench
set wave_dir = $xgate/sim/rtl_sim/xgate_verilog/waves

iverilog				\
					\
	-I $bench/verilog		\
	-I $xgate/rtl/verilog		\
			\
	-o xgate_compiled \
	-D WAVES_V 	\
					\
	$xgate/rtl/verilog/xgate_top.v	\
	$xgate/rtl/verilog/xgate_wbs_bus.v	\
	$xgate/rtl/verilog/xgate_wbm_bus.v	\
	$xgate/rtl/verilog/xgate_regs.v	\
	$xgate/rtl/verilog/xgate_risc.v	\
	$xgate/rtl/verilog/xgate_irq_encode.v	\
	$xgate/rtl/verilog/xgate_jtag.v	\
					\
	$bench/verilog/wb_master_model.v	\
	$bench/verilog/ram.v	        \
	$bench/verilog/tst_bench_top.v

@ good_compile = $status

if ($good_compile == 0) then
  echo "Compile was Good"
  vvp xgate_compiled -lxt2
else
  echo "Compile Failed"
endif

