##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for StepClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
		5.2::Critical Path Report for (StepClk:R vs. CyHFClk:R)
		5.3::Critical Path Report for (StepClk:R vs. StepClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyHFClk               | Frequency: 29.96 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk               | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1             | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk              | N/A                   | Target: 48.00 MHz  | 
Clock: DBG_UART_SCBCLK       | N/A                   | Target: 1.37 MHz   | 
Clock: DBG_UART_SCBCLK(FFB)  | N/A                   | Target: 1.37 MHz   | 
Clock: StepClk               | Frequency: 35.95 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk       CyHFClk        20833.3          -12544      N/A              N/A         N/A              N/A         N/A              N/A         
StepClk       CyHFClk        20833.3          -6979       N/A              N/A         N/A              N/A         N/A              N/A         
StepClk       StepClk        500000           492938      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Lim_1(0)_PAD  19379         CyHFClk:R         
Lim_2(0)_PAD  17799         CyHFClk:R         


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
Direction_Pin(0)_PAD  24663         CyHFClk:R         
LED_Pin(0)_PAD        29741         CyHFClk:R         
Step_Pin(0)_PAD       22411         CyHFClk:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 29.96 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28287
-------------------------------------   ----- 
End-of-path arrival time (ps)           28287
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28287  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28287  -12544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock     datapathcell4           0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for StepClk
*************************************
Clock: StepClk
Frequency: 35.95 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -6979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (StepClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5100
--------------------------------------------   ----- 
End-of-path required time (ps)                 15733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22713
-------------------------------------   ----- 
End-of-path arrival time (ps)           22713
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_853/q                                            macrocell11     1250   1250  -6979  RISE       1
\Step_Timer:CounterUDB:count_enable\/main_0          macrocell8      2300   3550  -6979  RISE       1
\Step_Timer:CounterUDB:count_enable\/q               macrocell8      3350   6900  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell5   2793   9693  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell5   9710  19403  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ci         datapathcell6      0  19403  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell6   3310  22713  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ci         datapathcell7      0  22713  -6979  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/clock       datapathcell7           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28287
-------------------------------------   ----- 
End-of-path arrival time (ps)           28287
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28287  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28287  -12544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock     datapathcell4           0      0  RISE       1


5.2::Critical Path Report for (StepClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -6979p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (StepClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5100
--------------------------------------------   ----- 
End-of-path required time (ps)                 15733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22713
-------------------------------------   ----- 
End-of-path arrival time (ps)           22713
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_853/q                                            macrocell11     1250   1250  -6979  RISE       1
\Step_Timer:CounterUDB:count_enable\/main_0          macrocell8      2300   3550  -6979  RISE       1
\Step_Timer:CounterUDB:count_enable\/q               macrocell8      3350   6900  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell5   2793   9693  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell5   9710  19403  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ci         datapathcell6      0  19403  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell6   3310  22713  -6979  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ci         datapathcell7      0  22713  -6979  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/clock       datapathcell7           0      0  RISE       1


5.3::Critical Path Report for (StepClk:R vs. StepClk:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 492938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (StepClk:R#1 vs. StepClk:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell12                0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q  macrocell12   1250   1250  492938  RISE       1
Net_853/main_1        macrocell11   2302   3552  492938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -12544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28287
-------------------------------------   ----- 
End-of-path arrival time (ps)           28287
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3310  28287  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  28287  -12544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock     datapathcell4           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -9234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24977
-------------------------------------   ----- 
End-of-path arrival time (ps)           24977
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3310  24977  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  24977   -9234  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock     datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -8708p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5100
--------------------------------------------   ----- 
End-of-path required time (ps)                 15733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24441
-------------------------------------   ----- 
End-of-path arrival time (ps)           24441
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell5   3481  11421  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell5   9710  21131  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ci         datapathcell6      0  21131  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell6   3310  24441  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ci         datapathcell7      0  24441  -8708  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/clock       datapathcell7           0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -5924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21667
-------------------------------------   ----- 
End-of-path arrival time (ps)           21667
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   9710  21667  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  21667   -5924  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock     datapathcell2           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -5398p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -5100
--------------------------------------------   ----- 
End-of-path required time (ps)                 15733

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21131
-------------------------------------   ----- 
End-of-path arrival time (ps)           21131
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell5   3481  11421  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell5   9710  21131  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ci         datapathcell6      0  21131  -5398  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/clock       datapathcell6           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : -3706p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13019
-------------------------------------   ----- 
End-of-path arrival time (ps)           13019
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell3   3879  13019   -3706  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock     datapathcell3           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : -3704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell4   3877  13018   -3704  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock     datapathcell4           0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : -2644p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2817  11957   -2644  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : -2643p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q                  macrocell20     1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/main_2          macrocell5      4540   5790  -12544  RISE       1
\Step_Counter:CounterUDB:count_enable\/q               macrocell5      3350   9140  -12544  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell2   2816  11956   -2643  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock     datapathcell2           0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -2617p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11920
-------------------------------------   ----- 
End-of-path arrival time (ps)           11920
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell3            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0                     controlcell3    2580   2580  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/main_1          macrocell8      2326   4906  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/q               macrocell8      3350   8256  -8336  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell7   3664  11920  -2617  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/clock       datapathcell7           0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -2118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell5   3481  11421  -2118  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -2118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11421
-------------------------------------   ----- 
End-of-path arrival time (ps)           11421
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell6   3481  11421  -2118  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/clock       datapathcell6           0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : -1758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11062
-------------------------------------   ----- 
End-of-path arrival time (ps)           11062
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell3            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0                     controlcell3    2580   2580  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/main_1          macrocell8      2326   4906  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/q               macrocell8      3350   8256  -8336  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell6   2806  11062  -1758  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/clock       datapathcell6           0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Enable:Sync:ctrl_reg\/control_0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : -1746p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11049
-------------------------------------   ----- 
End-of-path arrival time (ps)           11049
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Enable:Sync:ctrl_reg\/busclk                         controlcell3            0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Enable:Sync:ctrl_reg\/control_0                     controlcell3    2580   2580  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/main_1          macrocell8      2326   4906  -8336  RISE       1
\Step_Timer:CounterUDB:count_enable\/q               macrocell8      3350   8256  -8336  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell5   2793  11049  -1746  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Step_Timer:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : -878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11530
--------------------------------------------   ------ 
End-of-path required time (ps)                   9303

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell7   2242  10182   -878  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/clock       datapathcell7           0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17898
-------------------------------------   ----- 
End-of-path arrival time (ps)           17898
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140   1366  RISE       1
\Step_Counter:CounterUDB:status_3\/main_0            macrocell4      4096  12236   1366  RISE       1
\Step_Counter:CounterUDB:status_3\/q                 macrocell4      3350  15586   1366  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2312  17898   1366  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock        statusicell1            0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Step_Timer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1660p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:status_2\/main_0             macrocell7      3448  11388   1660  RISE       1
\Step_Timer:CounterUDB:status_2\/q                  macrocell7      3350  14738   1660  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2865  17604   1660  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/clock          statusicell2            0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17286
-------------------------------------   ----- 
End-of-path arrival time (ps)           17286
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell1   3510   3510   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell2      0   3510   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell2   1430   4940   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell3      0   4940   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell3   1430   6370   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell4      0   6370   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell4   2950   9320   1977  RISE       1
\Step_Counter:CounterUDB:status_0\/main_0             macrocell2      2302  11622   1977  RISE       1
\Step_Counter:CounterUDB:status_0\/q                  macrocell2      3350  14972   1977  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2314  17286   1977  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock        statusicell1            0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 2356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell2    2580   2580  -5935  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_2  datapathcell3   4378   6958   2356  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/clock     datapathcell3           0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 2438p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16825
-------------------------------------   ----- 
End-of-path arrival time (ps)           16825
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550   2438  RISE       1
\Step_Counter:CounterUDB:status_2\/main_0            macrocell3      2605  11155   2438  RISE       1
\Step_Counter:CounterUDB:status_2\/q                 macrocell3      3350  14505   2438  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2320  16825   2438  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock        statusicell1            0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell2    2580   2580  -5935  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_2  datapathcell4   3685   6265   3049  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/clock     datapathcell4           0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Step_Timer:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Step_Timer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 3245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16018
-------------------------------------   ----- 
End-of-path arrival time (ps)           16018
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell5   3510   3510   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell6      0   3510   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell6   1430   4940   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell7      0   4940   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell7   2950   7890   3245  RISE       1
\Step_Timer:CounterUDB:status_0\/main_0             macrocell6      2527  10417   3245  RISE       1
\Step_Timer:CounterUDB:status_0\/q                  macrocell6      3350  13767   3245  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2251  16018   3245  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/clock          statusicell2            0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 3950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell2    2580   2580  -5935  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_2  datapathcell2   2784   5364   3950  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/clock     datapathcell2           0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direction:Sync:ctrl_reg\/control_0
Path End       : \Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2
Capture Clock  : \Step_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 3965p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Direction:Sync:ctrl_reg\/busclk                      controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direction:Sync:ctrl_reg\/control_0                    controlcell2    2580   2580  -5935  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_2  datapathcell1   2768   5348   3965  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Step_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14340
-------------------------------------   ----- 
End-of-path arrival time (ps)           14340
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140   1366  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6200  14340   4923  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sSTSReg:stsreg\/clock        statusicell1            0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Step_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 5097p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1   2320   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0   2320   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1430   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   3750   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1430   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   5180   1366  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2960   8140   1366  RISE       1
\Step_Counter:CounterUDB:underflow_reg_i\/main_0     macrocell14     4086  12226   5097  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:underflow_reg_i\/clock_0     macrocell14             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce1
Path End       : \Step_Timer:CounterUDB:prevCompare\/main_0
Capture Clock  : \Step_Timer:CounterUDB:prevCompare\/clock_0
Path slack     : 5401p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11922
-------------------------------------   ----- 
End-of-path arrival time (ps)           11922
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce1       datapathcell5   3510   3510   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce1i      datapathcell6      0   3510   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce1       datapathcell6   1430   4940   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce1i      datapathcell7      0   4940   3245  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce1_comb  datapathcell7   2950   7890   3245  RISE       1
\Step_Timer:CounterUDB:prevCompare\/main_0          macrocell20     4032  11922   5401  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Step_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Step_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 5702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11622
-------------------------------------   ----- 
End-of-path arrival time (ps)           11622
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell1   3510   3510   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell2      0   3510   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell2   1430   4940   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell3      0   4940   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell3   1430   6370   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell4      0   6370   1977  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell4   2950   9320   1977  RISE       1
\Step_Counter:CounterUDB:prevCompare\/main_0          macrocell15     2302  11622   5702  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:prevCompare\/clock_0         macrocell15             0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Step_Timer:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Step_Timer:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 5935p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11388
-------------------------------------   ----- 
End-of-path arrival time (ps)           11388
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell5   3540   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell6      0   3540  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell6   1440   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell7      0   4980  -8708  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell7   2960   7940  -8708  RISE       1
\Step_Timer:CounterUDB:overflow_reg_i\/main_0       macrocell19     3448  11388   5935  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:overflow_reg_i\/clock_0        macrocell19             0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0
Path End       : \Step_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 6177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11146
-------------------------------------   ----- 
End-of-path arrival time (ps)           11146
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u0\/clock     datapathcell1           0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Counter:CounterUDB:sC32:counterdp:u0\/ff0      datapathcell1   2730   2730   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0i     datapathcell2      0   2730   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u1\/ff0      datapathcell2   1430   4160   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0i     datapathcell3      0   4160   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u2\/ff0      datapathcell3   1430   5590   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/ff0i     datapathcell4      0   5590   2438  RISE       1
\Step_Counter:CounterUDB:sC32:counterdp:u3\/f0_comb  datapathcell4   2960   8550   2438  RISE       1
\Step_Counter:CounterUDB:overflow_reg_i\/main_0      macrocell13     2596  11146   6177  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:overflow_reg_i\/clock_0      macrocell13             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Step_Timer:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Step_Timer:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 7223p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12041
-------------------------------------   ----- 
End-of-path arrival time (ps)           12041
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u0\/clock       datapathcell5           0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Step_Timer:CounterUDB:sC24:counterdp:u0\/z0       datapathcell5   2320   2320   7223  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell6      0   2320   7223  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u1\/z0       datapathcell6   1430   3750   7223  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell7      0   3750   7223  RISE       1
\Step_Timer:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell7   2960   6710   7223  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    5331  12041   7223  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:sSTSReg:stsreg\/clock          statusicell2            0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Step_Timer:CounterUDB:prevCompare\/q
Path End       : \Step_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Step_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 11533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:prevCompare\/clock_0           macrocell20             0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Step_Timer:CounterUDB:prevCompare\/q            macrocell20   1250   1250  -12544  RISE       1
\Step_Counter:CounterUDB:count_stored_i\/main_0  macrocell16   4540   5790   11533  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Counter:CounterUDB:count_stored_i\/clock_0      macrocell16             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_853/q
Path End       : \Step_Timer:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Step_Timer:CounterUDB:count_stored_i\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (StepClk:R#1 vs. CyHFClk:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_853/q                                      macrocell11   1250   1250  -6979  RISE       1
\Step_Timer:CounterUDB:count_stored_i\/main_0  macrocell21   2300   3550  13774  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Step_Timer:CounterUDB:count_stored_i\/clock_0        macrocell21             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:count_0\/q
Path End       : Net_853/main_1
Capture Clock  : Net_853/clock_0
Path slack     : 492938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (StepClk:R#1 vs. StepClk:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell12                0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:count_0\/q  macrocell12   1250   1250  492938  RISE       1
Net_853/main_1        macrocell11   2302   3552  492938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : Net_853/main_0
Capture Clock  : Net_853/clock_0
Path slack     : 492946p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (StepClk:R#1 vs. StepClk:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell10   1250   1250  492946  RISE       1
Net_853/main_0               macrocell11   2294   3544  492946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_853/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockDiv:not_last_reset\/q
Path End       : \ClockDiv:count_0\/main_0
Capture Clock  : \ClockDiv:count_0\/clock_0
Path slack     : 492946p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (StepClk:R#1 vs. StepClk:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:not_last_reset\/clock_0                         macrocell10                0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ClockDiv:not_last_reset\/q  macrocell10   1250   1250  492946  RISE       1
\ClockDiv:count_0\/main_0    macrocell12   2294   3544  492946  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\ClockDiv:count_0\/clock_0                                macrocell12                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

