//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Dropout_2814764400399697263_kernel0

.visible .entry Fused_Dropout_2814764400399697263_kernel0(
	.param .u64 Fused_Dropout_2814764400399697263_kernel0_param_0,
	.param .u64 Fused_Dropout_2814764400399697263_kernel0_param_1,
	.param .u64 Fused_Dropout_2814764400399697263_kernel0_param_2,
	.param .u64 Fused_Dropout_2814764400399697263_kernel0_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd5, [Fused_Dropout_2814764400399697263_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Dropout_2814764400399697263_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Dropout_2814764400399697263_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Dropout_2814764400399697263_kernel0_param_3];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd8;
	cvta.to.global.u64 	%rd3, %rd5;
	cvta.to.global.u64 	%rd4, %rd6;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	shl.b32 	%r9, %r8, 2;
	mad.lo.s32 	%r14, %r7, 16384, %r9;
	mov.u32 	%r15, 0;

BB0_1:
	mul.wide.s32 	%rd9, %r14, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd10];
	mul.wide.s32 	%rd11, %r14, 2;
	add.s64 	%rd12, %rd3, %rd11;
	ld.global.nc.v4.u16 	{%rs53, %rs54, %rs55, %rs56}, [%rd12];
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f13;}

	// inline asm
	mov.f32 	%f11, 0f3F4CC000;
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f11;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs1, %rs2;
  selp.u16 %rs3, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p1, %rs3, 0;
	selp.u32	%r10, 1, 0, %p1;
	mov.f32 	%f12, 0f3FA00000;
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f12;}

	// inline asm
	// inline asm
	{mul.f16 %rs8,%rs53,%rs7;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f11;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs14, %rs15;
  selp.u16 %rs16, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p2, %rs16, 0;
	selp.u32	%r11, 1, 0, %p2;
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f12;}

	// inline asm
	// inline asm
	{mul.f16 %rs21,%rs54,%rs20;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs28, %f11;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs27, %rs28;
  selp.u16 %rs29, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p3, %rs29, 0;
	selp.u32	%r12, 1, 0, %p3;
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f12;}

	// inline asm
	// inline asm
	{mul.f16 %rs34,%rs55,%rs33;
}
	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs40, %f16;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs41, %f11;}

	// inline asm
	// inline asm
	{ .reg .pred __$temp3;
  setp.le.f16  __$temp3, %rs40, %rs41;
  selp.u16 %rs42, 1, 0, __$temp3;}
	// inline asm
	setp.ne.s16	%p4, %rs42, 0;
	selp.u32	%r13, 1, 0, %p4;
	// inline asm
	{  cvt.rn.f16.f32 %rs46, %f12;}

	// inline asm
	// inline asm
	{mul.f16 %rs47,%rs56,%rs46;
}
	// inline asm
	add.s64 	%rd13, %rd2, %rd11;
	// inline asm
	cvt.rn.f16.s32 %rs45, %r13;
	// inline asm
	// inline asm
	cvt.rn.f16.s32 %rs32, %r12;
	// inline asm
	// inline asm
	cvt.rn.f16.s32 %rs19, %r11;
	// inline asm
	// inline asm
	cvt.rn.f16.s32 %rs6, %r10;
	// inline asm
	st.global.v4.u16 	[%rd13], {%rs6, %rs19, %rs32, %rs45};
	add.s64 	%rd14, %rd1, %rd11;
	// inline asm
	{mul.f16 %rs50,%rs47,%rs45;
}
	// inline asm
	// inline asm
	{mul.f16 %rs37,%rs34,%rs32;
}
	// inline asm
	// inline asm
	{mul.f16 %rs24,%rs21,%rs19;
}
	// inline asm
	// inline asm
	{mul.f16 %rs11,%rs8,%rs6;
}
	// inline asm
	st.global.v4.u16 	[%rd14], {%rs11, %rs24, %rs37, %rs50};
	add.s32 	%r14, %r14, 2048;
	add.s32 	%r15, %r15, 1;
	setp.lt.s32	%p5, %r15, 8;
	@%p5 bra 	BB0_1;

	ret;
}


