branch-instructions,branch-misses,bus-cycles,cache-misses,cache-references,cpu-cycles,instructions,mem-loads,mem-stores,power/energy-cores/,power/energy-gpu/,power/energy-pkg/,stalled-cycles-frontend,topdown-fetch-bubbles,topdown-recovery-bubbles,topdown-slots-issued,topdown-slots-retired,topdown-total-slots,l1d.replacement,l1d_pend_miss.fb_full,l1d_pend_miss.pending,l1d_pend_miss.pending_cycles,l1d_pend_miss.pending_cycles_any,l2_l1d_wb_rqsts.all,l2_l1d_wb_rqsts.hit_e,l2_l1d_wb_rqsts.hit_m,l2_l1d_wb_rqsts.miss,l2_lines_in.all,l2_lines_in.e,l2_lines_in.i,l2_lines_in.s,l2_lines_out.demand_clean,l2_lines_out.demand_dirty,l2_lines_out.dirty_all,l2_lines_out.pf_clean,l2_lines_out.pf_dirty,l2_rqsts.all_code_rd,l2_rqsts.all_demand_data_rd,l2_rqsts.all_pf,l2_rqsts.all_rfo,l2_rqsts.code_rd_hit,l2_rqsts.code_rd_miss,l2_rqsts.demand_data_rd_hit,l2_rqsts.pf_hit,l2_rqsts.pf_miss,l2_rqsts.rfo_hit,l2_rqsts.rfo_miss,l2_store_lock_rqsts.all,l2_store_lock_rqsts.hit_m,l2_store_lock_rqsts.miss,l2_trans.all_pf,l2_trans.all_requests,l2_trans.code_rd,l2_trans.demand_data_rd,l2_trans.l1d_wb,l2_trans.l2_fill,l2_trans.l2_wb,l2_trans.rfo,lock_cycles.cache_lock_duration,longest_lat_cache.miss,longest_lat_cache.reference,mem_load_uops_llc_hit_retired.xsnp_hit,mem_load_uops_llc_hit_retired.xsnp_hitm,mem_load_uops_llc_hit_retired.xsnp_miss,mem_load_uops_llc_hit_retired.xsnp_none,mem_load_uops_llc_hit_retired.xsnp_none,mem_load_uops_llc_miss_retired.local_dram,mem_load_uops_retired.hit_lfb,mem_load_uops_retired.l1_hit,mem_load_uops_retired.l1_miss,mem_load_uops_retired.l2_hit,mem_load_uops_retired.l2_miss,mem_load_uops_retired.llc_hit,mem_load_uops_retired.llc_miss,mem_uops_retired.all_loads,mem_uops_retired.all_stores,mem_uops_retired.lock_loads,mem_uops_retired.split_loads,mem_uops_retired.split_stores,mem_uops_retired.stlb_miss_loads,mem_uops_retired.stlb_miss_stores,offcore_requests.all_data_rd,offcore_requests.demand_code_rd,offcore_requests.demand_data_rd,offcore_requests.demand_rfo,offcore_requests_buffer.sq_full,offcore_requests_outstanding.all_data_rd,offcore_requests_outstanding.cycles_with_data_rd,offcore_requests_outstanding.cycles_with_demand_code_rd,offcore_requests_outstanding.cycles_with_demand_data_rd,offcore_requests_outstanding.cycles_with_demand_rfo,offcore_requests_outstanding.demand_code_rd,offcore_requests_outstanding.demand_data_rd,offcore_requests_outstanding.demand_data_rd_ge_6,offcore_requests_outstanding.demand_rfo,offcore_response.all_code_rd.llc_hit.any_response,offcore_response.all_code_rd.llc_hit.no_snoop_needed,offcore_response.all_data_rd.any_response,offcore_response.all_data_rd.llc_hit.any_response,offcore_response.all_data_rd.llc_hit.hit_other_core_no_fwd,offcore_response.all_data_rd.llc_hit.hitm_other_core,offcore_response.all_data_rd.llc_hit.no_snoop_needed,offcore_response.all_reads.any_response,offcore_response.all_rfo.any_response,offcore_response.all_rfo.llc_hit.any_response,offcore_response.all_rfo.llc_hit.no_snoop_needed,offcore_response.corewb.any_response,offcore_response.demand_code_rd.any_response,offcore_response.demand_code_rd.llc_hit.any_response,offcore_response.demand_code_rd.llc_hit.no_snoop_needed,offcore_response.demand_data_rd.any_response,offcore_response.demand_data_rd.llc_hit.any_response,offcore_response.demand_data_rd.llc_hit.hit_other_core_no_fwd,offcore_response.demand_data_rd.llc_hit.hitm_other_core,offcore_response.demand_data_rd.llc_hit.no_snoop_needed,offcore_response.demand_rfo.any_response,offcore_response.demand_rfo.llc_hit.any_response,offcore_response.demand_rfo.llc_hit.hitm_other_core,offcore_response.demand_rfo.llc_hit.no_snoop_needed,offcore_response.other.any_response,offcore_response.split_lock_uc_lock.any_response,offcore_response.streaming_stores.any_response,sq_misc.split_lock,fp_assist.any,fp_assist.simd_input,fp_assist.simd_output,fp_assist.x87_input,fp_assist.x87_output,fp_comp_ops_exe.sse_packed_double,fp_comp_ops_exe.sse_packed_single,fp_comp_ops_exe.sse_scalar_double,fp_comp_ops_exe.sse_scalar_single,fp_comp_ops_exe.x87,other_assists.avx_store,other_assists.avx_to_sse,other_assists.sse_to_avx,simd_fp_256.packed_double,simd_fp_256.packed_single,dsb2mite_switches.count,dsb2mite_switches.penalty_cycles,dsb_fill.exceed_dsb_lines,icache.hit,icache.ifetch_stall,icache.misses,idq.all_dsb_cycles_4_uops,idq.all_dsb_cycles_any_uops,idq.all_mite_cycles_4_uops,idq.all_mite_cycles_any_uops,idq.dsb_cycles,idq.dsb_uops,idq.empty,idq.mite_all_uops,idq.mite_cycles,idq.mite_uops,idq.ms_cycles,idq.ms_dsb_cycles,idq.ms_dsb_occur,idq.ms_dsb_uops,idq.ms_mite_uops,idq.ms_switches,idq.ms_uops,idq_uops_not_delivered.core,idq_uops_not_delivered.cycles_0_uops_deliv.core,idq_uops_not_delivered.cycles_fe_was_ok,idq_uops_not_delivered.cycles_le_1_uop_deliv.core,idq_uops_not_delivered.cycles_le_2_uop_deliv.core,idq_uops_not_delivered.cycles_le_3_uop_deliv.core,machine_clears.memory_ordering,mem_trans_retired.load_latency_gt_128,mem_trans_retired.load_latency_gt_16,mem_trans_retired.load_latency_gt_256,mem_trans_retired.load_latency_gt_32,mem_trans_retired.load_latency_gt_4,mem_trans_retired.load_latency_gt_512,mem_trans_retired.load_latency_gt_64,mem_trans_retired.load_latency_gt_8,mem_trans_retired.precise_store,misalign_mem_ref.loads,misalign_mem_ref.stores,offcore_response.all_code_rd.llc_miss.dram,offcore_response.all_data_rd.llc_miss.dram,offcore_response.all_reads.llc_miss.dram,offcore_response.data_in_socket.llc_miss.local_dram,offcore_response.demand_code_rd.llc_miss.dram,offcore_response.demand_data_rd.llc_miss.dram,page_walks.llc_miss,cpl_cycles.ring0,cpl_cycles.ring0_trans,cpl_cycles.ring123,lock_cycles.split_lock_uc_lock_duration,arith.fpu_div,arith.fpu_div_active,baclears.any,br_inst_exec.all_branches,br_inst_exec.all_conditional,br_inst_exec.all_direct_jmp,br_inst_exec.all_direct_near_call,br_inst_exec.all_indirect_jump_non_call_ret,br_inst_exec.all_indirect_near_return,br_inst_exec.nontaken_conditional,br_inst_exec.taken_conditional,br_inst_exec.taken_direct_jump,br_inst_exec.taken_direct_near_call,br_inst_exec.taken_indirect_jump_non_call_ret,br_inst_exec.taken_indirect_near_call,br_inst_exec.taken_indirect_near_return,br_inst_retired.all_branches,br_inst_retired.all_branches_pebs,br_inst_retired.conditional,br_inst_retired.far_branch,br_inst_retired.near_call,br_inst_retired.near_call_r3,br_inst_retired.near_return,br_inst_retired.near_taken,br_inst_retired.not_taken,br_misp_exec.all_branches,br_misp_exec.all_conditional,br_misp_exec.all_indirect_jump_non_call_ret,br_misp_exec.nontaken_conditional,br_misp_exec.taken_conditional,br_misp_exec.taken_indirect_jump_non_call_ret,br_misp_exec.taken_indirect_near_call,br_misp_exec.taken_return_near,br_misp_retired.all_branches,br_misp_retired.all_branches_pebs,br_misp_retired.conditional,br_misp_retired.near_taken,cpu_clk_thread_unhalted.one_thread_active,cpu_clk_thread_unhalted.ref_xclk,cpu_clk_thread_unhalted.ref_xclk_any,cpu_clk_unhalted.one_thread_active,cpu_clk_unhalted.ref_tsc,cpu_clk_unhalted.ref_xclk,cpu_clk_unhalted.ref_xclk_any,cpu_clk_unhalted.thread,cpu_clk_unhalted.thread_any,cpu_clk_unhalted.thread_p,cpu_clk_unhalted.thread_p_any,cycle_activity.cycles_l1d_miss,cycle_activity.cycles_l1d_pending,cycle_activity.cycles_l2_miss,cycle_activity.cycles_l2_pending,cycle_activity.cycles_ldm_pending,cycle_activity.cycles_mem_any,cycle_activity.cycles_no_execute,cycle_activity.stalls_l1d_miss,cycle_activity.stalls_l1d_pending,cycle_activity.stalls_l2_miss,cycle_activity.stalls_l2_pending,cycle_activity.stalls_ldm_pending,cycle_activity.stalls_mem_any,cycle_activity.stalls_total,ild_stall.iq_full,ild_stall.lcp,inst_retired.any,inst_retired.any_p,inst_retired.prec_dist,int_misc.recovery_cycles,int_misc.recovery_cycles_any,int_misc.recovery_stalls_count,ld_blocks.no_sr,ld_blocks.store_forward,ld_blocks_partial.address_alias,load_hit_pre.hw_pf,load_hit_pre.sw_pf,lsd.cycles_4_uops,lsd.cycles_active,lsd.uops,machine_clears.count,machine_clears.maskmov,machine_clears.smc,move_elimination.int_eliminated,move_elimination.int_not_eliminated,move_elimination.simd_eliminated,move_elimination.simd_not_eliminated,other_assists.any_wb_assist,resource_stalls.any,resource_stalls.rob,resource_stalls.rs,resource_stalls.sb,rob_misc_events.lbr_inserts,rs_events.empty_cycles,rs_events.empty_end,uops_dispatched_port.port_0,uops_dispatched_port.port_0_core,uops_dispatched_port.port_1,uops_dispatched_port.port_1_core,uops_dispatched_port.port_2,uops_dispatched_port.port_2_core,uops_dispatched_port.port_3,uops_dispatched_port.port_3_core,uops_dispatched_port.port_4,uops_dispatched_port.port_4_core,uops_dispatched_port.port_5,uops_dispatched_port.port_5_core,uops_executed.core,uops_executed.core_cycles_ge_1,uops_executed.core_cycles_ge_2,uops_executed.core_cycles_ge_3,uops_executed.core_cycles_ge_4,uops_executed.core_cycles_none,uops_executed.cycles_ge_1_uop_exec,uops_executed.cycles_ge_2_uops_exec,uops_executed.cycles_ge_3_uops_exec,uops_executed.cycles_ge_4_uops_exec,uops_executed.stall_cycles,uops_executed.thread,uops_issued.any,uops_issued.core_stall_cycles,uops_issued.flags_merge,uops_issued.single_mul,uops_issued.slow_lea,uops_issued.stall_cycles,uops_retired.all,uops_retired.core_stall_cycles,uops_retired.retire_slots,uops_retired.stall_cycles,uops_retired.total_cycles,unc_arb_coh_trk_occupancy.all,unc_arb_coh_trk_requests.all,unc_arb_trk_occupancy.all,unc_arb_trk_occupancy.cycles_over_half_full,unc_arb_trk_occupancy.cycles_with_any_request,unc_arb_trk_requests.all,unc_arb_trk_requests.evictions,unc_arb_trk_requests.writes,unc_clock.socket,dtlb_load_misses.large_page_walk_completed,dtlb_load_misses.miss_causes_a_walk,dtlb_load_misses.stlb_hit,dtlb_load_misses.walk_completed,dtlb_load_misses.walk_duration,dtlb_store_misses.miss_causes_a_walk,dtlb_store_misses.stlb_hit,dtlb_store_misses.walk_completed,dtlb_store_misses.walk_duration,ept.walk_cycles,itlb.itlb_flush,itlb_misses.large_page_walk_completed,itlb_misses.miss_causes_a_walk,itlb_misses.stlb_hit,itlb_misses.walk_completed,itlb_misses.walk_duration,tlb_flush.dtlb_thread,tlb_flush.stlb_any,rNNN
