<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 9073, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   533, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   335, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   305, user inline pragmas are applied</column>
            <column name="">(4) simplification,   181, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   181, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   181, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   181, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   181, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   182, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   182, loop and instruction simplification</column>
            <column name="">(2) parallelization,   181, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   181, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   181, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   186, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   190, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="RNG" col1="RNG.cpp:265" col2="9073" col3="181" col4="182" col5="181" col6="190">
                    <row id="12" col0="rand31pm" col1="RNG.cpp:186" col2="3" col3="" col4="" col5="" col6=""/>
                    <row id="8" col0="seedi" col1="RNG.cpp:239" col2="7" col3="" col4="" col5="" col6=""/>
                    <row id="5" col0="ranf" col1="RNG.cpp:259" col2="9051" col3="" col4="" col5="" col6="">
                        <row id="4" col0="nextrand" col1="RNG.cpp:211" col2="9046" col3="" col4="" col5="" col6="">
                            <row id="2" col0="fmod" col1="fmoddouble.cpp:6" col2="6895" col3="" col4="" col5="" col6="">
                                <row id="14" col0="generic_fmod&lt;double&gt;" col1="hls_fmod_rem_quo.h:225" col2="6893" col3="" col4="" col5="" col6="">
                                    <row id="3" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp=" 638 (2 calls)" col3="" col4="" col5="" col6=""/>
                                    <row id="6" col0="fp_struct" col1="x_hls_utils.h:454" col2="4" col3="" col4="" col5="" col6=""/>
                                    <row id="15" col0="to_ieee" col1="x_hls_utils.h:509" col2="1818" col2_disp="1,818 (6 calls)" col3="" col4="" col5="" col6="">
                                        <row id="16" col0="to_double" col1="x_hls_utils.h:494" col2="1806" col2_disp="1,806 (6 calls)" col3="" col4="" col5="" col6="">
                                            <row id="13" col0="data" col1="x_hls_utils.h:475" col2="1674" col2_disp="1,674 (6 calls)" col3="" col4="" col5="" col6=""/>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="14" col0="generic_fmod&lt;double&gt;" col1="hls_fmod_rem_quo.h:225" col2="" col3="146" col4="147" col5="146" col6="149"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

