////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
////////////////////////////////////////////////////////////////////////////////
#ifndef _HWREG_H_
#define _HWREG_H_

//-------------------------------------------------------------------------------------
#define REG_CHIPTOP_BASE    0x101E00
#define REG_ISP_BASE        0x130200
#define REG_SCL_LPLL_BASE   0x103300
#define REG_SCL_CLK_BASE    0x103800
#define REG_BLOCK_BASE      0x113300
#define REG_SCL_HVSP0_BASE  0x121000
#define REG_SCL_HVSP1_BASE  0x121100
#define REG_SCL_HVSP2_BASE  0x121200
#define REG_SCL_DMA0_BASE   0x121300
#define REG_SCL_DMA1_BASE   0x121400
#define REG_SCL_DMA2_BASE   0x121500
#define REG_SCL_DNR0_BASE   0x121600
#define REG_SCL_NLM0_BASE   0x121700
#define REG_SCL0_BASE       0x121800
#define REG_SCL1_BASE       0x121900
#define REG_SCL2_BASE       0x121A00
#define REG_VIP_ACE3_BASE   0x121B00
#define REG_VIP_ACE_BASE    0x121C00
#define REG_VIP_PK_BASE     0x121D00
#define REG_VIP_DLC_BASE    0x121E00
#define REG_VIP_MWE_BASE    0x121F00
#define REG_VIP_ACE2_BASE   0x122000
#define REG_VIP_LCE_BASE    0x122100
#define REG_SCL_DNR1_BASE   0x122200
#define REG_SCL_DNR2_BASE   0x122300
#define REG_SCL_LDC_BASE    0x122400
#define REG_SCL3_BASE       0x122500
#define REG_MCM_BASE        0x113200

//-------------------------------------------------------------------------------------
#define REG_ISP_7A_L        (REG_ISP_BASE + 0xF4)
#define REG_ISP_7A_H        (REG_ISP_BASE + 0xF5)
//-------------------------------------------------------------------------------------
#define REG_MCM_00_L    (REG_MCM_BASE + 0x00)
#define REG_MCM_00_H    (REG_MCM_BASE + 0x01)
#define REG_MCM_01_L    (REG_MCM_BASE + 0x02)
#define REG_MCM_01_H    (REG_MCM_BASE + 0x03)
#define REG_MCM_02_L    (REG_MCM_BASE + 0x04)
#define REG_MCM_02_H    (REG_MCM_BASE + 0x05)
#define REG_MCM_03_L    (REG_MCM_BASE + 0x06)
#define REG_MCM_03_H    (REG_MCM_BASE + 0x07)
#define REG_MCM_04_L    (REG_MCM_BASE + 0x08)
#define REG_MCM_04_H    (REG_MCM_BASE + 0x09)
#define REG_MCM_05_L    (REG_MCM_BASE + 0x0A)
#define REG_MCM_05_H    (REG_MCM_BASE + 0x0B)
#define REG_MCM_06_L    (REG_MCM_BASE + 0x0C)
#define REG_MCM_06_H    (REG_MCM_BASE + 0x0D)
#define REG_MCM_07_L    (REG_MCM_BASE + 0x0E)
#define REG_MCM_07_H    (REG_MCM_BASE + 0x0F)
#define REG_MCM_08_L    (REG_MCM_BASE + 0x10)
#define REG_MCM_08_H    (REG_MCM_BASE + 0x11)
#define REG_MCM_09_L    (REG_MCM_BASE + 0x12)
#define REG_MCM_09_H    (REG_MCM_BASE + 0x13)
#define REG_MCM_0A_L    (REG_MCM_BASE + 0x14)
#define REG_MCM_0A_H    (REG_MCM_BASE + 0x15)
#define REG_MCM_0B_L    (REG_MCM_BASE + 0x16)
#define REG_MCM_0B_H    (REG_MCM_BASE + 0x17)
#define REG_MCM_0C_L    (REG_MCM_BASE + 0x18)
#define REG_MCM_0C_H    (REG_MCM_BASE + 0x19)
#define REG_MCM_0D_L    (REG_MCM_BASE + 0x1A)
#define REG_MCM_0D_H    (REG_MCM_BASE + 0x1B)
#define REG_MCM_0E_L    (REG_MCM_BASE + 0x1C)
#define REG_MCM_0E_H    (REG_MCM_BASE + 0x1D)
#define REG_MCM_0F_L    (REG_MCM_BASE + 0x1E)
#define REG_MCM_0F_H    (REG_MCM_BASE + 0x1F)
#define REG_MCM_10_L    (REG_MCM_BASE + 0x20)
#define REG_MCM_10_H    (REG_MCM_BASE + 0x21)
#define REG_MCM_11_L    (REG_MCM_BASE + 0x22)
#define REG_MCM_11_H    (REG_MCM_BASE + 0x23)
#define REG_MCM_12_L    (REG_MCM_BASE + 0x24)
#define REG_MCM_12_H    (REG_MCM_BASE + 0x25)
#define REG_MCM_13_L    (REG_MCM_BASE + 0x26)
#define REG_MCM_13_H    (REG_MCM_BASE + 0x27)
#define REG_MCM_14_L    (REG_MCM_BASE + 0x28)
#define REG_MCM_14_H    (REG_MCM_BASE + 0x29)
#define REG_MCM_15_L    (REG_MCM_BASE + 0x2A)
#define REG_MCM_15_H    (REG_MCM_BASE + 0x2B)
#define REG_MCM_16_L    (REG_MCM_BASE + 0x2C)
#define REG_MCM_16_H    (REG_MCM_BASE + 0x2D)
#define REG_MCM_17_L    (REG_MCM_BASE + 0x2E)
#define REG_MCM_17_H    (REG_MCM_BASE + 0x2F)
#define REG_MCM_18_L    (REG_MCM_BASE + 0x30)
#define REG_MCM_18_H    (REG_MCM_BASE + 0x31)
#define REG_MCM_19_L    (REG_MCM_BASE + 0x32)
#define REG_MCM_19_H    (REG_MCM_BASE + 0x33)
#define REG_MCM_1A_L    (REG_MCM_BASE + 0x34)
#define REG_MCM_1A_H    (REG_MCM_BASE + 0x35)
#define REG_MCM_1B_L    (REG_MCM_BASE + 0x36)
#define REG_MCM_1B_H    (REG_MCM_BASE + 0x37)
#define REG_MCM_1C_L    (REG_MCM_BASE + 0x38)
#define REG_MCM_1C_H    (REG_MCM_BASE + 0x39)
#define REG_MCM_1D_L    (REG_MCM_BASE + 0x3A)
#define REG_MCM_1D_H    (REG_MCM_BASE + 0x3B)
#define REG_MCM_1E_L    (REG_MCM_BASE + 0x3C)
#define REG_MCM_1E_H    (REG_MCM_BASE + 0x3D)
#define REG_MCM_1F_L    (REG_MCM_BASE + 0x3E)
#define REG_MCM_1F_H    (REG_MCM_BASE + 0x3F)

//--------------
#define REG_CHIPTOP_00_L    (REG_CHIPTOP_BASE + 0x00)
#define REG_CHIPTOP_00_H    (REG_CHIPTOP_BASE + 0x01)
#define REG_CHIPTOP_01_L    (REG_CHIPTOP_BASE + 0x02)
#define REG_CHIPTOP_01_H    (REG_CHIPTOP_BASE + 0x03)
#define REG_CHIPTOP_02_L    (REG_CHIPTOP_BASE + 0x04)
#define REG_CHIPTOP_02_H    (REG_CHIPTOP_BASE + 0x05)
#define REG_CHIPTOP_03_L    (REG_CHIPTOP_BASE + 0x06)
#define REG_CHIPTOP_03_H    (REG_CHIPTOP_BASE + 0x07)
#define REG_CHIPTOP_04_L    (REG_CHIPTOP_BASE + 0x08)
#define REG_CHIPTOP_04_H    (REG_CHIPTOP_BASE + 0x09)
#define REG_CHIPTOP_05_L    (REG_CHIPTOP_BASE + 0x0A)
#define REG_CHIPTOP_05_H    (REG_CHIPTOP_BASE + 0x0B)
#define REG_CHIPTOP_06_L    (REG_CHIPTOP_BASE + 0x0C)
#define REG_CHIPTOP_06_H    (REG_CHIPTOP_BASE + 0x0D)
#define REG_CHIPTOP_07_L    (REG_CHIPTOP_BASE + 0x0E)
#define REG_CHIPTOP_07_H    (REG_CHIPTOP_BASE + 0x0F)
#define REG_CHIPTOP_08_L    (REG_CHIPTOP_BASE + 0x10)
#define REG_CHIPTOP_08_H    (REG_CHIPTOP_BASE + 0x11)
#define REG_CHIPTOP_09_L    (REG_CHIPTOP_BASE + 0x12)
#define REG_CHIPTOP_09_H    (REG_CHIPTOP_BASE + 0x13)
#define REG_CHIPTOP_0A_L    (REG_CHIPTOP_BASE + 0x14)
#define REG_CHIPTOP_0A_H    (REG_CHIPTOP_BASE + 0x15)
#define REG_CHIPTOP_0B_L    (REG_CHIPTOP_BASE + 0x16)
#define REG_CHIPTOP_0B_H    (REG_CHIPTOP_BASE + 0x17)
#define REG_CHIPTOP_0C_L    (REG_CHIPTOP_BASE + 0x18)
#define REG_CHIPTOP_0C_H    (REG_CHIPTOP_BASE + 0x19)
#define REG_CHIPTOP_0D_L    (REG_CHIPTOP_BASE + 0x1A)
#define REG_CHIPTOP_0D_H    (REG_CHIPTOP_BASE + 0x1B)
#define REG_CHIPTOP_0E_L    (REG_CHIPTOP_BASE + 0x1C)
#define REG_CHIPTOP_0E_H    (REG_CHIPTOP_BASE + 0x1D)
#define REG_CHIPTOP_0F_L    (REG_CHIPTOP_BASE + 0x1E)
#define REG_CHIPTOP_0F_H    (REG_CHIPTOP_BASE + 0x1F)
#define REG_CHIPTOP_10_L    (REG_CHIPTOP_BASE + 0x20)
#define REG_CHIPTOP_10_H    (REG_CHIPTOP_BASE + 0x21)
#define REG_CHIPTOP_11_L    (REG_CHIPTOP_BASE + 0x22)
#define REG_CHIPTOP_11_H    (REG_CHIPTOP_BASE + 0x23)
#define REG_CHIPTOP_12_L    (REG_CHIPTOP_BASE + 0x24)
#define REG_CHIPTOP_12_H    (REG_CHIPTOP_BASE + 0x25)
#define REG_CHIPTOP_13_L    (REG_CHIPTOP_BASE + 0x26)
#define REG_CHIPTOP_13_H    (REG_CHIPTOP_BASE + 0x27)
#define REG_CHIPTOP_14_L    (REG_CHIPTOP_BASE + 0x28)
#define REG_CHIPTOP_14_H    (REG_CHIPTOP_BASE + 0x29)
#define REG_CHIPTOP_15_L    (REG_CHIPTOP_BASE + 0x2A)
#define REG_CHIPTOP_15_H    (REG_CHIPTOP_BASE + 0x2B)
#define REG_CHIPTOP_16_L    (REG_CHIPTOP_BASE + 0x2C)
#define REG_CHIPTOP_16_H    (REG_CHIPTOP_BASE + 0x2D)
#define REG_CHIPTOP_17_L    (REG_CHIPTOP_BASE + 0x2E)
#define REG_CHIPTOP_17_H    (REG_CHIPTOP_BASE + 0x2F)
#define REG_CHIPTOP_18_L    (REG_CHIPTOP_BASE + 0x30)
#define REG_CHIPTOP_18_H    (REG_CHIPTOP_BASE + 0x31)
#define REG_CHIPTOP_19_L    (REG_CHIPTOP_BASE + 0x32)
#define REG_CHIPTOP_19_H    (REG_CHIPTOP_BASE + 0x33)
#define REG_CHIPTOP_1A_L    (REG_CHIPTOP_BASE + 0x34)
#define REG_CHIPTOP_1A_H    (REG_CHIPTOP_BASE + 0x35)
#define REG_CHIPTOP_1B_L    (REG_CHIPTOP_BASE + 0x36)
#define REG_CHIPTOP_1B_H    (REG_CHIPTOP_BASE + 0x37)
#define REG_CHIPTOP_1C_L    (REG_CHIPTOP_BASE + 0x38)
#define REG_CHIPTOP_1C_H    (REG_CHIPTOP_BASE + 0x39)
#define REG_CHIPTOP_1D_L    (REG_CHIPTOP_BASE + 0x3A)
#define REG_CHIPTOP_1D_H    (REG_CHIPTOP_BASE + 0x3B)
#define REG_CHIPTOP_1E_L    (REG_CHIPTOP_BASE + 0x3C)
#define REG_CHIPTOP_1E_H    (REG_CHIPTOP_BASE + 0x3D)
#define REG_CHIPTOP_1F_L    (REG_CHIPTOP_BASE + 0x3E)
#define REG_CHIPTOP_1F_H    (REG_CHIPTOP_BASE + 0x3F)
#define REG_CHIPTOP_20_L    (REG_CHIPTOP_BASE + 0x40)
#define REG_CHIPTOP_20_H    (REG_CHIPTOP_BASE + 0x41)
#define REG_CHIPTOP_21_L    (REG_CHIPTOP_BASE + 0x42)
#define REG_CHIPTOP_21_H    (REG_CHIPTOP_BASE + 0x43)
#define REG_CHIPTOP_22_L    (REG_CHIPTOP_BASE + 0x44)
#define REG_CHIPTOP_22_H    (REG_CHIPTOP_BASE + 0x45)
#define REG_CHIPTOP_23_L    (REG_CHIPTOP_BASE + 0x46)
#define REG_CHIPTOP_23_H    (REG_CHIPTOP_BASE + 0x47)
#define REG_CHIPTOP_24_L    (REG_CHIPTOP_BASE + 0x48)
#define REG_CHIPTOP_24_H    (REG_CHIPTOP_BASE + 0x49)
#define REG_CHIPTOP_25_L    (REG_CHIPTOP_BASE + 0x4A)
#define REG_CHIPTOP_25_H    (REG_CHIPTOP_BASE + 0x4B)
#define REG_CHIPTOP_26_L    (REG_CHIPTOP_BASE + 0x4C)
#define REG_CHIPTOP_26_H    (REG_CHIPTOP_BASE + 0x4D)
#define REG_CHIPTOP_27_L    (REG_CHIPTOP_BASE + 0x4E)
#define REG_CHIPTOP_27_H    (REG_CHIPTOP_BASE + 0x4F)
#define REG_CHIPTOP_28_L    (REG_CHIPTOP_BASE + 0x50)
#define REG_CHIPTOP_28_H    (REG_CHIPTOP_BASE + 0x51)
#define REG_CHIPTOP_29_L    (REG_CHIPTOP_BASE + 0x52)
#define REG_CHIPTOP_29_H    (REG_CHIPTOP_BASE + 0x53)
#define REG_CHIPTOP_2A_L    (REG_CHIPTOP_BASE + 0x54)
#define REG_CHIPTOP_2A_H    (REG_CHIPTOP_BASE + 0x55)
#define REG_CHIPTOP_2B_L    (REG_CHIPTOP_BASE + 0x56)
#define REG_CHIPTOP_2B_H    (REG_CHIPTOP_BASE + 0x57)
#define REG_CHIPTOP_2C_L    (REG_CHIPTOP_BASE + 0x58)
#define REG_CHIPTOP_2C_H    (REG_CHIPTOP_BASE + 0x59)
#define REG_CHIPTOP_2D_L    (REG_CHIPTOP_BASE + 0x5A)
#define REG_CHIPTOP_2D_H    (REG_CHIPTOP_BASE + 0x5B)
#define REG_CHIPTOP_2E_L    (REG_CHIPTOP_BASE + 0x5C)
#define REG_CHIPTOP_2E_H    (REG_CHIPTOP_BASE + 0x5D)
#define REG_CHIPTOP_2F_L    (REG_CHIPTOP_BASE + 0x5E)
#define REG_CHIPTOP_2F_H    (REG_CHIPTOP_BASE + 0x5F)
#define REG_CHIPTOP_30_L    (REG_CHIPTOP_BASE + 0x60)
#define REG_CHIPTOP_30_H    (REG_CHIPTOP_BASE + 0x61)
#define REG_CHIPTOP_31_L    (REG_CHIPTOP_BASE + 0x62)
#define REG_CHIPTOP_31_H    (REG_CHIPTOP_BASE + 0x63)
#define REG_CHIPTOP_32_L    (REG_CHIPTOP_BASE + 0x64)
#define REG_CHIPTOP_32_H    (REG_CHIPTOP_BASE + 0x65)
#define REG_CHIPTOP_33_L    (REG_CHIPTOP_BASE + 0x66)
#define REG_CHIPTOP_33_H    (REG_CHIPTOP_BASE + 0x67)
#define REG_CHIPTOP_34_L    (REG_CHIPTOP_BASE + 0x68)
#define REG_CHIPTOP_34_H    (REG_CHIPTOP_BASE + 0x69)
#define REG_CHIPTOP_35_L    (REG_CHIPTOP_BASE + 0x6A)
#define REG_CHIPTOP_35_H    (REG_CHIPTOP_BASE + 0x6B)
#define REG_CHIPTOP_36_L    (REG_CHIPTOP_BASE + 0x6C)
#define REG_CHIPTOP_36_H    (REG_CHIPTOP_BASE + 0x6D)
#define REG_CHIPTOP_37_L    (REG_CHIPTOP_BASE + 0x6E)
#define REG_CHIPTOP_37_H    (REG_CHIPTOP_BASE + 0x6F)
#define REG_CHIPTOP_38_L    (REG_CHIPTOP_BASE + 0x70)
#define REG_CHIPTOP_38_H    (REG_CHIPTOP_BASE + 0x71)
#define REG_CHIPTOP_39_L    (REG_CHIPTOP_BASE + 0x72)
#define REG_CHIPTOP_39_H    (REG_CHIPTOP_BASE + 0x73)
#define REG_CHIPTOP_3A_L    (REG_CHIPTOP_BASE + 0x74)
#define REG_CHIPTOP_3A_H    (REG_CHIPTOP_BASE + 0x75)
#define REG_CHIPTOP_3B_L    (REG_CHIPTOP_BASE + 0x76)
#define REG_CHIPTOP_3B_H    (REG_CHIPTOP_BASE + 0x77)
#define REG_CHIPTOP_3C_L    (REG_CHIPTOP_BASE + 0x78)
#define REG_CHIPTOP_3C_H    (REG_CHIPTOP_BASE + 0x79)
#define REG_CHIPTOP_3D_L    (REG_CHIPTOP_BASE + 0x7A)
#define REG_CHIPTOP_3D_H    (REG_CHIPTOP_BASE + 0x7B)
#define REG_CHIPTOP_3E_L    (REG_CHIPTOP_BASE + 0x7C)
#define REG_CHIPTOP_3E_H    (REG_CHIPTOP_BASE + 0x7D)
#define REG_CHIPTOP_3F_L    (REG_CHIPTOP_BASE + 0x7E)
#define REG_CHIPTOP_3F_H    (REG_CHIPTOP_BASE + 0x7F)
#define REG_CHIPTOP_40_L    (REG_CHIPTOP_BASE + 0x80)
#define REG_CHIPTOP_40_H    (REG_CHIPTOP_BASE + 0x81)
#define REG_CHIPTOP_41_L    (REG_CHIPTOP_BASE + 0x82)
#define REG_CHIPTOP_41_H    (REG_CHIPTOP_BASE + 0x83)
#define REG_CHIPTOP_42_L    (REG_CHIPTOP_BASE + 0x84)
#define REG_CHIPTOP_42_H    (REG_CHIPTOP_BASE + 0x85)
#define REG_CHIPTOP_43_L    (REG_CHIPTOP_BASE + 0x86)
#define REG_CHIPTOP_43_H    (REG_CHIPTOP_BASE + 0x87)
#define REG_CHIPTOP_44_L    (REG_CHIPTOP_BASE + 0x88)
#define REG_CHIPTOP_44_H    (REG_CHIPTOP_BASE + 0x89)
#define REG_CHIPTOP_45_L    (REG_CHIPTOP_BASE + 0x8A)
#define REG_CHIPTOP_45_H    (REG_CHIPTOP_BASE + 0x8B)
#define REG_CHIPTOP_46_L    (REG_CHIPTOP_BASE + 0x8C)
#define REG_CHIPTOP_46_H    (REG_CHIPTOP_BASE + 0x8D)
#define REG_CHIPTOP_47_L    (REG_CHIPTOP_BASE + 0x8E)
#define REG_CHIPTOP_47_H    (REG_CHIPTOP_BASE + 0x8F)
#define REG_CHIPTOP_48_L    (REG_CHIPTOP_BASE + 0x90)
#define REG_CHIPTOP_48_H    (REG_CHIPTOP_BASE + 0x91)
#define REG_CHIPTOP_49_L    (REG_CHIPTOP_BASE + 0x92)
#define REG_CHIPTOP_49_H    (REG_CHIPTOP_BASE + 0x93)
#define REG_CHIPTOP_4A_L    (REG_CHIPTOP_BASE + 0x94)
#define REG_CHIPTOP_4A_H    (REG_CHIPTOP_BASE + 0x95)
#define REG_CHIPTOP_4B_L    (REG_CHIPTOP_BASE + 0x96)
#define REG_CHIPTOP_4B_H    (REG_CHIPTOP_BASE + 0x97)
#define REG_CHIPTOP_4C_L    (REG_CHIPTOP_BASE + 0x98)
#define REG_CHIPTOP_4C_H    (REG_CHIPTOP_BASE + 0x99)
#define REG_CHIPTOP_4D_L    (REG_CHIPTOP_BASE + 0x9A)
#define REG_CHIPTOP_4D_H    (REG_CHIPTOP_BASE + 0x9B)
#define REG_CHIPTOP_4E_L    (REG_CHIPTOP_BASE + 0x9C)
#define REG_CHIPTOP_4E_H    (REG_CHIPTOP_BASE + 0x9D)
#define REG_CHIPTOP_4F_L    (REG_CHIPTOP_BASE + 0x9E)
#define REG_CHIPTOP_4F_H    (REG_CHIPTOP_BASE + 0x9F)
#define REG_CHIPTOP_50_L    (REG_CHIPTOP_BASE + 0xA0)
#define REG_CHIPTOP_50_H    (REG_CHIPTOP_BASE + 0xA1)
#define REG_CHIPTOP_51_L    (REG_CHIPTOP_BASE + 0xA2)
#define REG_CHIPTOP_51_H    (REG_CHIPTOP_BASE + 0xA3)
#define REG_CHIPTOP_52_L    (REG_CHIPTOP_BASE + 0xA4)
#define REG_CHIPTOP_52_H    (REG_CHIPTOP_BASE + 0xA5)
#define REG_CHIPTOP_53_L    (REG_CHIPTOP_BASE + 0xA6)
#define REG_CHIPTOP_53_H    (REG_CHIPTOP_BASE + 0xA7)
#define REG_CHIPTOP_54_L    (REG_CHIPTOP_BASE + 0xA8)
#define REG_CHIPTOP_54_H    (REG_CHIPTOP_BASE + 0xA9)
#define REG_CHIPTOP_55_L    (REG_CHIPTOP_BASE + 0xAA)
#define REG_CHIPTOP_55_H    (REG_CHIPTOP_BASE + 0xAB)
#define REG_CHIPTOP_56_L    (REG_CHIPTOP_BASE + 0xAC)
#define REG_CHIPTOP_56_H    (REG_CHIPTOP_BASE + 0xAD)
#define REG_CHIPTOP_57_L    (REG_CHIPTOP_BASE + 0xAE)
#define REG_CHIPTOP_57_H    (REG_CHIPTOP_BASE + 0xAF)
#define REG_CHIPTOP_58_L    (REG_CHIPTOP_BASE + 0xB0)
#define REG_CHIPTOP_58_H    (REG_CHIPTOP_BASE + 0xB1)
#define REG_CHIPTOP_59_L    (REG_CHIPTOP_BASE + 0xB2)
#define REG_CHIPTOP_59_H    (REG_CHIPTOP_BASE + 0xB3)
#define REG_CHIPTOP_5A_L    (REG_CHIPTOP_BASE + 0xB4)
#define REG_CHIPTOP_5A_H    (REG_CHIPTOP_BASE + 0xB5)
#define REG_CHIPTOP_5B_L    (REG_CHIPTOP_BASE + 0xB6)
#define REG_CHIPTOP_5B_H    (REG_CHIPTOP_BASE + 0xB7)
#define REG_CHIPTOP_5C_L    (REG_CHIPTOP_BASE + 0xB8)
#define REG_CHIPTOP_5C_H    (REG_CHIPTOP_BASE + 0xB9)
#define REG_CHIPTOP_5D_L    (REG_CHIPTOP_BASE + 0xBA)
#define REG_CHIPTOP_5D_H    (REG_CHIPTOP_BASE + 0xBB)
#define REG_CHIPTOP_5E_L    (REG_CHIPTOP_BASE + 0xBC)
#define REG_CHIPTOP_5E_H    (REG_CHIPTOP_BASE + 0xBD)
#define REG_CHIPTOP_5F_L    (REG_CHIPTOP_BASE + 0xBE)
#define REG_CHIPTOP_5F_H    (REG_CHIPTOP_BASE + 0xBF)
#define REG_CHIPTOP_60_L    (REG_CHIPTOP_BASE + 0xC0)
#define REG_CHIPTOP_60_H    (REG_CHIPTOP_BASE + 0xC1)
#define REG_CHIPTOP_61_L    (REG_CHIPTOP_BASE + 0xC2)
#define REG_CHIPTOP_61_H    (REG_CHIPTOP_BASE + 0xC3)
#define REG_CHIPTOP_62_L    (REG_CHIPTOP_BASE + 0xC4)
#define REG_CHIPTOP_62_H    (REG_CHIPTOP_BASE + 0xC5)
#define REG_CHIPTOP_63_L    (REG_CHIPTOP_BASE + 0xC6)
#define REG_CHIPTOP_63_H    (REG_CHIPTOP_BASE + 0xC7)
#define REG_CHIPTOP_64_L    (REG_CHIPTOP_BASE + 0xC8)
#define REG_CHIPTOP_64_H    (REG_CHIPTOP_BASE + 0xC9)
#define REG_CHIPTOP_65_L    (REG_CHIPTOP_BASE + 0xCA)
#define REG_CHIPTOP_65_H    (REG_CHIPTOP_BASE + 0xCB)
#define REG_CHIPTOP_66_L    (REG_CHIPTOP_BASE + 0xCC)
#define REG_CHIPTOP_66_H    (REG_CHIPTOP_BASE + 0xCD)
#define REG_CHIPTOP_67_L    (REG_CHIPTOP_BASE + 0xCE)
#define REG_CHIPTOP_67_H    (REG_CHIPTOP_BASE + 0xCF)
#define REG_CHIPTOP_68_L    (REG_CHIPTOP_BASE + 0xD0)
#define REG_CHIPTOP_68_H    (REG_CHIPTOP_BASE + 0xD1)
#define REG_CHIPTOP_69_L    (REG_CHIPTOP_BASE + 0xD2)
#define REG_CHIPTOP_69_H    (REG_CHIPTOP_BASE + 0xD3)
#define REG_CHIPTOP_6A_L    (REG_CHIPTOP_BASE + 0xD4)
#define REG_CHIPTOP_6A_H    (REG_CHIPTOP_BASE + 0xD5)
#define REG_CHIPTOP_6B_L    (REG_CHIPTOP_BASE + 0xD6)
#define REG_CHIPTOP_6B_H    (REG_CHIPTOP_BASE + 0xD7)
#define REG_CHIPTOP_6C_L    (REG_CHIPTOP_BASE + 0xD8)
#define REG_CHIPTOP_6C_H    (REG_CHIPTOP_BASE + 0xD9)
#define REG_CHIPTOP_6D_L    (REG_CHIPTOP_BASE + 0xDA)
#define REG_CHIPTOP_6D_H    (REG_CHIPTOP_BASE + 0xDB)
#define REG_CHIPTOP_6E_L    (REG_CHIPTOP_BASE + 0xDC)
#define REG_CHIPTOP_6E_H    (REG_CHIPTOP_BASE + 0xDD)
#define REG_CHIPTOP_6F_L    (REG_CHIPTOP_BASE + 0xDE)
#define REG_CHIPTOP_6F_H    (REG_CHIPTOP_BASE + 0xDF)
#define REG_CHIPTOP_70_L    (REG_CHIPTOP_BASE + 0xE0)
#define REG_CHIPTOP_70_H    (REG_CHIPTOP_BASE + 0xE1)
#define REG_CHIPTOP_71_L    (REG_CHIPTOP_BASE + 0xE2)
#define REG_CHIPTOP_71_H    (REG_CHIPTOP_BASE + 0xE3)
#define REG_CHIPTOP_72_L    (REG_CHIPTOP_BASE + 0xE4)
#define REG_CHIPTOP_72_H    (REG_CHIPTOP_BASE + 0xE5)
#define REG_CHIPTOP_73_L    (REG_CHIPTOP_BASE + 0xE6)
#define REG_CHIPTOP_73_H    (REG_CHIPTOP_BASE + 0xE7)
#define REG_CHIPTOP_74_L    (REG_CHIPTOP_BASE + 0xE8)
#define REG_CHIPTOP_74_H    (REG_CHIPTOP_BASE + 0xE9)
#define REG_CHIPTOP_75_L    (REG_CHIPTOP_BASE + 0xEA)
#define REG_CHIPTOP_75_H    (REG_CHIPTOP_BASE + 0xEB)
#define REG_CHIPTOP_76_L    (REG_CHIPTOP_BASE + 0xEC)
#define REG_CHIPTOP_76_H    (REG_CHIPTOP_BASE + 0xED)
#define REG_CHIPTOP_77_L    (REG_CHIPTOP_BASE + 0xEE)
#define REG_CHIPTOP_77_H    (REG_CHIPTOP_BASE + 0xEF)
#define REG_CHIPTOP_78_L    (REG_CHIPTOP_BASE + 0xF0)
#define REG_CHIPTOP_78_H    (REG_CHIPTOP_BASE + 0xF1)
#define REG_CHIPTOP_79_L    (REG_CHIPTOP_BASE + 0xF2)
#define REG_CHIPTOP_79_H    (REG_CHIPTOP_BASE + 0xF3)
#define REG_CHIPTOP_7A_L    (REG_CHIPTOP_BASE + 0xF4)
#define REG_CHIPTOP_7A_H    (REG_CHIPTOP_BASE + 0xF5)
#define REG_CHIPTOP_7B_L    (REG_CHIPTOP_BASE + 0xF6)
#define REG_CHIPTOP_7B_H    (REG_CHIPTOP_BASE + 0xF7)
#define REG_CHIPTOP_7C_L    (REG_CHIPTOP_BASE + 0xF8)
#define REG_CHIPTOP_7C_H    (REG_CHIPTOP_BASE + 0xF9)
#define REG_CHIPTOP_7D_L    (REG_CHIPTOP_BASE + 0xFA)
#define REG_CHIPTOP_7D_H    (REG_CHIPTOP_BASE + 0xFB)
#define REG_CHIPTOP_7E_L    (REG_CHIPTOP_BASE + 0xFC)
#define REG_CHIPTOP_7E_H    (REG_CHIPTOP_BASE + 0xFD)
#define REG_CHIPTOP_7F_L    (REG_CHIPTOP_BASE + 0xFE)
#define REG_CHIPTOP_7F_H    (REG_CHIPTOP_BASE + 0xFF)


#define REG_SCL_CLK_00_L    (REG_SCL_CLK_BASE + 0x00)
#define REG_SCL_CLK_00_H    (REG_SCL_CLK_BASE + 0x01)
#define REG_SCL_CLK_01_L    (REG_SCL_CLK_BASE + 0x02)
#define REG_SCL_CLK_01_H    (REG_SCL_CLK_BASE + 0x03)
#define REG_SCL_CLK_02_L    (REG_SCL_CLK_BASE + 0x04)
#define REG_SCL_CLK_02_H    (REG_SCL_CLK_BASE + 0x05)
#define REG_SCL_CLK_03_L    (REG_SCL_CLK_BASE + 0x06)
#define REG_SCL_CLK_03_H    (REG_SCL_CLK_BASE + 0x07)
#define REG_SCL_CLK_04_L    (REG_SCL_CLK_BASE + 0x08)
#define REG_SCL_CLK_04_H    (REG_SCL_CLK_BASE + 0x09)
#define REG_SCL_CLK_05_L    (REG_SCL_CLK_BASE + 0x0A)
#define REG_SCL_CLK_05_H    (REG_SCL_CLK_BASE + 0x0B)
#define REG_SCL_CLK_06_L    (REG_SCL_CLK_BASE + 0x0C)
#define REG_SCL_CLK_06_H    (REG_SCL_CLK_BASE + 0x0D)
#define REG_SCL_CLK_07_L    (REG_SCL_CLK_BASE + 0x0E)
#define REG_SCL_CLK_07_H    (REG_SCL_CLK_BASE + 0x0F)
#define REG_SCL_CLK_08_L    (REG_SCL_CLK_BASE + 0x10)
#define REG_SCL_CLK_08_H    (REG_SCL_CLK_BASE + 0x11)
#define REG_SCL_CLK_09_L    (REG_SCL_CLK_BASE + 0x12)
#define REG_SCL_CLK_09_H    (REG_SCL_CLK_BASE + 0x13)
#define REG_SCL_CLK_0A_L    (REG_SCL_CLK_BASE + 0x14)
#define REG_SCL_CLK_0A_H    (REG_SCL_CLK_BASE + 0x15)
#define REG_SCL_CLK_0B_L    (REG_SCL_CLK_BASE + 0x16)
#define REG_SCL_CLK_0B_H    (REG_SCL_CLK_BASE + 0x17)
#define REG_SCL_CLK_0C_L    (REG_SCL_CLK_BASE + 0x18)
#define REG_SCL_CLK_0C_H    (REG_SCL_CLK_BASE + 0x19)
#define REG_SCL_CLK_0D_L    (REG_SCL_CLK_BASE + 0x1A)
#define REG_SCL_CLK_0D_H    (REG_SCL_CLK_BASE + 0x1B)
#define REG_SCL_CLK_0E_L    (REG_SCL_CLK_BASE + 0x1C)
#define REG_SCL_CLK_0E_H    (REG_SCL_CLK_BASE + 0x1D)
#define REG_SCL_CLK_0F_L    (REG_SCL_CLK_BASE + 0x1E)
#define REG_SCL_CLK_0F_H    (REG_SCL_CLK_BASE + 0x1F)
#define REG_SCL_CLK_10_L    (REG_SCL_CLK_BASE + 0x20)
#define REG_SCL_CLK_10_H    (REG_SCL_CLK_BASE + 0x21)
#define REG_SCL_CLK_11_L    (REG_SCL_CLK_BASE + 0x22)
#define REG_SCL_CLK_11_H    (REG_SCL_CLK_BASE + 0x23)
#define REG_SCL_CLK_12_L    (REG_SCL_CLK_BASE + 0x24)
#define REG_SCL_CLK_12_H    (REG_SCL_CLK_BASE + 0x25)
#define REG_SCL_CLK_13_L    (REG_SCL_CLK_BASE + 0x26)
#define REG_SCL_CLK_13_H    (REG_SCL_CLK_BASE + 0x27)
#define REG_SCL_CLK_14_L    (REG_SCL_CLK_BASE + 0x28)
#define REG_SCL_CLK_14_H    (REG_SCL_CLK_BASE + 0x29)
#define REG_SCL_CLK_15_L    (REG_SCL_CLK_BASE + 0x2A)
#define REG_SCL_CLK_15_H    (REG_SCL_CLK_BASE + 0x2B)
#define REG_SCL_CLK_16_L    (REG_SCL_CLK_BASE + 0x2C)
#define REG_SCL_CLK_16_H    (REG_SCL_CLK_BASE + 0x2D)
#define REG_SCL_CLK_17_L    (REG_SCL_CLK_BASE + 0x2E)
#define REG_SCL_CLK_17_H    (REG_SCL_CLK_BASE + 0x2F)
#define REG_SCL_CLK_18_L    (REG_SCL_CLK_BASE + 0x30)
#define REG_SCL_CLK_18_H    (REG_SCL_CLK_BASE + 0x31)
#define REG_SCL_CLK_19_L    (REG_SCL_CLK_BASE + 0x32)
#define REG_SCL_CLK_19_H    (REG_SCL_CLK_BASE + 0x33)
#define REG_SCL_CLK_1A_L    (REG_SCL_CLK_BASE + 0x34)
#define REG_SCL_CLK_1A_H    (REG_SCL_CLK_BASE + 0x35)
#define REG_SCL_CLK_1B_L    (REG_SCL_CLK_BASE + 0x36)
#define REG_SCL_CLK_1B_H    (REG_SCL_CLK_BASE + 0x37)
#define REG_SCL_CLK_1C_L    (REG_SCL_CLK_BASE + 0x38)
#define REG_SCL_CLK_1C_H    (REG_SCL_CLK_BASE + 0x39)
#define REG_SCL_CLK_1D_L    (REG_SCL_CLK_BASE + 0x3A)
#define REG_SCL_CLK_1D_H    (REG_SCL_CLK_BASE + 0x3B)
#define REG_SCL_CLK_1E_L    (REG_SCL_CLK_BASE + 0x3C)
#define REG_SCL_CLK_1E_H    (REG_SCL_CLK_BASE + 0x3D)
#define REG_SCL_CLK_1F_L    (REG_SCL_CLK_BASE + 0x3E)
#define REG_SCL_CLK_1F_H    (REG_SCL_CLK_BASE + 0x3F)
#define REG_SCL_CLK_20_L    (REG_SCL_CLK_BASE + 0x40)
#define REG_SCL_CLK_20_H    (REG_SCL_CLK_BASE + 0x41)
#define REG_SCL_CLK_21_L    (REG_SCL_CLK_BASE + 0x42)
#define REG_SCL_CLK_21_H    (REG_SCL_CLK_BASE + 0x43)
#define REG_SCL_CLK_22_L    (REG_SCL_CLK_BASE + 0x44)
#define REG_SCL_CLK_22_H    (REG_SCL_CLK_BASE + 0x45)
#define REG_SCL_CLK_23_L    (REG_SCL_CLK_BASE + 0x46)
#define REG_SCL_CLK_23_H    (REG_SCL_CLK_BASE + 0x47)
#define REG_SCL_CLK_24_L    (REG_SCL_CLK_BASE + 0x48)
#define REG_SCL_CLK_24_H    (REG_SCL_CLK_BASE + 0x49)
#define REG_SCL_CLK_25_L    (REG_SCL_CLK_BASE + 0x4A)
#define REG_SCL_CLK_25_H    (REG_SCL_CLK_BASE + 0x4B)
#define REG_SCL_CLK_26_L    (REG_SCL_CLK_BASE + 0x4C)
#define REG_SCL_CLK_26_H    (REG_SCL_CLK_BASE + 0x4D)
#define REG_SCL_CLK_27_L    (REG_SCL_CLK_BASE + 0x4E)
#define REG_SCL_CLK_27_H    (REG_SCL_CLK_BASE + 0x4F)
#define REG_SCL_CLK_28_L    (REG_SCL_CLK_BASE + 0x50)
#define REG_SCL_CLK_28_H    (REG_SCL_CLK_BASE + 0x51)
#define REG_SCL_CLK_29_L    (REG_SCL_CLK_BASE + 0x52)
#define REG_SCL_CLK_29_H    (REG_SCL_CLK_BASE + 0x53)
#define REG_SCL_CLK_2A_L    (REG_SCL_CLK_BASE + 0x54)
#define REG_SCL_CLK_2A_H    (REG_SCL_CLK_BASE + 0x55)
#define REG_SCL_CLK_2B_L    (REG_SCL_CLK_BASE + 0x56)
#define REG_SCL_CLK_2B_H    (REG_SCL_CLK_BASE + 0x57)
#define REG_SCL_CLK_2C_L    (REG_SCL_CLK_BASE + 0x58)
#define REG_SCL_CLK_2C_H    (REG_SCL_CLK_BASE + 0x59)
#define REG_SCL_CLK_2D_L    (REG_SCL_CLK_BASE + 0x5A)
#define REG_SCL_CLK_2D_H    (REG_SCL_CLK_BASE + 0x5B)
#define REG_SCL_CLK_2E_L    (REG_SCL_CLK_BASE + 0x5C)
#define REG_SCL_CLK_2E_H    (REG_SCL_CLK_BASE + 0x5D)
#define REG_SCL_CLK_2F_L    (REG_SCL_CLK_BASE + 0x5E)
#define REG_SCL_CLK_2F_H    (REG_SCL_CLK_BASE + 0x5F)
#define REG_SCL_CLK_30_L    (REG_SCL_CLK_BASE + 0x60)
#define REG_SCL_CLK_30_H    (REG_SCL_CLK_BASE + 0x61)
#define REG_SCL_CLK_31_L    (REG_SCL_CLK_BASE + 0x62)
#define REG_SCL_CLK_31_H    (REG_SCL_CLK_BASE + 0x63)
#define REG_SCL_CLK_32_L    (REG_SCL_CLK_BASE + 0x64)
#define REG_SCL_CLK_32_H    (REG_SCL_CLK_BASE + 0x65)
#define REG_SCL_CLK_33_L    (REG_SCL_CLK_BASE + 0x66)
#define REG_SCL_CLK_33_H    (REG_SCL_CLK_BASE + 0x67)
#define REG_SCL_CLK_34_L    (REG_SCL_CLK_BASE + 0x68)
#define REG_SCL_CLK_34_H    (REG_SCL_CLK_BASE + 0x69)
#define REG_SCL_CLK_35_L    (REG_SCL_CLK_BASE + 0x6A)
#define REG_SCL_CLK_35_H    (REG_SCL_CLK_BASE + 0x6B)
#define REG_SCL_CLK_36_L    (REG_SCL_CLK_BASE + 0x6C)
#define REG_SCL_CLK_36_H    (REG_SCL_CLK_BASE + 0x6D)
#define REG_SCL_CLK_37_L    (REG_SCL_CLK_BASE + 0x6E)
#define REG_SCL_CLK_37_H    (REG_SCL_CLK_BASE + 0x6F)
#define REG_SCL_CLK_38_L    (REG_SCL_CLK_BASE + 0x70)
#define REG_SCL_CLK_38_H    (REG_SCL_CLK_BASE + 0x71)
#define REG_SCL_CLK_39_L    (REG_SCL_CLK_BASE + 0x72)
#define REG_SCL_CLK_39_H    (REG_SCL_CLK_BASE + 0x73)
#define REG_SCL_CLK_3A_L    (REG_SCL_CLK_BASE + 0x74)
#define REG_SCL_CLK_3A_H    (REG_SCL_CLK_BASE + 0x75)
#define REG_SCL_CLK_3B_L    (REG_SCL_CLK_BASE + 0x76)
#define REG_SCL_CLK_3B_H    (REG_SCL_CLK_BASE + 0x77)
#define REG_SCL_CLK_3C_L    (REG_SCL_CLK_BASE + 0x78)
#define REG_SCL_CLK_3C_H    (REG_SCL_CLK_BASE + 0x79)
#define REG_SCL_CLK_3D_L    (REG_SCL_CLK_BASE + 0x7A)
#define REG_SCL_CLK_3D_H    (REG_SCL_CLK_BASE + 0x7B)
#define REG_SCL_CLK_3E_L    (REG_SCL_CLK_BASE + 0x7C)
#define REG_SCL_CLK_3E_H    (REG_SCL_CLK_BASE + 0x7D)
#define REG_SCL_CLK_3F_L    (REG_SCL_CLK_BASE + 0x7E)
#define REG_SCL_CLK_3F_H    (REG_SCL_CLK_BASE + 0x7F)
#define REG_SCL_CLK_40_L    (REG_SCL_CLK_BASE + 0x80)
#define REG_SCL_CLK_40_H    (REG_SCL_CLK_BASE + 0x81)
#define REG_SCL_CLK_41_L    (REG_SCL_CLK_BASE + 0x82)
#define REG_SCL_CLK_41_H    (REG_SCL_CLK_BASE + 0x83)
#define REG_SCL_CLK_42_L    (REG_SCL_CLK_BASE + 0x84)
#define REG_SCL_CLK_42_H    (REG_SCL_CLK_BASE + 0x85)
#define REG_SCL_CLK_43_L    (REG_SCL_CLK_BASE + 0x86)
#define REG_SCL_CLK_43_H    (REG_SCL_CLK_BASE + 0x87)
#define REG_SCL_CLK_44_L    (REG_SCL_CLK_BASE + 0x88)
#define REG_SCL_CLK_44_H    (REG_SCL_CLK_BASE + 0x89)
#define REG_SCL_CLK_45_L    (REG_SCL_CLK_BASE + 0x8A)
#define REG_SCL_CLK_45_H    (REG_SCL_CLK_BASE + 0x8B)
#define REG_SCL_CLK_46_L    (REG_SCL_CLK_BASE + 0x8C)
#define REG_SCL_CLK_46_H    (REG_SCL_CLK_BASE + 0x8D)
#define REG_SCL_CLK_47_L    (REG_SCL_CLK_BASE + 0x8E)
#define REG_SCL_CLK_47_H    (REG_SCL_CLK_BASE + 0x8F)
#define REG_SCL_CLK_48_L    (REG_SCL_CLK_BASE + 0x90)
#define REG_SCL_CLK_48_H    (REG_SCL_CLK_BASE + 0x91)
#define REG_SCL_CLK_49_L    (REG_SCL_CLK_BASE + 0x92)
#define REG_SCL_CLK_49_H    (REG_SCL_CLK_BASE + 0x93)
#define REG_SCL_CLK_4A_L    (REG_SCL_CLK_BASE + 0x94)
#define REG_SCL_CLK_4A_H    (REG_SCL_CLK_BASE + 0x95)
#define REG_SCL_CLK_4B_L    (REG_SCL_CLK_BASE + 0x96)
#define REG_SCL_CLK_4B_H    (REG_SCL_CLK_BASE + 0x97)
#define REG_SCL_CLK_4C_L    (REG_SCL_CLK_BASE + 0x98)
#define REG_SCL_CLK_4C_H    (REG_SCL_CLK_BASE + 0x99)
#define REG_SCL_CLK_4D_L    (REG_SCL_CLK_BASE + 0x9A)
#define REG_SCL_CLK_4D_H    (REG_SCL_CLK_BASE + 0x9B)
#define REG_SCL_CLK_4E_L    (REG_SCL_CLK_BASE + 0x9C)
#define REG_SCL_CLK_4E_H    (REG_SCL_CLK_BASE + 0x9D)
#define REG_SCL_CLK_4F_L    (REG_SCL_CLK_BASE + 0x9E)
#define REG_SCL_CLK_4F_H    (REG_SCL_CLK_BASE + 0x9F)
#define REG_SCL_CLK_50_L    (REG_SCL_CLK_BASE + 0xA0)
#define REG_SCL_CLK_50_H    (REG_SCL_CLK_BASE + 0xA1)
#define REG_SCL_CLK_51_L    (REG_SCL_CLK_BASE + 0xA2)
#define REG_SCL_CLK_51_H    (REG_SCL_CLK_BASE + 0xA3)
#define REG_SCL_CLK_52_L    (REG_SCL_CLK_BASE + 0xA4)
#define REG_SCL_CLK_52_H    (REG_SCL_CLK_BASE + 0xA5)
#define REG_SCL_CLK_53_L    (REG_SCL_CLK_BASE + 0xA6)
#define REG_SCL_CLK_53_H    (REG_SCL_CLK_BASE + 0xA7)
#define REG_SCL_CLK_54_L    (REG_SCL_CLK_BASE + 0xA8)
#define REG_SCL_CLK_54_H    (REG_SCL_CLK_BASE + 0xA9)
#define REG_SCL_CLK_55_L    (REG_SCL_CLK_BASE + 0xAA)
#define REG_SCL_CLK_55_H    (REG_SCL_CLK_BASE + 0xAB)
#define REG_SCL_CLK_56_L    (REG_SCL_CLK_BASE + 0xAC)
#define REG_SCL_CLK_56_H    (REG_SCL_CLK_BASE + 0xAD)
#define REG_SCL_CLK_57_L    (REG_SCL_CLK_BASE + 0xAE)
#define REG_SCL_CLK_57_H    (REG_SCL_CLK_BASE + 0xAF)
#define REG_SCL_CLK_58_L    (REG_SCL_CLK_BASE + 0xB0)
#define REG_SCL_CLK_58_H    (REG_SCL_CLK_BASE + 0xB1)
#define REG_SCL_CLK_59_L    (REG_SCL_CLK_BASE + 0xB2)
#define REG_SCL_CLK_59_H    (REG_SCL_CLK_BASE + 0xB3)
#define REG_SCL_CLK_5A_L    (REG_SCL_CLK_BASE + 0xB4)
#define REG_SCL_CLK_5A_H    (REG_SCL_CLK_BASE + 0xB5)
#define REG_SCL_CLK_5B_L    (REG_SCL_CLK_BASE + 0xB6)
#define REG_SCL_CLK_5B_H    (REG_SCL_CLK_BASE + 0xB7)
#define REG_SCL_CLK_5C_L    (REG_SCL_CLK_BASE + 0xB8)
#define REG_SCL_CLK_5C_H    (REG_SCL_CLK_BASE + 0xB9)
#define REG_SCL_CLK_5D_L    (REG_SCL_CLK_BASE + 0xBA)
#define REG_SCL_CLK_5D_H    (REG_SCL_CLK_BASE + 0xBB)
#define REG_SCL_CLK_5E_L    (REG_SCL_CLK_BASE + 0xBC)
#define REG_SCL_CLK_5E_H    (REG_SCL_CLK_BASE + 0xBD)
#define REG_SCL_CLK_5F_L    (REG_SCL_CLK_BASE + 0xBE)
#define REG_SCL_CLK_5F_H    (REG_SCL_CLK_BASE + 0xBF)
#define REG_SCL_CLK_60_L    (REG_SCL_CLK_BASE + 0xC0)
#define REG_SCL_CLK_60_H    (REG_SCL_CLK_BASE + 0xC1)
#define REG_SCL_CLK_61_L    (REG_SCL_CLK_BASE + 0xC2)
#define REG_SCL_CLK_61_H    (REG_SCL_CLK_BASE + 0xC3)
#define REG_SCL_CLK_62_L    (REG_SCL_CLK_BASE + 0xC4)
#define REG_SCL_CLK_62_H    (REG_SCL_CLK_BASE + 0xC5)
#define REG_SCL_CLK_63_L    (REG_SCL_CLK_BASE + 0xC6)
#define REG_SCL_CLK_63_H    (REG_SCL_CLK_BASE + 0xC7)
#define REG_SCL_CLK_64_L    (REG_SCL_CLK_BASE + 0xC8)
#define REG_SCL_CLK_64_H    (REG_SCL_CLK_BASE + 0xC9)
#define REG_SCL_CLK_65_L    (REG_SCL_CLK_BASE + 0xCA)
#define REG_SCL_CLK_65_H    (REG_SCL_CLK_BASE + 0xCB)
#define REG_SCL_CLK_66_L    (REG_SCL_CLK_BASE + 0xCC)
#define REG_SCL_CLK_66_H    (REG_SCL_CLK_BASE + 0xCD)
#define REG_SCL_CLK_67_L    (REG_SCL_CLK_BASE + 0xCE)
#define REG_SCL_CLK_67_H    (REG_SCL_CLK_BASE + 0xCF)
#define REG_SCL_CLK_68_L    (REG_SCL_CLK_BASE + 0xD0)
#define REG_SCL_CLK_68_H    (REG_SCL_CLK_BASE + 0xD1)
#define REG_SCL_CLK_69_L    (REG_SCL_CLK_BASE + 0xD2)
#define REG_SCL_CLK_69_H    (REG_SCL_CLK_BASE + 0xD3)
#define REG_SCL_CLK_6A_L    (REG_SCL_CLK_BASE + 0xD4)
#define REG_SCL_CLK_6A_H    (REG_SCL_CLK_BASE + 0xD5)
#define REG_SCL_CLK_6B_L    (REG_SCL_CLK_BASE + 0xD6)
#define REG_SCL_CLK_6B_H    (REG_SCL_CLK_BASE + 0xD7)
#define REG_SCL_CLK_6C_L    (REG_SCL_CLK_BASE + 0xD8)
#define REG_SCL_CLK_6C_H    (REG_SCL_CLK_BASE + 0xD9)
#define REG_SCL_CLK_6D_L    (REG_SCL_CLK_BASE + 0xDA)
#define REG_SCL_CLK_6D_H    (REG_SCL_CLK_BASE + 0xDB)
#define REG_SCL_CLK_6E_L    (REG_SCL_CLK_BASE + 0xDC)
#define REG_SCL_CLK_6E_H    (REG_SCL_CLK_BASE + 0xDD)
#define REG_SCL_CLK_6F_L    (REG_SCL_CLK_BASE + 0xDE)
#define REG_SCL_CLK_6F_H    (REG_SCL_CLK_BASE + 0xDF)
#define REG_SCL_CLK_70_L    (REG_SCL_CLK_BASE + 0xE0)
#define REG_SCL_CLK_70_H    (REG_SCL_CLK_BASE + 0xE1)
#define REG_SCL_CLK_71_L    (REG_SCL_CLK_BASE + 0xE2)
#define REG_SCL_CLK_71_H    (REG_SCL_CLK_BASE + 0xE3)
#define REG_SCL_CLK_72_L    (REG_SCL_CLK_BASE + 0xE4)
#define REG_SCL_CLK_72_H    (REG_SCL_CLK_BASE + 0xE5)
#define REG_SCL_CLK_73_L    (REG_SCL_CLK_BASE + 0xE6)
#define REG_SCL_CLK_73_H    (REG_SCL_CLK_BASE + 0xE7)
#define REG_SCL_CLK_74_L    (REG_SCL_CLK_BASE + 0xE8)
#define REG_SCL_CLK_74_H    (REG_SCL_CLK_BASE + 0xE9)
#define REG_SCL_CLK_75_L    (REG_SCL_CLK_BASE + 0xEA)
#define REG_SCL_CLK_75_H    (REG_SCL_CLK_BASE + 0xEB)
#define REG_SCL_CLK_76_L    (REG_SCL_CLK_BASE + 0xEC)
#define REG_SCL_CLK_76_H    (REG_SCL_CLK_BASE + 0xED)
#define REG_SCL_CLK_77_L    (REG_SCL_CLK_BASE + 0xEE)
#define REG_SCL_CLK_77_H    (REG_SCL_CLK_BASE + 0xEF)
#define REG_SCL_CLK_78_L    (REG_SCL_CLK_BASE + 0xF0)
#define REG_SCL_CLK_78_H    (REG_SCL_CLK_BASE + 0xF1)
#define REG_SCL_CLK_79_L    (REG_SCL_CLK_BASE + 0xF2)
#define REG_SCL_CLK_79_H    (REG_SCL_CLK_BASE + 0xF3)
#define REG_SCL_CLK_7A_L    (REG_SCL_CLK_BASE + 0xF4)
#define REG_SCL_CLK_7A_H    (REG_SCL_CLK_BASE + 0xF5)
#define REG_SCL_CLK_7B_L    (REG_SCL_CLK_BASE + 0xF6)
#define REG_SCL_CLK_7B_H    (REG_SCL_CLK_BASE + 0xF7)
#define REG_SCL_CLK_7C_L    (REG_SCL_CLK_BASE + 0xF8)
#define REG_SCL_CLK_7C_H    (REG_SCL_CLK_BASE + 0xF9)
#define REG_SCL_CLK_7D_L    (REG_SCL_CLK_BASE + 0xFA)
#define REG_SCL_CLK_7D_H    (REG_SCL_CLK_BASE + 0xFB)
#define REG_SCL_CLK_7E_L    (REG_SCL_CLK_BASE + 0xFC)
#define REG_SCL_CLK_7E_H    (REG_SCL_CLK_BASE + 0xFD)
#define REG_SCL_CLK_7F_L    (REG_SCL_CLK_BASE + 0xFE)
#define REG_SCL_CLK_7F_H    (REG_SCL_CLK_BASE + 0xFF)

#define REG_BLOCK_24_L      (REG_BLOCK_BASE + 0x48)
#define REG_BLOCK_24_H      (REG_BLOCK_BASE + 0x49)

#define REG_SCL_LPLL_00_L    (REG_SCL_LPLL_BASE + 0x00)
#define REG_SCL_LPLL_00_H    (REG_SCL_LPLL_BASE + 0x01)
#define REG_SCL_LPLL_01_L    (REG_SCL_LPLL_BASE + 0x02)
#define REG_SCL_LPLL_01_H    (REG_SCL_LPLL_BASE + 0x03)
#define REG_SCL_LPLL_02_L    (REG_SCL_LPLL_BASE + 0x04)
#define REG_SCL_LPLL_02_H    (REG_SCL_LPLL_BASE + 0x05)
#define REG_SCL_LPLL_03_L    (REG_SCL_LPLL_BASE + 0x06)
#define REG_SCL_LPLL_03_H    (REG_SCL_LPLL_BASE + 0x07)
#define REG_SCL_LPLL_04_L    (REG_SCL_LPLL_BASE + 0x08)
#define REG_SCL_LPLL_04_H    (REG_SCL_LPLL_BASE + 0x09)
#define REG_SCL_LPLL_05_L    (REG_SCL_LPLL_BASE + 0x0A)
#define REG_SCL_LPLL_05_H    (REG_SCL_LPLL_BASE + 0x0B)
#define REG_SCL_LPLL_06_L    (REG_SCL_LPLL_BASE + 0x0C)
#define REG_SCL_LPLL_06_H    (REG_SCL_LPLL_BASE + 0x0D)
#define REG_SCL_LPLL_07_L    (REG_SCL_LPLL_BASE + 0x0E)
#define REG_SCL_LPLL_07_H    (REG_SCL_LPLL_BASE + 0x0F)
#define REG_SCL_LPLL_08_L    (REG_SCL_LPLL_BASE + 0x10)
#define REG_SCL_LPLL_08_H    (REG_SCL_LPLL_BASE + 0x11)
#define REG_SCL_LPLL_09_L    (REG_SCL_LPLL_BASE + 0x12)
#define REG_SCL_LPLL_09_H    (REG_SCL_LPLL_BASE + 0x13)
#define REG_SCL_LPLL_0A_L    (REG_SCL_LPLL_BASE + 0x14)
#define REG_SCL_LPLL_0A_H    (REG_SCL_LPLL_BASE + 0x15)
#define REG_SCL_LPLL_0B_L    (REG_SCL_LPLL_BASE + 0x16)
#define REG_SCL_LPLL_0B_H    (REG_SCL_LPLL_BASE + 0x17)
#define REG_SCL_LPLL_0C_L    (REG_SCL_LPLL_BASE + 0x18)
#define REG_SCL_LPLL_0C_H    (REG_SCL_LPLL_BASE + 0x19)
#define REG_SCL_LPLL_0D_L    (REG_SCL_LPLL_BASE + 0x1A)
#define REG_SCL_LPLL_0D_H    (REG_SCL_LPLL_BASE + 0x1B)
#define REG_SCL_LPLL_0E_L    (REG_SCL_LPLL_BASE + 0x1C)
#define REG_SCL_LPLL_0E_H    (REG_SCL_LPLL_BASE + 0x1D)
#define REG_SCL_LPLL_0F_L    (REG_SCL_LPLL_BASE + 0x1E)
#define REG_SCL_LPLL_0F_H    (REG_SCL_LPLL_BASE + 0x1F)
#define REG_SCL_LPLL_10_L    (REG_SCL_LPLL_BASE + 0x20)
#define REG_SCL_LPLL_10_H    (REG_SCL_LPLL_BASE + 0x21)
#define REG_SCL_LPLL_11_L    (REG_SCL_LPLL_BASE + 0x22)
#define REG_SCL_LPLL_11_H    (REG_SCL_LPLL_BASE + 0x23)
#define REG_SCL_LPLL_12_L    (REG_SCL_LPLL_BASE + 0x24)
#define REG_SCL_LPLL_12_H    (REG_SCL_LPLL_BASE + 0x25)
#define REG_SCL_LPLL_13_L    (REG_SCL_LPLL_BASE + 0x26)
#define REG_SCL_LPLL_13_H    (REG_SCL_LPLL_BASE + 0x27)
#define REG_SCL_LPLL_14_L    (REG_SCL_LPLL_BASE + 0x28)
#define REG_SCL_LPLL_14_H    (REG_SCL_LPLL_BASE + 0x29)
#define REG_SCL_LPLL_15_L    (REG_SCL_LPLL_BASE + 0x2A)
#define REG_SCL_LPLL_15_H    (REG_SCL_LPLL_BASE + 0x2B)
#define REG_SCL_LPLL_16_L    (REG_SCL_LPLL_BASE + 0x2C)
#define REG_SCL_LPLL_16_H    (REG_SCL_LPLL_BASE + 0x2D)
#define REG_SCL_LPLL_17_L    (REG_SCL_LPLL_BASE + 0x2E)
#define REG_SCL_LPLL_17_H    (REG_SCL_LPLL_BASE + 0x2F)
#define REG_SCL_LPLL_18_L    (REG_SCL_LPLL_BASE + 0x30)
#define REG_SCL_LPLL_18_H    (REG_SCL_LPLL_BASE + 0x31)
#define REG_SCL_LPLL_19_L    (REG_SCL_LPLL_BASE + 0x32)
#define REG_SCL_LPLL_19_H    (REG_SCL_LPLL_BASE + 0x33)
#define REG_SCL_LPLL_1A_L    (REG_SCL_LPLL_BASE + 0x34)
#define REG_SCL_LPLL_1A_H    (REG_SCL_LPLL_BASE + 0x35)
#define REG_SCL_LPLL_1B_L    (REG_SCL_LPLL_BASE + 0x36)
#define REG_SCL_LPLL_1B_H    (REG_SCL_LPLL_BASE + 0x37)
#define REG_SCL_LPLL_1C_L    (REG_SCL_LPLL_BASE + 0x38)
#define REG_SCL_LPLL_1C_H    (REG_SCL_LPLL_BASE + 0x39)
#define REG_SCL_LPLL_1D_L    (REG_SCL_LPLL_BASE + 0x3A)
#define REG_SCL_LPLL_1D_H    (REG_SCL_LPLL_BASE + 0x3B)
#define REG_SCL_LPLL_1E_L    (REG_SCL_LPLL_BASE + 0x3C)
#define REG_SCL_LPLL_1E_H    (REG_SCL_LPLL_BASE + 0x3D)
#define REG_SCL_LPLL_1F_L    (REG_SCL_LPLL_BASE + 0x3E)
#define REG_SCL_LPLL_1F_H    (REG_SCL_LPLL_BASE + 0x3F)
#define REG_SCL_LPLL_20_L    (REG_SCL_LPLL_BASE + 0x40)
#define REG_SCL_LPLL_20_H    (REG_SCL_LPLL_BASE + 0x41)
#define REG_SCL_LPLL_21_L    (REG_SCL_LPLL_BASE + 0x42)
#define REG_SCL_LPLL_21_H    (REG_SCL_LPLL_BASE + 0x43)
#define REG_SCL_LPLL_22_L    (REG_SCL_LPLL_BASE + 0x44)
#define REG_SCL_LPLL_22_H    (REG_SCL_LPLL_BASE + 0x45)
#define REG_SCL_LPLL_23_L    (REG_SCL_LPLL_BASE + 0x46)
#define REG_SCL_LPLL_23_H    (REG_SCL_LPLL_BASE + 0x47)
#define REG_SCL_LPLL_24_L    (REG_SCL_LPLL_BASE + 0x48)
#define REG_SCL_LPLL_24_H    (REG_SCL_LPLL_BASE + 0x49)
#define REG_SCL_LPLL_25_L    (REG_SCL_LPLL_BASE + 0x4A)
#define REG_SCL_LPLL_25_H    (REG_SCL_LPLL_BASE + 0x4B)
#define REG_SCL_LPLL_26_L    (REG_SCL_LPLL_BASE + 0x4C)
#define REG_SCL_LPLL_26_H    (REG_SCL_LPLL_BASE + 0x4D)
#define REG_SCL_LPLL_27_L    (REG_SCL_LPLL_BASE + 0x4E)
#define REG_SCL_LPLL_27_H    (REG_SCL_LPLL_BASE + 0x4F)
#define REG_SCL_LPLL_28_L    (REG_SCL_LPLL_BASE + 0x50)
#define REG_SCL_LPLL_28_H    (REG_SCL_LPLL_BASE + 0x51)
#define REG_SCL_LPLL_29_L    (REG_SCL_LPLL_BASE + 0x52)
#define REG_SCL_LPLL_29_H    (REG_SCL_LPLL_BASE + 0x53)
#define REG_SCL_LPLL_2A_L    (REG_SCL_LPLL_BASE + 0x54)
#define REG_SCL_LPLL_2A_H    (REG_SCL_LPLL_BASE + 0x55)
#define REG_SCL_LPLL_2B_L    (REG_SCL_LPLL_BASE + 0x56)
#define REG_SCL_LPLL_2B_H    (REG_SCL_LPLL_BASE + 0x57)
#define REG_SCL_LPLL_2C_L    (REG_SCL_LPLL_BASE + 0x58)
#define REG_SCL_LPLL_2C_H    (REG_SCL_LPLL_BASE + 0x59)
#define REG_SCL_LPLL_2D_L    (REG_SCL_LPLL_BASE + 0x5A)
#define REG_SCL_LPLL_2D_H    (REG_SCL_LPLL_BASE + 0x5B)
#define REG_SCL_LPLL_2E_L    (REG_SCL_LPLL_BASE + 0x5C)
#define REG_SCL_LPLL_2E_H    (REG_SCL_LPLL_BASE + 0x5D)
#define REG_SCL_LPLL_2F_L    (REG_SCL_LPLL_BASE + 0x5E)
#define REG_SCL_LPLL_2F_H    (REG_SCL_LPLL_BASE + 0x5F)
#define REG_SCL_LPLL_30_L    (REG_SCL_LPLL_BASE + 0x60)
#define REG_SCL_LPLL_30_H    (REG_SCL_LPLL_BASE + 0x61)
#define REG_SCL_LPLL_31_L    (REG_SCL_LPLL_BASE + 0x62)
#define REG_SCL_LPLL_31_H    (REG_SCL_LPLL_BASE + 0x63)
#define REG_SCL_LPLL_32_L    (REG_SCL_LPLL_BASE + 0x64)
#define REG_SCL_LPLL_32_H    (REG_SCL_LPLL_BASE + 0x65)
#define REG_SCL_LPLL_33_L    (REG_SCL_LPLL_BASE + 0x66)
#define REG_SCL_LPLL_33_H    (REG_SCL_LPLL_BASE + 0x67)
#define REG_SCL_LPLL_34_L    (REG_SCL_LPLL_BASE + 0x68)
#define REG_SCL_LPLL_34_H    (REG_SCL_LPLL_BASE + 0x69)
#define REG_SCL_LPLL_35_L    (REG_SCL_LPLL_BASE + 0x6A)
#define REG_SCL_LPLL_35_H    (REG_SCL_LPLL_BASE + 0x6B)
#define REG_SCL_LPLL_36_L    (REG_SCL_LPLL_BASE + 0x6C)
#define REG_SCL_LPLL_36_H    (REG_SCL_LPLL_BASE + 0x6D)
#define REG_SCL_LPLL_37_L    (REG_SCL_LPLL_BASE + 0x6E)
#define REG_SCL_LPLL_37_H    (REG_SCL_LPLL_BASE + 0x6F)
#define REG_SCL_LPLL_38_L    (REG_SCL_LPLL_BASE + 0x70)
#define REG_SCL_LPLL_38_H    (REG_SCL_LPLL_BASE + 0x71)
#define REG_SCL_LPLL_39_L    (REG_SCL_LPLL_BASE + 0x72)
#define REG_SCL_LPLL_39_H    (REG_SCL_LPLL_BASE + 0x73)
#define REG_SCL_LPLL_3A_L    (REG_SCL_LPLL_BASE + 0x74)
#define REG_SCL_LPLL_3A_H    (REG_SCL_LPLL_BASE + 0x75)
#define REG_SCL_LPLL_3B_L    (REG_SCL_LPLL_BASE + 0x76)
#define REG_SCL_LPLL_3B_H    (REG_SCL_LPLL_BASE + 0x77)
#define REG_SCL_LPLL_3C_L    (REG_SCL_LPLL_BASE + 0x78)
#define REG_SCL_LPLL_3C_H    (REG_SCL_LPLL_BASE + 0x79)
#define REG_SCL_LPLL_3D_L    (REG_SCL_LPLL_BASE + 0x7A)
#define REG_SCL_LPLL_3D_H    (REG_SCL_LPLL_BASE + 0x7B)
#define REG_SCL_LPLL_3E_L    (REG_SCL_LPLL_BASE + 0x7C)
#define REG_SCL_LPLL_3E_H    (REG_SCL_LPLL_BASE + 0x7D)
#define REG_SCL_LPLL_3F_L    (REG_SCL_LPLL_BASE + 0x7E)
#define REG_SCL_LPLL_3F_H    (REG_SCL_LPLL_BASE + 0x7F)
#define REG_SCL_LPLL_40_L    (REG_SCL_LPLL_BASE + 0x80)
#define REG_SCL_LPLL_40_H    (REG_SCL_LPLL_BASE + 0x81)
#define REG_SCL_LPLL_41_L    (REG_SCL_LPLL_BASE + 0x82)
#define REG_SCL_LPLL_41_H    (REG_SCL_LPLL_BASE + 0x83)
#define REG_SCL_LPLL_42_L    (REG_SCL_LPLL_BASE + 0x84)
#define REG_SCL_LPLL_42_H    (REG_SCL_LPLL_BASE + 0x85)
#define REG_SCL_LPLL_43_L    (REG_SCL_LPLL_BASE + 0x86)
#define REG_SCL_LPLL_43_H    (REG_SCL_LPLL_BASE + 0x87)
#define REG_SCL_LPLL_44_L    (REG_SCL_LPLL_BASE + 0x88)
#define REG_SCL_LPLL_44_H    (REG_SCL_LPLL_BASE + 0x89)
#define REG_SCL_LPLL_45_L    (REG_SCL_LPLL_BASE + 0x8A)
#define REG_SCL_LPLL_45_H    (REG_SCL_LPLL_BASE + 0x8B)
#define REG_SCL_LPLL_46_L    (REG_SCL_LPLL_BASE + 0x8C)
#define REG_SCL_LPLL_46_H    (REG_SCL_LPLL_BASE + 0x8D)
#define REG_SCL_LPLL_47_L    (REG_SCL_LPLL_BASE + 0x8E)
#define REG_SCL_LPLL_47_H    (REG_SCL_LPLL_BASE + 0x8F)
#define REG_SCL_LPLL_48_L    (REG_SCL_LPLL_BASE + 0x90)
#define REG_SCL_LPLL_48_H    (REG_SCL_LPLL_BASE + 0x91)
#define REG_SCL_LPLL_49_L    (REG_SCL_LPLL_BASE + 0x92)
#define REG_SCL_LPLL_49_H    (REG_SCL_LPLL_BASE + 0x93)
#define REG_SCL_LPLL_4A_L    (REG_SCL_LPLL_BASE + 0x94)
#define REG_SCL_LPLL_4A_H    (REG_SCL_LPLL_BASE + 0x95)
#define REG_SCL_LPLL_4B_L    (REG_SCL_LPLL_BASE + 0x96)
#define REG_SCL_LPLL_4B_H    (REG_SCL_LPLL_BASE + 0x97)
#define REG_SCL_LPLL_4C_L    (REG_SCL_LPLL_BASE + 0x98)
#define REG_SCL_LPLL_4C_H    (REG_SCL_LPLL_BASE + 0x99)
#define REG_SCL_LPLL_4D_L    (REG_SCL_LPLL_BASE + 0x9A)
#define REG_SCL_LPLL_4D_H    (REG_SCL_LPLL_BASE + 0x9B)
#define REG_SCL_LPLL_4E_L    (REG_SCL_LPLL_BASE + 0x9C)
#define REG_SCL_LPLL_4E_H    (REG_SCL_LPLL_BASE + 0x9D)
#define REG_SCL_LPLL_4F_L    (REG_SCL_LPLL_BASE + 0x9E)
#define REG_SCL_LPLL_4F_H    (REG_SCL_LPLL_BASE + 0x9F)
#define REG_SCL_LPLL_50_L    (REG_SCL_LPLL_BASE + 0xA0)
#define REG_SCL_LPLL_50_H    (REG_SCL_LPLL_BASE + 0xA1)
#define REG_SCL_LPLL_51_L    (REG_SCL_LPLL_BASE + 0xA2)
#define REG_SCL_LPLL_51_H    (REG_SCL_LPLL_BASE + 0xA3)
#define REG_SCL_LPLL_52_L    (REG_SCL_LPLL_BASE + 0xA4)
#define REG_SCL_LPLL_52_H    (REG_SCL_LPLL_BASE + 0xA5)
#define REG_SCL_LPLL_53_L    (REG_SCL_LPLL_BASE + 0xA6)
#define REG_SCL_LPLL_53_H    (REG_SCL_LPLL_BASE + 0xA7)
#define REG_SCL_LPLL_54_L    (REG_SCL_LPLL_BASE + 0xA8)
#define REG_SCL_LPLL_54_H    (REG_SCL_LPLL_BASE + 0xA9)
#define REG_SCL_LPLL_55_L    (REG_SCL_LPLL_BASE + 0xAA)
#define REG_SCL_LPLL_55_H    (REG_SCL_LPLL_BASE + 0xAB)
#define REG_SCL_LPLL_56_L    (REG_SCL_LPLL_BASE + 0xAC)
#define REG_SCL_LPLL_56_H    (REG_SCL_LPLL_BASE + 0xAD)
#define REG_SCL_LPLL_57_L    (REG_SCL_LPLL_BASE + 0xAE)
#define REG_SCL_LPLL_57_H    (REG_SCL_LPLL_BASE + 0xAF)
#define REG_SCL_LPLL_58_L    (REG_SCL_LPLL_BASE + 0xB0)
#define REG_SCL_LPLL_58_H    (REG_SCL_LPLL_BASE + 0xB1)
#define REG_SCL_LPLL_59_L    (REG_SCL_LPLL_BASE + 0xB2)
#define REG_SCL_LPLL_59_H    (REG_SCL_LPLL_BASE + 0xB3)
#define REG_SCL_LPLL_5A_L    (REG_SCL_LPLL_BASE + 0xB4)
#define REG_SCL_LPLL_5A_H    (REG_SCL_LPLL_BASE + 0xB5)
#define REG_SCL_LPLL_5B_L    (REG_SCL_LPLL_BASE + 0xB6)
#define REG_SCL_LPLL_5B_H    (REG_SCL_LPLL_BASE + 0xB7)
#define REG_SCL_LPLL_5C_L    (REG_SCL_LPLL_BASE + 0xB8)
#define REG_SCL_LPLL_5C_H    (REG_SCL_LPLL_BASE + 0xB9)
#define REG_SCL_LPLL_5D_L    (REG_SCL_LPLL_BASE + 0xBA)
#define REG_SCL_LPLL_5D_H    (REG_SCL_LPLL_BASE + 0xBB)
#define REG_SCL_LPLL_5E_L    (REG_SCL_LPLL_BASE + 0xBC)
#define REG_SCL_LPLL_5E_H    (REG_SCL_LPLL_BASE + 0xBD)
#define REG_SCL_LPLL_5F_L    (REG_SCL_LPLL_BASE + 0xBE)
#define REG_SCL_LPLL_5F_H    (REG_SCL_LPLL_BASE + 0xBF)
#define REG_SCL_LPLL_60_L    (REG_SCL_LPLL_BASE + 0xC0)
#define REG_SCL_LPLL_60_H    (REG_SCL_LPLL_BASE + 0xC1)
#define REG_SCL_LPLL_61_L    (REG_SCL_LPLL_BASE + 0xC2)
#define REG_SCL_LPLL_61_H    (REG_SCL_LPLL_BASE + 0xC3)
#define REG_SCL_LPLL_62_L    (REG_SCL_LPLL_BASE + 0xC4)
#define REG_SCL_LPLL_62_H    (REG_SCL_LPLL_BASE + 0xC5)
#define REG_SCL_LPLL_63_L    (REG_SCL_LPLL_BASE + 0xC6)
#define REG_SCL_LPLL_63_H    (REG_SCL_LPLL_BASE + 0xC7)
#define REG_SCL_LPLL_64_L    (REG_SCL_LPLL_BASE + 0xC8)
#define REG_SCL_LPLL_64_H    (REG_SCL_LPLL_BASE + 0xC9)
#define REG_SCL_LPLL_65_L    (REG_SCL_LPLL_BASE + 0xCA)
#define REG_SCL_LPLL_65_H    (REG_SCL_LPLL_BASE + 0xCB)
#define REG_SCL_LPLL_66_L    (REG_SCL_LPLL_BASE + 0xCC)
#define REG_SCL_LPLL_66_H    (REG_SCL_LPLL_BASE + 0xCD)
#define REG_SCL_LPLL_67_L    (REG_SCL_LPLL_BASE + 0xCE)
#define REG_SCL_LPLL_67_H    (REG_SCL_LPLL_BASE + 0xCF)
#define REG_SCL_LPLL_68_L    (REG_SCL_LPLL_BASE + 0xD0)
#define REG_SCL_LPLL_68_H    (REG_SCL_LPLL_BASE + 0xD1)
#define REG_SCL_LPLL_69_L    (REG_SCL_LPLL_BASE + 0xD2)
#define REG_SCL_LPLL_69_H    (REG_SCL_LPLL_BASE + 0xD3)
#define REG_SCL_LPLL_6A_L    (REG_SCL_LPLL_BASE + 0xD4)
#define REG_SCL_LPLL_6A_H    (REG_SCL_LPLL_BASE + 0xD5)
#define REG_SCL_LPLL_6B_L    (REG_SCL_LPLL_BASE + 0xD6)
#define REG_SCL_LPLL_6B_H    (REG_SCL_LPLL_BASE + 0xD7)
#define REG_SCL_LPLL_6C_L    (REG_SCL_LPLL_BASE + 0xD8)
#define REG_SCL_LPLL_6C_H    (REG_SCL_LPLL_BASE + 0xD9)
#define REG_SCL_LPLL_6D_L    (REG_SCL_LPLL_BASE + 0xDA)
#define REG_SCL_LPLL_6D_H    (REG_SCL_LPLL_BASE + 0xDB)
#define REG_SCL_LPLL_6E_L    (REG_SCL_LPLL_BASE + 0xDC)
#define REG_SCL_LPLL_6E_H    (REG_SCL_LPLL_BASE + 0xDD)
#define REG_SCL_LPLL_6F_L    (REG_SCL_LPLL_BASE + 0xDE)
#define REG_SCL_LPLL_6F_H    (REG_SCL_LPLL_BASE + 0xDF)
#define REG_SCL_LPLL_70_L    (REG_SCL_LPLL_BASE + 0xE0)
#define REG_SCL_LPLL_70_H    (REG_SCL_LPLL_BASE + 0xE1)
#define REG_SCL_LPLL_71_L    (REG_SCL_LPLL_BASE + 0xE2)
#define REG_SCL_LPLL_71_H    (REG_SCL_LPLL_BASE + 0xE3)
#define REG_SCL_LPLL_72_L    (REG_SCL_LPLL_BASE + 0xE4)
#define REG_SCL_LPLL_72_H    (REG_SCL_LPLL_BASE + 0xE5)
#define REG_SCL_LPLL_73_L    (REG_SCL_LPLL_BASE + 0xE6)
#define REG_SCL_LPLL_73_H    (REG_SCL_LPLL_BASE + 0xE7)
#define REG_SCL_LPLL_74_L    (REG_SCL_LPLL_BASE + 0xE8)
#define REG_SCL_LPLL_74_H    (REG_SCL_LPLL_BASE + 0xE9)
#define REG_SCL_LPLL_75_L    (REG_SCL_LPLL_BASE + 0xEA)
#define REG_SCL_LPLL_75_H    (REG_SCL_LPLL_BASE + 0xEB)
#define REG_SCL_LPLL_76_L    (REG_SCL_LPLL_BASE + 0xEC)
#define REG_SCL_LPLL_76_H    (REG_SCL_LPLL_BASE + 0xED)
#define REG_SCL_LPLL_77_L    (REG_SCL_LPLL_BASE + 0xEE)
#define REG_SCL_LPLL_77_H    (REG_SCL_LPLL_BASE + 0xEF)
#define REG_SCL_LPLL_78_L    (REG_SCL_LPLL_BASE + 0xF0)
#define REG_SCL_LPLL_78_H    (REG_SCL_LPLL_BASE + 0xF1)
#define REG_SCL_LPLL_79_L    (REG_SCL_LPLL_BASE + 0xF2)
#define REG_SCL_LPLL_79_H    (REG_SCL_LPLL_BASE + 0xF3)
#define REG_SCL_LPLL_7A_L    (REG_SCL_LPLL_BASE + 0xF4)
#define REG_SCL_LPLL_7A_H    (REG_SCL_LPLL_BASE + 0xF5)
#define REG_SCL_LPLL_7B_L    (REG_SCL_LPLL_BASE + 0xF6)
#define REG_SCL_LPLL_7B_H    (REG_SCL_LPLL_BASE + 0xF7)
#define REG_SCL_LPLL_7C_L    (REG_SCL_LPLL_BASE + 0xF8)
#define REG_SCL_LPLL_7C_H    (REG_SCL_LPLL_BASE + 0xF9)
#define REG_SCL_LPLL_7D_L    (REG_SCL_LPLL_BASE + 0xFA)
#define REG_SCL_LPLL_7D_H    (REG_SCL_LPLL_BASE + 0xFB)
#define REG_SCL_LPLL_7E_L    (REG_SCL_LPLL_BASE + 0xFC)
#define REG_SCL_LPLL_7E_H    (REG_SCL_LPLL_BASE + 0xFD)
#define REG_SCL_LPLL_7F_L    (REG_SCL_LPLL_BASE + 0xFE)
#define REG_SCL_LPLL_7F_H    (REG_SCL_LPLL_BASE + 0xFF)

#define REG_SCL_HVSP0_00_L   (REG_SCL_HVSP0_BASE + 0x00)
#define REG_SCL_HVSP0_00_H   (REG_SCL_HVSP0_BASE + 0x01)
#define REG_SCL_HVSP0_01_L   (REG_SCL_HVSP0_BASE + 0x02)
#define REG_SCL_HVSP0_01_H   (REG_SCL_HVSP0_BASE + 0x03)
#define REG_SCL_HVSP0_02_L   (REG_SCL_HVSP0_BASE + 0x04)
#define REG_SCL_HVSP0_02_H   (REG_SCL_HVSP0_BASE + 0x05)
#define REG_SCL_HVSP0_03_L   (REG_SCL_HVSP0_BASE + 0x06)
#define REG_SCL_HVSP0_03_H   (REG_SCL_HVSP0_BASE + 0x07)
#define REG_SCL_HVSP0_04_L   (REG_SCL_HVSP0_BASE + 0x08)
#define REG_SCL_HVSP0_04_H   (REG_SCL_HVSP0_BASE + 0x09)
#define REG_SCL_HVSP0_05_L   (REG_SCL_HVSP0_BASE + 0x0A)
#define REG_SCL_HVSP0_05_H   (REG_SCL_HVSP0_BASE + 0x0B)
#define REG_SCL_HVSP0_06_L   (REG_SCL_HVSP0_BASE + 0x0C)
#define REG_SCL_HVSP0_06_H   (REG_SCL_HVSP0_BASE + 0x0D)
#define REG_SCL_HVSP0_07_L   (REG_SCL_HVSP0_BASE + 0x0E)
#define REG_SCL_HVSP0_07_H   (REG_SCL_HVSP0_BASE + 0x0F)
#define REG_SCL_HVSP0_08_L   (REG_SCL_HVSP0_BASE + 0x10)
#define REG_SCL_HVSP0_08_H   (REG_SCL_HVSP0_BASE + 0x11)
#define REG_SCL_HVSP0_09_L   (REG_SCL_HVSP0_BASE + 0x12)
#define REG_SCL_HVSP0_09_H   (REG_SCL_HVSP0_BASE + 0x13)
#define REG_SCL_HVSP0_0A_L   (REG_SCL_HVSP0_BASE + 0x14)
#define REG_SCL_HVSP0_0A_H   (REG_SCL_HVSP0_BASE + 0x15)
#define REG_SCL_HVSP0_0B_L   (REG_SCL_HVSP0_BASE + 0x16)
#define REG_SCL_HVSP0_0B_H   (REG_SCL_HVSP0_BASE + 0x17)
#define REG_SCL_HVSP0_0C_L   (REG_SCL_HVSP0_BASE + 0x18)
#define REG_SCL_HVSP0_0C_H   (REG_SCL_HVSP0_BASE + 0x19)
#define REG_SCL_HVSP0_0D_L   (REG_SCL_HVSP0_BASE + 0x1A)
#define REG_SCL_HVSP0_0D_H   (REG_SCL_HVSP0_BASE + 0x1B)
#define REG_SCL_HVSP0_0E_L   (REG_SCL_HVSP0_BASE + 0x1C)
#define REG_SCL_HVSP0_0E_H   (REG_SCL_HVSP0_BASE + 0x1D)
#define REG_SCL_HVSP0_0F_L   (REG_SCL_HVSP0_BASE + 0x1E)
#define REG_SCL_HVSP0_0F_H   (REG_SCL_HVSP0_BASE + 0x1F)
#define REG_SCL_HVSP0_10_L   (REG_SCL_HVSP0_BASE + 0x20)
#define REG_SCL_HVSP0_10_H   (REG_SCL_HVSP0_BASE + 0x21)
#define REG_SCL_HVSP0_11_L   (REG_SCL_HVSP0_BASE + 0x22)
#define REG_SCL_HVSP0_11_H   (REG_SCL_HVSP0_BASE + 0x23)
#define REG_SCL_HVSP0_12_L   (REG_SCL_HVSP0_BASE + 0x24)
#define REG_SCL_HVSP0_12_H   (REG_SCL_HVSP0_BASE + 0x25)
#define REG_SCL_HVSP0_13_L   (REG_SCL_HVSP0_BASE + 0x26)
#define REG_SCL_HVSP0_13_H   (REG_SCL_HVSP0_BASE + 0x27)
#define REG_SCL_HVSP0_14_L   (REG_SCL_HVSP0_BASE + 0x28)
#define REG_SCL_HVSP0_14_H   (REG_SCL_HVSP0_BASE + 0x29)
#define REG_SCL_HVSP0_15_L   (REG_SCL_HVSP0_BASE + 0x2A)
#define REG_SCL_HVSP0_15_H   (REG_SCL_HVSP0_BASE + 0x2B)
#define REG_SCL_HVSP0_16_L   (REG_SCL_HVSP0_BASE + 0x2C)
#define REG_SCL_HVSP0_16_H   (REG_SCL_HVSP0_BASE + 0x2D)
#define REG_SCL_HVSP0_17_L   (REG_SCL_HVSP0_BASE + 0x2E)
#define REG_SCL_HVSP0_17_H   (REG_SCL_HVSP0_BASE + 0x2F)
#define REG_SCL_HVSP0_18_L   (REG_SCL_HVSP0_BASE + 0x30)
#define REG_SCL_HVSP0_18_H   (REG_SCL_HVSP0_BASE + 0x31)
#define REG_SCL_HVSP0_19_L   (REG_SCL_HVSP0_BASE + 0x32)
#define REG_SCL_HVSP0_19_H   (REG_SCL_HVSP0_BASE + 0x33)
#define REG_SCL_HVSP0_1A_L   (REG_SCL_HVSP0_BASE + 0x34)
#define REG_SCL_HVSP0_1A_H   (REG_SCL_HVSP0_BASE + 0x35)
#define REG_SCL_HVSP0_1B_L   (REG_SCL_HVSP0_BASE + 0x36)
#define REG_SCL_HVSP0_1B_H   (REG_SCL_HVSP0_BASE + 0x37)
#define REG_SCL_HVSP0_1C_L   (REG_SCL_HVSP0_BASE + 0x38)
#define REG_SCL_HVSP0_1C_H   (REG_SCL_HVSP0_BASE + 0x39)
#define REG_SCL_HVSP0_1D_L   (REG_SCL_HVSP0_BASE + 0x3A)
#define REG_SCL_HVSP0_1D_H   (REG_SCL_HVSP0_BASE + 0x3B)
#define REG_SCL_HVSP0_1E_L   (REG_SCL_HVSP0_BASE + 0x3C)
#define REG_SCL_HVSP0_1E_H   (REG_SCL_HVSP0_BASE + 0x3D)
#define REG_SCL_HVSP0_1F_L   (REG_SCL_HVSP0_BASE + 0x3E)
#define REG_SCL_HVSP0_1F_H   (REG_SCL_HVSP0_BASE + 0x3F)
#define REG_SCL_HVSP0_20_L   (REG_SCL_HVSP0_BASE + 0x40)
#define REG_SCL_HVSP0_20_H   (REG_SCL_HVSP0_BASE + 0x41)
#define REG_SCL_HVSP0_21_L   (REG_SCL_HVSP0_BASE + 0x42)
#define REG_SCL_HVSP0_21_H   (REG_SCL_HVSP0_BASE + 0x43)
#define REG_SCL_HVSP0_22_L   (REG_SCL_HVSP0_BASE + 0x44)
#define REG_SCL_HVSP0_22_H   (REG_SCL_HVSP0_BASE + 0x45)
#define REG_SCL_HVSP0_23_L   (REG_SCL_HVSP0_BASE + 0x46)
#define REG_SCL_HVSP0_23_H   (REG_SCL_HVSP0_BASE + 0x47)
#define REG_SCL_HVSP0_24_L   (REG_SCL_HVSP0_BASE + 0x48)
#define REG_SCL_HVSP0_24_H   (REG_SCL_HVSP0_BASE + 0x49)
#define REG_SCL_HVSP0_25_L   (REG_SCL_HVSP0_BASE + 0x4A)
#define REG_SCL_HVSP0_25_H   (REG_SCL_HVSP0_BASE + 0x4B)
#define REG_SCL_HVSP0_26_L   (REG_SCL_HVSP0_BASE + 0x4C)
#define REG_SCL_HVSP0_26_H   (REG_SCL_HVSP0_BASE + 0x4D)
#define REG_SCL_HVSP0_27_L   (REG_SCL_HVSP0_BASE + 0x4E)
#define REG_SCL_HVSP0_27_H   (REG_SCL_HVSP0_BASE + 0x4F)
#define REG_SCL_HVSP0_28_L   (REG_SCL_HVSP0_BASE + 0x50)
#define REG_SCL_HVSP0_28_H   (REG_SCL_HVSP0_BASE + 0x51)
#define REG_SCL_HVSP0_29_L   (REG_SCL_HVSP0_BASE + 0x52)
#define REG_SCL_HVSP0_29_H   (REG_SCL_HVSP0_BASE + 0x53)
#define REG_SCL_HVSP0_2A_L   (REG_SCL_HVSP0_BASE + 0x54)
#define REG_SCL_HVSP0_2A_H   (REG_SCL_HVSP0_BASE + 0x55)
#define REG_SCL_HVSP0_2B_L   (REG_SCL_HVSP0_BASE + 0x56)
#define REG_SCL_HVSP0_2B_H   (REG_SCL_HVSP0_BASE + 0x57)
#define REG_SCL_HVSP0_2C_L   (REG_SCL_HVSP0_BASE + 0x58)
#define REG_SCL_HVSP0_2C_H   (REG_SCL_HVSP0_BASE + 0x59)
#define REG_SCL_HVSP0_2D_L   (REG_SCL_HVSP0_BASE + 0x5A)
#define REG_SCL_HVSP0_2D_H   (REG_SCL_HVSP0_BASE + 0x5B)
#define REG_SCL_HVSP0_2E_L   (REG_SCL_HVSP0_BASE + 0x5C)
#define REG_SCL_HVSP0_2E_H   (REG_SCL_HVSP0_BASE + 0x5D)
#define REG_SCL_HVSP0_2F_L   (REG_SCL_HVSP0_BASE + 0x5E)
#define REG_SCL_HVSP0_2F_H   (REG_SCL_HVSP0_BASE + 0x5F)
#define REG_SCL_HVSP0_30_L   (REG_SCL_HVSP0_BASE + 0x60)
#define REG_SCL_HVSP0_30_H   (REG_SCL_HVSP0_BASE + 0x61)
#define REG_SCL_HVSP0_31_L   (REG_SCL_HVSP0_BASE + 0x62)
#define REG_SCL_HVSP0_31_H   (REG_SCL_HVSP0_BASE + 0x63)
#define REG_SCL_HVSP0_32_L   (REG_SCL_HVSP0_BASE + 0x64)
#define REG_SCL_HVSP0_32_H   (REG_SCL_HVSP0_BASE + 0x65)
#define REG_SCL_HVSP0_33_L   (REG_SCL_HVSP0_BASE + 0x66)
#define REG_SCL_HVSP0_33_H   (REG_SCL_HVSP0_BASE + 0x67)
#define REG_SCL_HVSP0_34_L   (REG_SCL_HVSP0_BASE + 0x68)
#define REG_SCL_HVSP0_34_H   (REG_SCL_HVSP0_BASE + 0x69)
#define REG_SCL_HVSP0_35_L   (REG_SCL_HVSP0_BASE + 0x6A)
#define REG_SCL_HVSP0_35_H   (REG_SCL_HVSP0_BASE + 0x6B)
#define REG_SCL_HVSP0_36_L   (REG_SCL_HVSP0_BASE + 0x6C)
#define REG_SCL_HVSP0_36_H   (REG_SCL_HVSP0_BASE + 0x6D)
#define REG_SCL_HVSP0_37_L   (REG_SCL_HVSP0_BASE + 0x6E)
#define REG_SCL_HVSP0_37_H   (REG_SCL_HVSP0_BASE + 0x6F)
#define REG_SCL_HVSP0_38_L   (REG_SCL_HVSP0_BASE + 0x70)
#define REG_SCL_HVSP0_38_H   (REG_SCL_HVSP0_BASE + 0x71)
#define REG_SCL_HVSP0_39_L   (REG_SCL_HVSP0_BASE + 0x72)
#define REG_SCL_HVSP0_39_H   (REG_SCL_HVSP0_BASE + 0x73)
#define REG_SCL_HVSP0_3A_L   (REG_SCL_HVSP0_BASE + 0x74)
#define REG_SCL_HVSP0_3A_H   (REG_SCL_HVSP0_BASE + 0x75)
#define REG_SCL_HVSP0_3B_L   (REG_SCL_HVSP0_BASE + 0x76)
#define REG_SCL_HVSP0_3B_H   (REG_SCL_HVSP0_BASE + 0x77)
#define REG_SCL_HVSP0_3C_L   (REG_SCL_HVSP0_BASE + 0x78)
#define REG_SCL_HVSP0_3C_H   (REG_SCL_HVSP0_BASE + 0x79)
#define REG_SCL_HVSP0_3D_L   (REG_SCL_HVSP0_BASE + 0x7A)
#define REG_SCL_HVSP0_3D_H   (REG_SCL_HVSP0_BASE + 0x7B)
#define REG_SCL_HVSP0_3E_L   (REG_SCL_HVSP0_BASE + 0x7C)
#define REG_SCL_HVSP0_3E_H   (REG_SCL_HVSP0_BASE + 0x7D)
#define REG_SCL_HVSP0_3F_L   (REG_SCL_HVSP0_BASE + 0x7E)
#define REG_SCL_HVSP0_3F_H   (REG_SCL_HVSP0_BASE + 0x7F)
#define REG_SCL_HVSP0_40_L   (REG_SCL_HVSP0_BASE + 0x80)
#define REG_SCL_HVSP0_40_H   (REG_SCL_HVSP0_BASE + 0x81)
#define REG_SCL_HVSP0_41_L   (REG_SCL_HVSP0_BASE + 0x82)
#define REG_SCL_HVSP0_41_H   (REG_SCL_HVSP0_BASE + 0x83)
#define REG_SCL_HVSP0_42_L   (REG_SCL_HVSP0_BASE + 0x84)
#define REG_SCL_HVSP0_42_H   (REG_SCL_HVSP0_BASE + 0x85)
#define REG_SCL_HVSP0_43_L   (REG_SCL_HVSP0_BASE + 0x86)
#define REG_SCL_HVSP0_43_H   (REG_SCL_HVSP0_BASE + 0x87)
#define REG_SCL_HVSP0_44_L   (REG_SCL_HVSP0_BASE + 0x88)
#define REG_SCL_HVSP0_44_H   (REG_SCL_HVSP0_BASE + 0x89)
#define REG_SCL_HVSP0_45_L   (REG_SCL_HVSP0_BASE + 0x8A)
#define REG_SCL_HVSP0_45_H   (REG_SCL_HVSP0_BASE + 0x8B)
#define REG_SCL_HVSP0_46_L   (REG_SCL_HVSP0_BASE + 0x8C)
#define REG_SCL_HVSP0_46_H   (REG_SCL_HVSP0_BASE + 0x8D)
#define REG_SCL_HVSP0_47_L   (REG_SCL_HVSP0_BASE + 0x8E)
#define REG_SCL_HVSP0_47_H   (REG_SCL_HVSP0_BASE + 0x8F)
#define REG_SCL_HVSP0_48_L   (REG_SCL_HVSP0_BASE + 0x90)
#define REG_SCL_HVSP0_48_H   (REG_SCL_HVSP0_BASE + 0x91)
#define REG_SCL_HVSP0_49_L   (REG_SCL_HVSP0_BASE + 0x92)
#define REG_SCL_HVSP0_49_H   (REG_SCL_HVSP0_BASE + 0x93)
#define REG_SCL_HVSP0_4A_L   (REG_SCL_HVSP0_BASE + 0x94)
#define REG_SCL_HVSP0_4A_H   (REG_SCL_HVSP0_BASE + 0x95)
#define REG_SCL_HVSP0_4B_L   (REG_SCL_HVSP0_BASE + 0x96)
#define REG_SCL_HVSP0_4B_H   (REG_SCL_HVSP0_BASE + 0x97)
#define REG_SCL_HVSP0_4C_L   (REG_SCL_HVSP0_BASE + 0x98)
#define REG_SCL_HVSP0_4C_H   (REG_SCL_HVSP0_BASE + 0x99)
#define REG_SCL_HVSP0_4D_L   (REG_SCL_HVSP0_BASE + 0x9A)
#define REG_SCL_HVSP0_4D_H   (REG_SCL_HVSP0_BASE + 0x9B)
#define REG_SCL_HVSP0_4E_L   (REG_SCL_HVSP0_BASE + 0x9C)
#define REG_SCL_HVSP0_4E_H   (REG_SCL_HVSP0_BASE + 0x9D)
#define REG_SCL_HVSP0_4F_L   (REG_SCL_HVSP0_BASE + 0x9E)
#define REG_SCL_HVSP0_4F_H   (REG_SCL_HVSP0_BASE + 0x9F)
#define REG_SCL_HVSP0_50_L   (REG_SCL_HVSP0_BASE + 0xA0)
#define REG_SCL_HVSP0_50_H   (REG_SCL_HVSP0_BASE + 0xA1)
#define REG_SCL_HVSP0_51_L   (REG_SCL_HVSP0_BASE + 0xA2)
#define REG_SCL_HVSP0_51_H   (REG_SCL_HVSP0_BASE + 0xA3)
#define REG_SCL_HVSP0_52_L   (REG_SCL_HVSP0_BASE + 0xA4)
#define REG_SCL_HVSP0_52_H   (REG_SCL_HVSP0_BASE + 0xA5)
#define REG_SCL_HVSP0_53_L   (REG_SCL_HVSP0_BASE + 0xA6)
#define REG_SCL_HVSP0_53_H   (REG_SCL_HVSP0_BASE + 0xA7)
#define REG_SCL_HVSP0_54_L   (REG_SCL_HVSP0_BASE + 0xA8)
#define REG_SCL_HVSP0_54_H   (REG_SCL_HVSP0_BASE + 0xA9)
#define REG_SCL_HVSP0_55_L   (REG_SCL_HVSP0_BASE + 0xAA)
#define REG_SCL_HVSP0_55_H   (REG_SCL_HVSP0_BASE + 0xAB)
#define REG_SCL_HVSP0_56_L   (REG_SCL_HVSP0_BASE + 0xAC)
#define REG_SCL_HVSP0_56_H   (REG_SCL_HVSP0_BASE + 0xAD)
#define REG_SCL_HVSP0_57_L   (REG_SCL_HVSP0_BASE + 0xAE)
#define REG_SCL_HVSP0_57_H   (REG_SCL_HVSP0_BASE + 0xAF)
#define REG_SCL_HVSP0_58_L   (REG_SCL_HVSP0_BASE + 0xB0)
#define REG_SCL_HVSP0_58_H   (REG_SCL_HVSP0_BASE + 0xB1)
#define REG_SCL_HVSP0_59_L   (REG_SCL_HVSP0_BASE + 0xB2)
#define REG_SCL_HVSP0_59_H   (REG_SCL_HVSP0_BASE + 0xB3)
#define REG_SCL_HVSP0_5A_L   (REG_SCL_HVSP0_BASE + 0xB4)
#define REG_SCL_HVSP0_5A_H   (REG_SCL_HVSP0_BASE + 0xB5)
#define REG_SCL_HVSP0_5B_L   (REG_SCL_HVSP0_BASE + 0xB6)
#define REG_SCL_HVSP0_5B_H   (REG_SCL_HVSP0_BASE + 0xB7)
#define REG_SCL_HVSP0_5C_L   (REG_SCL_HVSP0_BASE + 0xB8)
#define REG_SCL_HVSP0_5C_H   (REG_SCL_HVSP0_BASE + 0xB9)
#define REG_SCL_HVSP0_5D_L   (REG_SCL_HVSP0_BASE + 0xBA)
#define REG_SCL_HVSP0_5D_H   (REG_SCL_HVSP0_BASE + 0xBB)
#define REG_SCL_HVSP0_5E_L   (REG_SCL_HVSP0_BASE + 0xBC)
#define REG_SCL_HVSP0_5E_H   (REG_SCL_HVSP0_BASE + 0xBD)
#define REG_SCL_HVSP0_5F_L   (REG_SCL_HVSP0_BASE + 0xBE)
#define REG_SCL_HVSP0_5F_H   (REG_SCL_HVSP0_BASE + 0xBF)
#define REG_SCL_HVSP0_60_L   (REG_SCL_HVSP0_BASE + 0xC0)
#define REG_SCL_HVSP0_60_H   (REG_SCL_HVSP0_BASE + 0xC1)
#define REG_SCL_HVSP0_61_L   (REG_SCL_HVSP0_BASE + 0xC2)
#define REG_SCL_HVSP0_61_H   (REG_SCL_HVSP0_BASE + 0xC3)
#define REG_SCL_HVSP0_62_L   (REG_SCL_HVSP0_BASE + 0xC4)
#define REG_SCL_HVSP0_62_H   (REG_SCL_HVSP0_BASE + 0xC5)
#define REG_SCL_HVSP0_63_L   (REG_SCL_HVSP0_BASE + 0xC6)
#define REG_SCL_HVSP0_63_H   (REG_SCL_HVSP0_BASE + 0xC7)
#define REG_SCL_HVSP0_64_L   (REG_SCL_HVSP0_BASE + 0xC8)
#define REG_SCL_HVSP0_64_H   (REG_SCL_HVSP0_BASE + 0xC9)
#define REG_SCL_HVSP0_65_L   (REG_SCL_HVSP0_BASE + 0xCA)
#define REG_SCL_HVSP0_65_H   (REG_SCL_HVSP0_BASE + 0xCB)
#define REG_SCL_HVSP0_66_L   (REG_SCL_HVSP0_BASE + 0xCC)
#define REG_SCL_HVSP0_66_H   (REG_SCL_HVSP0_BASE + 0xCD)
#define REG_SCL_HVSP0_67_L   (REG_SCL_HVSP0_BASE + 0xCE)
#define REG_SCL_HVSP0_67_H   (REG_SCL_HVSP0_BASE + 0xCF)
#define REG_SCL_HVSP0_68_L   (REG_SCL_HVSP0_BASE + 0xD0)
#define REG_SCL_HVSP0_68_H   (REG_SCL_HVSP0_BASE + 0xD1)
#define REG_SCL_HVSP0_69_L   (REG_SCL_HVSP0_BASE + 0xD2)
#define REG_SCL_HVSP0_69_H   (REG_SCL_HVSP0_BASE + 0xD3)
#define REG_SCL_HVSP0_6A_L   (REG_SCL_HVSP0_BASE + 0xD4)
#define REG_SCL_HVSP0_6A_H   (REG_SCL_HVSP0_BASE + 0xD5)
#define REG_SCL_HVSP0_6B_L   (REG_SCL_HVSP0_BASE + 0xD6)
#define REG_SCL_HVSP0_6B_H   (REG_SCL_HVSP0_BASE + 0xD7)
#define REG_SCL_HVSP0_6C_L   (REG_SCL_HVSP0_BASE + 0xD8)
#define REG_SCL_HVSP0_6C_H   (REG_SCL_HVSP0_BASE + 0xD9)
#define REG_SCL_HVSP0_6D_L   (REG_SCL_HVSP0_BASE + 0xDA)
#define REG_SCL_HVSP0_6D_H   (REG_SCL_HVSP0_BASE + 0xDB)
#define REG_SCL_HVSP0_6E_L   (REG_SCL_HVSP0_BASE + 0xDC)
#define REG_SCL_HVSP0_6E_H   (REG_SCL_HVSP0_BASE + 0xDD)
#define REG_SCL_HVSP0_6F_L   (REG_SCL_HVSP0_BASE + 0xDE)
#define REG_SCL_HVSP0_6F_H   (REG_SCL_HVSP0_BASE + 0xDF)
#define REG_SCL_HVSP0_70_L   (REG_SCL_HVSP0_BASE + 0xE0)
#define REG_SCL_HVSP0_70_H   (REG_SCL_HVSP0_BASE + 0xE1)
#define REG_SCL_HVSP0_71_L   (REG_SCL_HVSP0_BASE + 0xE2)
#define REG_SCL_HVSP0_71_H   (REG_SCL_HVSP0_BASE + 0xE3)
#define REG_SCL_HVSP0_72_L   (REG_SCL_HVSP0_BASE + 0xE4)
#define REG_SCL_HVSP0_72_H   (REG_SCL_HVSP0_BASE + 0xE5)
#define REG_SCL_HVSP0_73_L   (REG_SCL_HVSP0_BASE + 0xE6)
#define REG_SCL_HVSP0_73_H   (REG_SCL_HVSP0_BASE + 0xE7)
#define REG_SCL_HVSP0_74_L   (REG_SCL_HVSP0_BASE + 0xE8)
#define REG_SCL_HVSP0_74_H   (REG_SCL_HVSP0_BASE + 0xE9)
#define REG_SCL_HVSP0_75_L   (REG_SCL_HVSP0_BASE + 0xEA)
#define REG_SCL_HVSP0_75_H   (REG_SCL_HVSP0_BASE + 0xEB)
#define REG_SCL_HVSP0_76_L   (REG_SCL_HVSP0_BASE + 0xEC)
#define REG_SCL_HVSP0_76_H   (REG_SCL_HVSP0_BASE + 0xED)
#define REG_SCL_HVSP0_77_L   (REG_SCL_HVSP0_BASE + 0xEE)
#define REG_SCL_HVSP0_77_H   (REG_SCL_HVSP0_BASE + 0xEF)
#define REG_SCL_HVSP0_78_L   (REG_SCL_HVSP0_BASE + 0xF0)
#define REG_SCL_HVSP0_78_H   (REG_SCL_HVSP0_BASE + 0xF1)
#define REG_SCL_HVSP0_79_L   (REG_SCL_HVSP0_BASE + 0xF2)
#define REG_SCL_HVSP0_79_H   (REG_SCL_HVSP0_BASE + 0xF3)
#define REG_SCL_HVSP0_7A_L   (REG_SCL_HVSP0_BASE + 0xF4)
#define REG_SCL_HVSP0_7A_H   (REG_SCL_HVSP0_BASE + 0xF5)
#define REG_SCL_HVSP0_7B_L   (REG_SCL_HVSP0_BASE + 0xF6)
#define REG_SCL_HVSP0_7B_H   (REG_SCL_HVSP0_BASE + 0xF7)
#define REG_SCL_HVSP0_7C_L   (REG_SCL_HVSP0_BASE + 0xF8)
#define REG_SCL_HVSP0_7C_H   (REG_SCL_HVSP0_BASE + 0xF9)
#define REG_SCL_HVSP0_7D_L   (REG_SCL_HVSP0_BASE + 0xFA)
#define REG_SCL_HVSP0_7D_H   (REG_SCL_HVSP0_BASE + 0xFB)
#define REG_SCL_HVSP0_7E_L   (REG_SCL_HVSP0_BASE + 0xFC)
#define REG_SCL_HVSP0_7E_H   (REG_SCL_HVSP0_BASE + 0xFD)
#define REG_SCL_HVSP0_7F_L   (REG_SCL_HVSP0_BASE + 0xFE)
#define REG_SCL_HVSP0_7F_H   (REG_SCL_HVSP0_BASE + 0xFF)

#define REG_SCL_HVSP1_00_L   (REG_SCL_HVSP1_BASE + 0x00)
#define REG_SCL_HVSP1_00_H   (REG_SCL_HVSP1_BASE + 0x01)
#define REG_SCL_HVSP1_01_L   (REG_SCL_HVSP1_BASE + 0x02)
#define REG_SCL_HVSP1_01_H   (REG_SCL_HVSP1_BASE + 0x03)
#define REG_SCL_HVSP1_02_L   (REG_SCL_HVSP1_BASE + 0x04)
#define REG_SCL_HVSP1_02_H   (REG_SCL_HVSP1_BASE + 0x05)
#define REG_SCL_HVSP1_03_L   (REG_SCL_HVSP1_BASE + 0x06)
#define REG_SCL_HVSP1_03_H   (REG_SCL_HVSP1_BASE + 0x07)
#define REG_SCL_HVSP1_04_L   (REG_SCL_HVSP1_BASE + 0x08)
#define REG_SCL_HVSP1_04_H   (REG_SCL_HVSP1_BASE + 0x09)
#define REG_SCL_HVSP1_05_L   (REG_SCL_HVSP1_BASE + 0x0A)
#define REG_SCL_HVSP1_05_H   (REG_SCL_HVSP1_BASE + 0x0B)
#define REG_SCL_HVSP1_06_L   (REG_SCL_HVSP1_BASE + 0x0C)
#define REG_SCL_HVSP1_06_H   (REG_SCL_HVSP1_BASE + 0x0D)
#define REG_SCL_HVSP1_07_L   (REG_SCL_HVSP1_BASE + 0x0E)
#define REG_SCL_HVSP1_07_H   (REG_SCL_HVSP1_BASE + 0x0F)
#define REG_SCL_HVSP1_08_L   (REG_SCL_HVSP1_BASE + 0x10)
#define REG_SCL_HVSP1_08_H   (REG_SCL_HVSP1_BASE + 0x11)
#define REG_SCL_HVSP1_09_L   (REG_SCL_HVSP1_BASE + 0x12)
#define REG_SCL_HVSP1_09_H   (REG_SCL_HVSP1_BASE + 0x13)
#define REG_SCL_HVSP1_0A_L   (REG_SCL_HVSP1_BASE + 0x14)
#define REG_SCL_HVSP1_0A_H   (REG_SCL_HVSP1_BASE + 0x15)
#define REG_SCL_HVSP1_0B_L   (REG_SCL_HVSP1_BASE + 0x16)
#define REG_SCL_HVSP1_0B_H   (REG_SCL_HVSP1_BASE + 0x17)
#define REG_SCL_HVSP1_0C_L   (REG_SCL_HVSP1_BASE + 0x18)
#define REG_SCL_HVSP1_0C_H   (REG_SCL_HVSP1_BASE + 0x19)
#define REG_SCL_HVSP1_0D_L   (REG_SCL_HVSP1_BASE + 0x1A)
#define REG_SCL_HVSP1_0D_H   (REG_SCL_HVSP1_BASE + 0x1B)
#define REG_SCL_HVSP1_0E_L   (REG_SCL_HVSP1_BASE + 0x1C)
#define REG_SCL_HVSP1_0E_H   (REG_SCL_HVSP1_BASE + 0x1D)
#define REG_SCL_HVSP1_0F_L   (REG_SCL_HVSP1_BASE + 0x1E)
#define REG_SCL_HVSP1_0F_H   (REG_SCL_HVSP1_BASE + 0x1F)
#define REG_SCL_HVSP1_10_L   (REG_SCL_HVSP1_BASE + 0x20)
#define REG_SCL_HVSP1_10_H   (REG_SCL_HVSP1_BASE + 0x21)
#define REG_SCL_HVSP1_11_L   (REG_SCL_HVSP1_BASE + 0x22)
#define REG_SCL_HVSP1_11_H   (REG_SCL_HVSP1_BASE + 0x23)
#define REG_SCL_HVSP1_12_L   (REG_SCL_HVSP1_BASE + 0x24)
#define REG_SCL_HVSP1_12_H   (REG_SCL_HVSP1_BASE + 0x25)
#define REG_SCL_HVSP1_13_L   (REG_SCL_HVSP1_BASE + 0x26)
#define REG_SCL_HVSP1_13_H   (REG_SCL_HVSP1_BASE + 0x27)
#define REG_SCL_HVSP1_14_L   (REG_SCL_HVSP1_BASE + 0x28)
#define REG_SCL_HVSP1_14_H   (REG_SCL_HVSP1_BASE + 0x29)
#define REG_SCL_HVSP1_15_L   (REG_SCL_HVSP1_BASE + 0x2A)
#define REG_SCL_HVSP1_15_H   (REG_SCL_HVSP1_BASE + 0x2B)
#define REG_SCL_HVSP1_16_L   (REG_SCL_HVSP1_BASE + 0x2C)
#define REG_SCL_HVSP1_16_H   (REG_SCL_HVSP1_BASE + 0x2D)
#define REG_SCL_HVSP1_17_L   (REG_SCL_HVSP1_BASE + 0x2E)
#define REG_SCL_HVSP1_17_H   (REG_SCL_HVSP1_BASE + 0x2F)
#define REG_SCL_HVSP1_18_L   (REG_SCL_HVSP1_BASE + 0x30)
#define REG_SCL_HVSP1_18_H   (REG_SCL_HVSP1_BASE + 0x31)
#define REG_SCL_HVSP1_19_L   (REG_SCL_HVSP1_BASE + 0x32)
#define REG_SCL_HVSP1_19_H   (REG_SCL_HVSP1_BASE + 0x33)
#define REG_SCL_HVSP1_1A_L   (REG_SCL_HVSP1_BASE + 0x34)
#define REG_SCL_HVSP1_1A_H   (REG_SCL_HVSP1_BASE + 0x35)
#define REG_SCL_HVSP1_1B_L   (REG_SCL_HVSP1_BASE + 0x36)
#define REG_SCL_HVSP1_1B_H   (REG_SCL_HVSP1_BASE + 0x37)
#define REG_SCL_HVSP1_1C_L   (REG_SCL_HVSP1_BASE + 0x38)
#define REG_SCL_HVSP1_1C_H   (REG_SCL_HVSP1_BASE + 0x39)
#define REG_SCL_HVSP1_1D_L   (REG_SCL_HVSP1_BASE + 0x3A)
#define REG_SCL_HVSP1_1D_H   (REG_SCL_HVSP1_BASE + 0x3B)
#define REG_SCL_HVSP1_1E_L   (REG_SCL_HVSP1_BASE + 0x3C)
#define REG_SCL_HVSP1_1E_H   (REG_SCL_HVSP1_BASE + 0x3D)
#define REG_SCL_HVSP1_1F_L   (REG_SCL_HVSP1_BASE + 0x3E)
#define REG_SCL_HVSP1_1F_H   (REG_SCL_HVSP1_BASE + 0x3F)
#define REG_SCL_HVSP1_20_L   (REG_SCL_HVSP1_BASE + 0x40)
#define REG_SCL_HVSP1_20_H   (REG_SCL_HVSP1_BASE + 0x41)
#define REG_SCL_HVSP1_21_L   (REG_SCL_HVSP1_BASE + 0x42)
#define REG_SCL_HVSP1_21_H   (REG_SCL_HVSP1_BASE + 0x43)
#define REG_SCL_HVSP1_22_L   (REG_SCL_HVSP1_BASE + 0x44)
#define REG_SCL_HVSP1_22_H   (REG_SCL_HVSP1_BASE + 0x45)
#define REG_SCL_HVSP1_23_L   (REG_SCL_HVSP1_BASE + 0x46)
#define REG_SCL_HVSP1_23_H   (REG_SCL_HVSP1_BASE + 0x47)
#define REG_SCL_HVSP1_24_L   (REG_SCL_HVSP1_BASE + 0x48)
#define REG_SCL_HVSP1_24_H   (REG_SCL_HVSP1_BASE + 0x49)
#define REG_SCL_HVSP1_25_L   (REG_SCL_HVSP1_BASE + 0x4A)
#define REG_SCL_HVSP1_25_H   (REG_SCL_HVSP1_BASE + 0x4B)
#define REG_SCL_HVSP1_26_L   (REG_SCL_HVSP1_BASE + 0x4C)
#define REG_SCL_HVSP1_26_H   (REG_SCL_HVSP1_BASE + 0x4D)
#define REG_SCL_HVSP1_27_L   (REG_SCL_HVSP1_BASE + 0x4E)
#define REG_SCL_HVSP1_27_H   (REG_SCL_HVSP1_BASE + 0x4F)
#define REG_SCL_HVSP1_28_L   (REG_SCL_HVSP1_BASE + 0x50)
#define REG_SCL_HVSP1_28_H   (REG_SCL_HVSP1_BASE + 0x51)
#define REG_SCL_HVSP1_29_L   (REG_SCL_HVSP1_BASE + 0x52)
#define REG_SCL_HVSP1_29_H   (REG_SCL_HVSP1_BASE + 0x53)
#define REG_SCL_HVSP1_2A_L   (REG_SCL_HVSP1_BASE + 0x54)
#define REG_SCL_HVSP1_2A_H   (REG_SCL_HVSP1_BASE + 0x55)
#define REG_SCL_HVSP1_2B_L   (REG_SCL_HVSP1_BASE + 0x56)
#define REG_SCL_HVSP1_2B_H   (REG_SCL_HVSP1_BASE + 0x57)
#define REG_SCL_HVSP1_2C_L   (REG_SCL_HVSP1_BASE + 0x58)
#define REG_SCL_HVSP1_2C_H   (REG_SCL_HVSP1_BASE + 0x59)
#define REG_SCL_HVSP1_2D_L   (REG_SCL_HVSP1_BASE + 0x5A)
#define REG_SCL_HVSP1_2D_H   (REG_SCL_HVSP1_BASE + 0x5B)
#define REG_SCL_HVSP1_2E_L   (REG_SCL_HVSP1_BASE + 0x5C)
#define REG_SCL_HVSP1_2E_H   (REG_SCL_HVSP1_BASE + 0x5D)
#define REG_SCL_HVSP1_2F_L   (REG_SCL_HVSP1_BASE + 0x5E)
#define REG_SCL_HVSP1_2F_H   (REG_SCL_HVSP1_BASE + 0x5F)
#define REG_SCL_HVSP1_30_L   (REG_SCL_HVSP1_BASE + 0x60)
#define REG_SCL_HVSP1_30_H   (REG_SCL_HVSP1_BASE + 0x61)
#define REG_SCL_HVSP1_31_L   (REG_SCL_HVSP1_BASE + 0x62)
#define REG_SCL_HVSP1_31_H   (REG_SCL_HVSP1_BASE + 0x63)
#define REG_SCL_HVSP1_32_L   (REG_SCL_HVSP1_BASE + 0x64)
#define REG_SCL_HVSP1_32_H   (REG_SCL_HVSP1_BASE + 0x65)
#define REG_SCL_HVSP1_33_L   (REG_SCL_HVSP1_BASE + 0x66)
#define REG_SCL_HVSP1_33_H   (REG_SCL_HVSP1_BASE + 0x67)
#define REG_SCL_HVSP1_34_L   (REG_SCL_HVSP1_BASE + 0x68)
#define REG_SCL_HVSP1_34_H   (REG_SCL_HVSP1_BASE + 0x69)
#define REG_SCL_HVSP1_35_L   (REG_SCL_HVSP1_BASE + 0x6A)
#define REG_SCL_HVSP1_35_H   (REG_SCL_HVSP1_BASE + 0x6B)
#define REG_SCL_HVSP1_36_L   (REG_SCL_HVSP1_BASE + 0x6C)
#define REG_SCL_HVSP1_36_H   (REG_SCL_HVSP1_BASE + 0x6D)
#define REG_SCL_HVSP1_37_L   (REG_SCL_HVSP1_BASE + 0x6E)
#define REG_SCL_HVSP1_37_H   (REG_SCL_HVSP1_BASE + 0x6F)
#define REG_SCL_HVSP1_38_L   (REG_SCL_HVSP1_BASE + 0x70)
#define REG_SCL_HVSP1_38_H   (REG_SCL_HVSP1_BASE + 0x71)
#define REG_SCL_HVSP1_39_L   (REG_SCL_HVSP1_BASE + 0x72)
#define REG_SCL_HVSP1_39_H   (REG_SCL_HVSP1_BASE + 0x73)
#define REG_SCL_HVSP1_3A_L   (REG_SCL_HVSP1_BASE + 0x74)
#define REG_SCL_HVSP1_3A_H   (REG_SCL_HVSP1_BASE + 0x75)
#define REG_SCL_HVSP1_3B_L   (REG_SCL_HVSP1_BASE + 0x76)
#define REG_SCL_HVSP1_3B_H   (REG_SCL_HVSP1_BASE + 0x77)
#define REG_SCL_HVSP1_3C_L   (REG_SCL_HVSP1_BASE + 0x78)
#define REG_SCL_HVSP1_3C_H   (REG_SCL_HVSP1_BASE + 0x79)
#define REG_SCL_HVSP1_3D_L   (REG_SCL_HVSP1_BASE + 0x7A)
#define REG_SCL_HVSP1_3D_H   (REG_SCL_HVSP1_BASE + 0x7B)
#define REG_SCL_HVSP1_3E_L   (REG_SCL_HVSP1_BASE + 0x7C)
#define REG_SCL_HVSP1_3E_H   (REG_SCL_HVSP1_BASE + 0x7D)
#define REG_SCL_HVSP1_3F_L   (REG_SCL_HVSP1_BASE + 0x7E)
#define REG_SCL_HVSP1_3F_H   (REG_SCL_HVSP1_BASE + 0x7F)
#define REG_SCL_HVSP1_40_L   (REG_SCL_HVSP1_BASE + 0x80)
#define REG_SCL_HVSP1_40_H   (REG_SCL_HVSP1_BASE + 0x81)
#define REG_SCL_HVSP1_41_L   (REG_SCL_HVSP1_BASE + 0x82)
#define REG_SCL_HVSP1_41_H   (REG_SCL_HVSP1_BASE + 0x83)
#define REG_SCL_HVSP1_42_L   (REG_SCL_HVSP1_BASE + 0x84)
#define REG_SCL_HVSP1_42_H   (REG_SCL_HVSP1_BASE + 0x85)
#define REG_SCL_HVSP1_43_L   (REG_SCL_HVSP1_BASE + 0x86)
#define REG_SCL_HVSP1_43_H   (REG_SCL_HVSP1_BASE + 0x87)
#define REG_SCL_HVSP1_44_L   (REG_SCL_HVSP1_BASE + 0x88)
#define REG_SCL_HVSP1_44_H   (REG_SCL_HVSP1_BASE + 0x89)
#define REG_SCL_HVSP1_45_L   (REG_SCL_HVSP1_BASE + 0x8A)
#define REG_SCL_HVSP1_45_H   (REG_SCL_HVSP1_BASE + 0x8B)
#define REG_SCL_HVSP1_46_L   (REG_SCL_HVSP1_BASE + 0x8C)
#define REG_SCL_HVSP1_46_H   (REG_SCL_HVSP1_BASE + 0x8D)
#define REG_SCL_HVSP1_47_L   (REG_SCL_HVSP1_BASE + 0x8E)
#define REG_SCL_HVSP1_47_H   (REG_SCL_HVSP1_BASE + 0x8F)
#define REG_SCL_HVSP1_48_L   (REG_SCL_HVSP1_BASE + 0x90)
#define REG_SCL_HVSP1_48_H   (REG_SCL_HVSP1_BASE + 0x91)
#define REG_SCL_HVSP1_49_L   (REG_SCL_HVSP1_BASE + 0x92)
#define REG_SCL_HVSP1_49_H   (REG_SCL_HVSP1_BASE + 0x93)
#define REG_SCL_HVSP1_4A_L   (REG_SCL_HVSP1_BASE + 0x94)
#define REG_SCL_HVSP1_4A_H   (REG_SCL_HVSP1_BASE + 0x95)
#define REG_SCL_HVSP1_4B_L   (REG_SCL_HVSP1_BASE + 0x96)
#define REG_SCL_HVSP1_4B_H   (REG_SCL_HVSP1_BASE + 0x97)
#define REG_SCL_HVSP1_4C_L   (REG_SCL_HVSP1_BASE + 0x98)
#define REG_SCL_HVSP1_4C_H   (REG_SCL_HVSP1_BASE + 0x99)
#define REG_SCL_HVSP1_4D_L   (REG_SCL_HVSP1_BASE + 0x9A)
#define REG_SCL_HVSP1_4D_H   (REG_SCL_HVSP1_BASE + 0x9B)
#define REG_SCL_HVSP1_4E_L   (REG_SCL_HVSP1_BASE + 0x9C)
#define REG_SCL_HVSP1_4E_H   (REG_SCL_HVSP1_BASE + 0x9D)
#define REG_SCL_HVSP1_4F_L   (REG_SCL_HVSP1_BASE + 0x9E)
#define REG_SCL_HVSP1_4F_H   (REG_SCL_HVSP1_BASE + 0x9F)
#define REG_SCL_HVSP1_50_L   (REG_SCL_HVSP1_BASE + 0xA0)
#define REG_SCL_HVSP1_50_H   (REG_SCL_HVSP1_BASE + 0xA1)
#define REG_SCL_HVSP1_51_L   (REG_SCL_HVSP1_BASE + 0xA2)
#define REG_SCL_HVSP1_51_H   (REG_SCL_HVSP1_BASE + 0xA3)
#define REG_SCL_HVSP1_52_L   (REG_SCL_HVSP1_BASE + 0xA4)
#define REG_SCL_HVSP1_52_H   (REG_SCL_HVSP1_BASE + 0xA5)
#define REG_SCL_HVSP1_53_L   (REG_SCL_HVSP1_BASE + 0xA6)
#define REG_SCL_HVSP1_53_H   (REG_SCL_HVSP1_BASE + 0xA7)
#define REG_SCL_HVSP1_54_L   (REG_SCL_HVSP1_BASE + 0xA8)
#define REG_SCL_HVSP1_54_H   (REG_SCL_HVSP1_BASE + 0xA9)
#define REG_SCL_HVSP1_55_L   (REG_SCL_HVSP1_BASE + 0xAA)
#define REG_SCL_HVSP1_55_H   (REG_SCL_HVSP1_BASE + 0xAB)
#define REG_SCL_HVSP1_56_L   (REG_SCL_HVSP1_BASE + 0xAC)
#define REG_SCL_HVSP1_56_H   (REG_SCL_HVSP1_BASE + 0xAD)
#define REG_SCL_HVSP1_57_L   (REG_SCL_HVSP1_BASE + 0xAE)
#define REG_SCL_HVSP1_57_H   (REG_SCL_HVSP1_BASE + 0xAF)
#define REG_SCL_HVSP1_58_L   (REG_SCL_HVSP1_BASE + 0xB0)
#define REG_SCL_HVSP1_58_H   (REG_SCL_HVSP1_BASE + 0xB1)
#define REG_SCL_HVSP1_59_L   (REG_SCL_HVSP1_BASE + 0xB2)
#define REG_SCL_HVSP1_59_H   (REG_SCL_HVSP1_BASE + 0xB3)
#define REG_SCL_HVSP1_5A_L   (REG_SCL_HVSP1_BASE + 0xB4)
#define REG_SCL_HVSP1_5A_H   (REG_SCL_HVSP1_BASE + 0xB5)
#define REG_SCL_HVSP1_5B_L   (REG_SCL_HVSP1_BASE + 0xB6)
#define REG_SCL_HVSP1_5B_H   (REG_SCL_HVSP1_BASE + 0xB7)
#define REG_SCL_HVSP1_5C_L   (REG_SCL_HVSP1_BASE + 0xB8)
#define REG_SCL_HVSP1_5C_H   (REG_SCL_HVSP1_BASE + 0xB9)
#define REG_SCL_HVSP1_5D_L   (REG_SCL_HVSP1_BASE + 0xBA)
#define REG_SCL_HVSP1_5D_H   (REG_SCL_HVSP1_BASE + 0xBB)
#define REG_SCL_HVSP1_5E_L   (REG_SCL_HVSP1_BASE + 0xBC)
#define REG_SCL_HVSP1_5E_H   (REG_SCL_HVSP1_BASE + 0xBD)
#define REG_SCL_HVSP1_5F_L   (REG_SCL_HVSP1_BASE + 0xBE)
#define REG_SCL_HVSP1_5F_H   (REG_SCL_HVSP1_BASE + 0xBF)
#define REG_SCL_HVSP1_60_L   (REG_SCL_HVSP1_BASE + 0xC0)
#define REG_SCL_HVSP1_60_H   (REG_SCL_HVSP1_BASE + 0xC1)
#define REG_SCL_HVSP1_61_L   (REG_SCL_HVSP1_BASE + 0xC2)
#define REG_SCL_HVSP1_61_H   (REG_SCL_HVSP1_BASE + 0xC3)
#define REG_SCL_HVSP1_62_L   (REG_SCL_HVSP1_BASE + 0xC4)
#define REG_SCL_HVSP1_62_H   (REG_SCL_HVSP1_BASE + 0xC5)
#define REG_SCL_HVSP1_63_L   (REG_SCL_HVSP1_BASE + 0xC6)
#define REG_SCL_HVSP1_63_H   (REG_SCL_HVSP1_BASE + 0xC7)
#define REG_SCL_HVSP1_64_L   (REG_SCL_HVSP1_BASE + 0xC8)
#define REG_SCL_HVSP1_64_H   (REG_SCL_HVSP1_BASE + 0xC9)
#define REG_SCL_HVSP1_65_L   (REG_SCL_HVSP1_BASE + 0xCA)
#define REG_SCL_HVSP1_65_H   (REG_SCL_HVSP1_BASE + 0xCB)
#define REG_SCL_HVSP1_66_L   (REG_SCL_HVSP1_BASE + 0xCC)
#define REG_SCL_HVSP1_66_H   (REG_SCL_HVSP1_BASE + 0xCD)
#define REG_SCL_HVSP1_67_L   (REG_SCL_HVSP1_BASE + 0xCE)
#define REG_SCL_HVSP1_67_H   (REG_SCL_HVSP1_BASE + 0xCF)
#define REG_SCL_HVSP1_68_L   (REG_SCL_HVSP1_BASE + 0xD0)
#define REG_SCL_HVSP1_68_H   (REG_SCL_HVSP1_BASE + 0xD1)
#define REG_SCL_HVSP1_69_L   (REG_SCL_HVSP1_BASE + 0xD2)
#define REG_SCL_HVSP1_69_H   (REG_SCL_HVSP1_BASE + 0xD3)
#define REG_SCL_HVSP1_6A_L   (REG_SCL_HVSP1_BASE + 0xD4)
#define REG_SCL_HVSP1_6A_H   (REG_SCL_HVSP1_BASE + 0xD5)
#define REG_SCL_HVSP1_6B_L   (REG_SCL_HVSP1_BASE + 0xD6)
#define REG_SCL_HVSP1_6B_H   (REG_SCL_HVSP1_BASE + 0xD7)
#define REG_SCL_HVSP1_6C_L   (REG_SCL_HVSP1_BASE + 0xD8)
#define REG_SCL_HVSP1_6C_H   (REG_SCL_HVSP1_BASE + 0xD9)
#define REG_SCL_HVSP1_6D_L   (REG_SCL_HVSP1_BASE + 0xDA)
#define REG_SCL_HVSP1_6D_H   (REG_SCL_HVSP1_BASE + 0xDB)
#define REG_SCL_HVSP1_6E_L   (REG_SCL_HVSP1_BASE + 0xDC)
#define REG_SCL_HVSP1_6E_H   (REG_SCL_HVSP1_BASE + 0xDD)
#define REG_SCL_HVSP1_6F_L   (REG_SCL_HVSP1_BASE + 0xDE)
#define REG_SCL_HVSP1_6F_H   (REG_SCL_HVSP1_BASE + 0xDF)
#define REG_SCL_HVSP1_70_L   (REG_SCL_HVSP1_BASE + 0xE0)
#define REG_SCL_HVSP1_70_H   (REG_SCL_HVSP1_BASE + 0xE1)
#define REG_SCL_HVSP1_71_L   (REG_SCL_HVSP1_BASE + 0xE2)
#define REG_SCL_HVSP1_71_H   (REG_SCL_HVSP1_BASE + 0xE3)
#define REG_SCL_HVSP1_72_L   (REG_SCL_HVSP1_BASE + 0xE4)
#define REG_SCL_HVSP1_72_H   (REG_SCL_HVSP1_BASE + 0xE5)
#define REG_SCL_HVSP1_73_L   (REG_SCL_HVSP1_BASE + 0xE6)
#define REG_SCL_HVSP1_73_H   (REG_SCL_HVSP1_BASE + 0xE7)
#define REG_SCL_HVSP1_74_L   (REG_SCL_HVSP1_BASE + 0xE8)
#define REG_SCL_HVSP1_74_H   (REG_SCL_HVSP1_BASE + 0xE9)
#define REG_SCL_HVSP1_75_L   (REG_SCL_HVSP1_BASE + 0xEA)
#define REG_SCL_HVSP1_75_H   (REG_SCL_HVSP1_BASE + 0xEB)
#define REG_SCL_HVSP1_76_L   (REG_SCL_HVSP1_BASE + 0xEC)
#define REG_SCL_HVSP1_76_H   (REG_SCL_HVSP1_BASE + 0xED)
#define REG_SCL_HVSP1_77_L   (REG_SCL_HVSP1_BASE + 0xEE)
#define REG_SCL_HVSP1_77_H   (REG_SCL_HVSP1_BASE + 0xEF)
#define REG_SCL_HVSP1_78_L   (REG_SCL_HVSP1_BASE + 0xF0)
#define REG_SCL_HVSP1_78_H   (REG_SCL_HVSP1_BASE + 0xF1)
#define REG_SCL_HVSP1_79_L   (REG_SCL_HVSP1_BASE + 0xF2)
#define REG_SCL_HVSP1_79_H   (REG_SCL_HVSP1_BASE + 0xF3)
#define REG_SCL_HVSP1_7A_L   (REG_SCL_HVSP1_BASE + 0xF4)
#define REG_SCL_HVSP1_7A_H   (REG_SCL_HVSP1_BASE + 0xF5)
#define REG_SCL_HVSP1_7B_L   (REG_SCL_HVSP1_BASE + 0xF6)
#define REG_SCL_HVSP1_7B_H   (REG_SCL_HVSP1_BASE + 0xF7)
#define REG_SCL_HVSP1_7C_L   (REG_SCL_HVSP1_BASE + 0xF8)
#define REG_SCL_HVSP1_7C_H   (REG_SCL_HVSP1_BASE + 0xF9)
#define REG_SCL_HVSP1_7D_L   (REG_SCL_HVSP1_BASE + 0xFA)
#define REG_SCL_HVSP1_7D_H   (REG_SCL_HVSP1_BASE + 0xFB)
#define REG_SCL_HVSP1_7E_L   (REG_SCL_HVSP1_BASE + 0xFC)
#define REG_SCL_HVSP1_7E_H   (REG_SCL_HVSP1_BASE + 0xFD)
#define REG_SCL_HVSP1_7F_L   (REG_SCL_HVSP1_BASE + 0xFE)
#define REG_SCL_HVSP1_7F_H   (REG_SCL_HVSP1_BASE + 0xFF)

#define REG_SCL_HVSP2_00_L   (REG_SCL_HVSP2_BASE + 0x00)
#define REG_SCL_HVSP2_00_H   (REG_SCL_HVSP2_BASE + 0x01)
#define REG_SCL_HVSP2_01_L   (REG_SCL_HVSP2_BASE + 0x02)
#define REG_SCL_HVSP2_01_H   (REG_SCL_HVSP2_BASE + 0x03)
#define REG_SCL_HVSP2_02_L   (REG_SCL_HVSP2_BASE + 0x04)
#define REG_SCL_HVSP2_02_H   (REG_SCL_HVSP2_BASE + 0x05)
#define REG_SCL_HVSP2_03_L   (REG_SCL_HVSP2_BASE + 0x06)
#define REG_SCL_HVSP2_03_H   (REG_SCL_HVSP2_BASE + 0x07)
#define REG_SCL_HVSP2_04_L   (REG_SCL_HVSP2_BASE + 0x08)
#define REG_SCL_HVSP2_04_H   (REG_SCL_HVSP2_BASE + 0x09)
#define REG_SCL_HVSP2_05_L   (REG_SCL_HVSP2_BASE + 0x0A)
#define REG_SCL_HVSP2_05_H   (REG_SCL_HVSP2_BASE + 0x0B)
#define REG_SCL_HVSP2_06_L   (REG_SCL_HVSP2_BASE + 0x0C)
#define REG_SCL_HVSP2_06_H   (REG_SCL_HVSP2_BASE + 0x0D)
#define REG_SCL_HVSP2_07_L   (REG_SCL_HVSP2_BASE + 0x0E)
#define REG_SCL_HVSP2_07_H   (REG_SCL_HVSP2_BASE + 0x0F)
#define REG_SCL_HVSP2_08_L   (REG_SCL_HVSP2_BASE + 0x10)
#define REG_SCL_HVSP2_08_H   (REG_SCL_HVSP2_BASE + 0x11)
#define REG_SCL_HVSP2_09_L   (REG_SCL_HVSP2_BASE + 0x12)
#define REG_SCL_HVSP2_09_H   (REG_SCL_HVSP2_BASE + 0x13)
#define REG_SCL_HVSP2_0A_L   (REG_SCL_HVSP2_BASE + 0x14)
#define REG_SCL_HVSP2_0A_H   (REG_SCL_HVSP2_BASE + 0x15)
#define REG_SCL_HVSP2_0B_L   (REG_SCL_HVSP2_BASE + 0x16)
#define REG_SCL_HVSP2_0B_H   (REG_SCL_HVSP2_BASE + 0x17)
#define REG_SCL_HVSP2_0C_L   (REG_SCL_HVSP2_BASE + 0x18)
#define REG_SCL_HVSP2_0C_H   (REG_SCL_HVSP2_BASE + 0x19)
#define REG_SCL_HVSP2_0D_L   (REG_SCL_HVSP2_BASE + 0x1A)
#define REG_SCL_HVSP2_0D_H   (REG_SCL_HVSP2_BASE + 0x1B)
#define REG_SCL_HVSP2_0E_L   (REG_SCL_HVSP2_BASE + 0x1C)
#define REG_SCL_HVSP2_0E_H   (REG_SCL_HVSP2_BASE + 0x1D)
#define REG_SCL_HVSP2_0F_L   (REG_SCL_HVSP2_BASE + 0x1E)
#define REG_SCL_HVSP2_0F_H   (REG_SCL_HVSP2_BASE + 0x1F)
#define REG_SCL_HVSP2_10_L   (REG_SCL_HVSP2_BASE + 0x20)
#define REG_SCL_HVSP2_10_H   (REG_SCL_HVSP2_BASE + 0x21)
#define REG_SCL_HVSP2_11_L   (REG_SCL_HVSP2_BASE + 0x22)
#define REG_SCL_HVSP2_11_H   (REG_SCL_HVSP2_BASE + 0x23)
#define REG_SCL_HVSP2_12_L   (REG_SCL_HVSP2_BASE + 0x24)
#define REG_SCL_HVSP2_12_H   (REG_SCL_HVSP2_BASE + 0x25)
#define REG_SCL_HVSP2_13_L   (REG_SCL_HVSP2_BASE + 0x26)
#define REG_SCL_HVSP2_13_H   (REG_SCL_HVSP2_BASE + 0x27)
#define REG_SCL_HVSP2_14_L   (REG_SCL_HVSP2_BASE + 0x28)
#define REG_SCL_HVSP2_14_H   (REG_SCL_HVSP2_BASE + 0x29)
#define REG_SCL_HVSP2_15_L   (REG_SCL_HVSP2_BASE + 0x2A)
#define REG_SCL_HVSP2_15_H   (REG_SCL_HVSP2_BASE + 0x2B)
#define REG_SCL_HVSP2_16_L   (REG_SCL_HVSP2_BASE + 0x2C)
#define REG_SCL_HVSP2_16_H   (REG_SCL_HVSP2_BASE + 0x2D)
#define REG_SCL_HVSP2_17_L   (REG_SCL_HVSP2_BASE + 0x2E)
#define REG_SCL_HVSP2_17_H   (REG_SCL_HVSP2_BASE + 0x2F)
#define REG_SCL_HVSP2_18_L   (REG_SCL_HVSP2_BASE + 0x30)
#define REG_SCL_HVSP2_18_H   (REG_SCL_HVSP2_BASE + 0x31)
#define REG_SCL_HVSP2_19_L   (REG_SCL_HVSP2_BASE + 0x32)
#define REG_SCL_HVSP2_19_H   (REG_SCL_HVSP2_BASE + 0x33)
#define REG_SCL_HVSP2_1A_L   (REG_SCL_HVSP2_BASE + 0x34)
#define REG_SCL_HVSP2_1A_H   (REG_SCL_HVSP2_BASE + 0x35)
#define REG_SCL_HVSP2_1B_L   (REG_SCL_HVSP2_BASE + 0x36)
#define REG_SCL_HVSP2_1B_H   (REG_SCL_HVSP2_BASE + 0x37)
#define REG_SCL_HVSP2_1C_L   (REG_SCL_HVSP2_BASE + 0x38)
#define REG_SCL_HVSP2_1C_H   (REG_SCL_HVSP2_BASE + 0x39)
#define REG_SCL_HVSP2_1D_L   (REG_SCL_HVSP2_BASE + 0x3A)
#define REG_SCL_HVSP2_1D_H   (REG_SCL_HVSP2_BASE + 0x3B)
#define REG_SCL_HVSP2_1E_L   (REG_SCL_HVSP2_BASE + 0x3C)
#define REG_SCL_HVSP2_1E_H   (REG_SCL_HVSP2_BASE + 0x3D)
#define REG_SCL_HVSP2_1F_L   (REG_SCL_HVSP2_BASE + 0x3E)
#define REG_SCL_HVSP2_1F_H   (REG_SCL_HVSP2_BASE + 0x3F)
#define REG_SCL_HVSP2_20_L   (REG_SCL_HVSP2_BASE + 0x40)
#define REG_SCL_HVSP2_20_H   (REG_SCL_HVSP2_BASE + 0x41)
#define REG_SCL_HVSP2_21_L   (REG_SCL_HVSP2_BASE + 0x42)
#define REG_SCL_HVSP2_21_H   (REG_SCL_HVSP2_BASE + 0x43)
#define REG_SCL_HVSP2_22_L   (REG_SCL_HVSP2_BASE + 0x44)
#define REG_SCL_HVSP2_22_H   (REG_SCL_HVSP2_BASE + 0x45)
#define REG_SCL_HVSP2_23_L   (REG_SCL_HVSP2_BASE + 0x46)
#define REG_SCL_HVSP2_23_H   (REG_SCL_HVSP2_BASE + 0x47)
#define REG_SCL_HVSP2_24_L   (REG_SCL_HVSP2_BASE + 0x48)
#define REG_SCL_HVSP2_24_H   (REG_SCL_HVSP2_BASE + 0x49)
#define REG_SCL_HVSP2_25_L   (REG_SCL_HVSP2_BASE + 0x4A)
#define REG_SCL_HVSP2_25_H   (REG_SCL_HVSP2_BASE + 0x4B)
#define REG_SCL_HVSP2_26_L   (REG_SCL_HVSP2_BASE + 0x4C)
#define REG_SCL_HVSP2_26_H   (REG_SCL_HVSP2_BASE + 0x4D)
#define REG_SCL_HVSP2_27_L   (REG_SCL_HVSP2_BASE + 0x4E)
#define REG_SCL_HVSP2_27_H   (REG_SCL_HVSP2_BASE + 0x4F)
#define REG_SCL_HVSP2_28_L   (REG_SCL_HVSP2_BASE + 0x50)
#define REG_SCL_HVSP2_28_H   (REG_SCL_HVSP2_BASE + 0x51)
#define REG_SCL_HVSP2_29_L   (REG_SCL_HVSP2_BASE + 0x52)
#define REG_SCL_HVSP2_29_H   (REG_SCL_HVSP2_BASE + 0x53)
#define REG_SCL_HVSP2_2A_L   (REG_SCL_HVSP2_BASE + 0x54)
#define REG_SCL_HVSP2_2A_H   (REG_SCL_HVSP2_BASE + 0x55)
#define REG_SCL_HVSP2_2B_L   (REG_SCL_HVSP2_BASE + 0x56)
#define REG_SCL_HVSP2_2B_H   (REG_SCL_HVSP2_BASE + 0x57)
#define REG_SCL_HVSP2_2C_L   (REG_SCL_HVSP2_BASE + 0x58)
#define REG_SCL_HVSP2_2C_H   (REG_SCL_HVSP2_BASE + 0x59)
#define REG_SCL_HVSP2_2D_L   (REG_SCL_HVSP2_BASE + 0x5A)
#define REG_SCL_HVSP2_2D_H   (REG_SCL_HVSP2_BASE + 0x5B)
#define REG_SCL_HVSP2_2E_L   (REG_SCL_HVSP2_BASE + 0x5C)
#define REG_SCL_HVSP2_2E_H   (REG_SCL_HVSP2_BASE + 0x5D)
#define REG_SCL_HVSP2_2F_L   (REG_SCL_HVSP2_BASE + 0x5E)
#define REG_SCL_HVSP2_2F_H   (REG_SCL_HVSP2_BASE + 0x5F)
#define REG_SCL_HVSP2_30_L   (REG_SCL_HVSP2_BASE + 0x60)
#define REG_SCL_HVSP2_30_H   (REG_SCL_HVSP2_BASE + 0x61)
#define REG_SCL_HVSP2_31_L   (REG_SCL_HVSP2_BASE + 0x62)
#define REG_SCL_HVSP2_31_H   (REG_SCL_HVSP2_BASE + 0x63)
#define REG_SCL_HVSP2_32_L   (REG_SCL_HVSP2_BASE + 0x64)
#define REG_SCL_HVSP2_32_H   (REG_SCL_HVSP2_BASE + 0x65)
#define REG_SCL_HVSP2_33_L   (REG_SCL_HVSP2_BASE + 0x66)
#define REG_SCL_HVSP2_33_H   (REG_SCL_HVSP2_BASE + 0x67)
#define REG_SCL_HVSP2_34_L   (REG_SCL_HVSP2_BASE + 0x68)
#define REG_SCL_HVSP2_34_H   (REG_SCL_HVSP2_BASE + 0x69)
#define REG_SCL_HVSP2_35_L   (REG_SCL_HVSP2_BASE + 0x6A)
#define REG_SCL_HVSP2_35_H   (REG_SCL_HVSP2_BASE + 0x6B)
#define REG_SCL_HVSP2_36_L   (REG_SCL_HVSP2_BASE + 0x6C)
#define REG_SCL_HVSP2_36_H   (REG_SCL_HVSP2_BASE + 0x6D)
#define REG_SCL_HVSP2_37_L   (REG_SCL_HVSP2_BASE + 0x6E)
#define REG_SCL_HVSP2_37_H   (REG_SCL_HVSP2_BASE + 0x6F)
#define REG_SCL_HVSP2_38_L   (REG_SCL_HVSP2_BASE + 0x70)
#define REG_SCL_HVSP2_38_H   (REG_SCL_HVSP2_BASE + 0x71)
#define REG_SCL_HVSP2_39_L   (REG_SCL_HVSP2_BASE + 0x72)
#define REG_SCL_HVSP2_39_H   (REG_SCL_HVSP2_BASE + 0x73)
#define REG_SCL_HVSP2_3A_L   (REG_SCL_HVSP2_BASE + 0x74)
#define REG_SCL_HVSP2_3A_H   (REG_SCL_HVSP2_BASE + 0x75)
#define REG_SCL_HVSP2_3B_L   (REG_SCL_HVSP2_BASE + 0x76)
#define REG_SCL_HVSP2_3B_H   (REG_SCL_HVSP2_BASE + 0x77)
#define REG_SCL_HVSP2_3C_L   (REG_SCL_HVSP2_BASE + 0x78)
#define REG_SCL_HVSP2_3C_H   (REG_SCL_HVSP2_BASE + 0x79)
#define REG_SCL_HVSP2_3D_L   (REG_SCL_HVSP2_BASE + 0x7A)
#define REG_SCL_HVSP2_3D_H   (REG_SCL_HVSP2_BASE + 0x7B)
#define REG_SCL_HVSP2_3E_L   (REG_SCL_HVSP2_BASE + 0x7C)
#define REG_SCL_HVSP2_3E_H   (REG_SCL_HVSP2_BASE + 0x7D)
#define REG_SCL_HVSP2_3F_L   (REG_SCL_HVSP2_BASE + 0x7E)
#define REG_SCL_HVSP2_3F_H   (REG_SCL_HVSP2_BASE + 0x7F)
#define REG_SCL_HVSP2_40_L   (REG_SCL_HVSP2_BASE + 0x80)
#define REG_SCL_HVSP2_40_H   (REG_SCL_HVSP2_BASE + 0x81)
#define REG_SCL_HVSP2_41_L   (REG_SCL_HVSP2_BASE + 0x82)
#define REG_SCL_HVSP2_41_H   (REG_SCL_HVSP2_BASE + 0x83)
#define REG_SCL_HVSP2_42_L   (REG_SCL_HVSP2_BASE + 0x84)
#define REG_SCL_HVSP2_42_H   (REG_SCL_HVSP2_BASE + 0x85)
#define REG_SCL_HVSP2_43_L   (REG_SCL_HVSP2_BASE + 0x86)
#define REG_SCL_HVSP2_43_H   (REG_SCL_HVSP2_BASE + 0x87)
#define REG_SCL_HVSP2_44_L   (REG_SCL_HVSP2_BASE + 0x88)
#define REG_SCL_HVSP2_44_H   (REG_SCL_HVSP2_BASE + 0x89)
#define REG_SCL_HVSP2_45_L   (REG_SCL_HVSP2_BASE + 0x8A)
#define REG_SCL_HVSP2_45_H   (REG_SCL_HVSP2_BASE + 0x8B)
#define REG_SCL_HVSP2_46_L   (REG_SCL_HVSP2_BASE + 0x8C)
#define REG_SCL_HVSP2_46_H   (REG_SCL_HVSP2_BASE + 0x8D)
#define REG_SCL_HVSP2_47_L   (REG_SCL_HVSP2_BASE + 0x8E)
#define REG_SCL_HVSP2_47_H   (REG_SCL_HVSP2_BASE + 0x8F)
#define REG_SCL_HVSP2_48_L   (REG_SCL_HVSP2_BASE + 0x90)
#define REG_SCL_HVSP2_48_H   (REG_SCL_HVSP2_BASE + 0x91)
#define REG_SCL_HVSP2_49_L   (REG_SCL_HVSP2_BASE + 0x92)
#define REG_SCL_HVSP2_49_H   (REG_SCL_HVSP2_BASE + 0x93)
#define REG_SCL_HVSP2_4A_L   (REG_SCL_HVSP2_BASE + 0x94)
#define REG_SCL_HVSP2_4A_H   (REG_SCL_HVSP2_BASE + 0x95)
#define REG_SCL_HVSP2_4B_L   (REG_SCL_HVSP2_BASE + 0x96)
#define REG_SCL_HVSP2_4B_H   (REG_SCL_HVSP2_BASE + 0x97)
#define REG_SCL_HVSP2_4C_L   (REG_SCL_HVSP2_BASE + 0x98)
#define REG_SCL_HVSP2_4C_H   (REG_SCL_HVSP2_BASE + 0x99)
#define REG_SCL_HVSP2_4D_L   (REG_SCL_HVSP2_BASE + 0x9A)
#define REG_SCL_HVSP2_4D_H   (REG_SCL_HVSP2_BASE + 0x9B)
#define REG_SCL_HVSP2_4E_L   (REG_SCL_HVSP2_BASE + 0x9C)
#define REG_SCL_HVSP2_4E_H   (REG_SCL_HVSP2_BASE + 0x9D)
#define REG_SCL_HVSP2_4F_L   (REG_SCL_HVSP2_BASE + 0x9E)
#define REG_SCL_HVSP2_4F_H   (REG_SCL_HVSP2_BASE + 0x9F)
#define REG_SCL_HVSP2_50_L   (REG_SCL_HVSP2_BASE + 0xA0)
#define REG_SCL_HVSP2_50_H   (REG_SCL_HVSP2_BASE + 0xA1)
#define REG_SCL_HVSP2_51_L   (REG_SCL_HVSP2_BASE + 0xA2)
#define REG_SCL_HVSP2_51_H   (REG_SCL_HVSP2_BASE + 0xA3)
#define REG_SCL_HVSP2_52_L   (REG_SCL_HVSP2_BASE + 0xA4)
#define REG_SCL_HVSP2_52_H   (REG_SCL_HVSP2_BASE + 0xA5)
#define REG_SCL_HVSP2_53_L   (REG_SCL_HVSP2_BASE + 0xA6)
#define REG_SCL_HVSP2_53_H   (REG_SCL_HVSP2_BASE + 0xA7)
#define REG_SCL_HVSP2_54_L   (REG_SCL_HVSP2_BASE + 0xA8)
#define REG_SCL_HVSP2_54_H   (REG_SCL_HVSP2_BASE + 0xA9)
#define REG_SCL_HVSP2_55_L   (REG_SCL_HVSP2_BASE + 0xAA)
#define REG_SCL_HVSP2_55_H   (REG_SCL_HVSP2_BASE + 0xAB)
#define REG_SCL_HVSP2_56_L   (REG_SCL_HVSP2_BASE + 0xAC)
#define REG_SCL_HVSP2_56_H   (REG_SCL_HVSP2_BASE + 0xAD)
#define REG_SCL_HVSP2_57_L   (REG_SCL_HVSP2_BASE + 0xAE)
#define REG_SCL_HVSP2_57_H   (REG_SCL_HVSP2_BASE + 0xAF)
#define REG_SCL_HVSP2_58_L   (REG_SCL_HVSP2_BASE + 0xB0)
#define REG_SCL_HVSP2_58_H   (REG_SCL_HVSP2_BASE + 0xB1)
#define REG_SCL_HVSP2_59_L   (REG_SCL_HVSP2_BASE + 0xB2)
#define REG_SCL_HVSP2_59_H   (REG_SCL_HVSP2_BASE + 0xB3)
#define REG_SCL_HVSP2_5A_L   (REG_SCL_HVSP2_BASE + 0xB4)
#define REG_SCL_HVSP2_5A_H   (REG_SCL_HVSP2_BASE + 0xB5)
#define REG_SCL_HVSP2_5B_L   (REG_SCL_HVSP2_BASE + 0xB6)
#define REG_SCL_HVSP2_5B_H   (REG_SCL_HVSP2_BASE + 0xB7)
#define REG_SCL_HVSP2_5C_L   (REG_SCL_HVSP2_BASE + 0xB8)
#define REG_SCL_HVSP2_5C_H   (REG_SCL_HVSP2_BASE + 0xB9)
#define REG_SCL_HVSP2_5D_L   (REG_SCL_HVSP2_BASE + 0xBA)
#define REG_SCL_HVSP2_5D_H   (REG_SCL_HVSP2_BASE + 0xBB)
#define REG_SCL_HVSP2_5E_L   (REG_SCL_HVSP2_BASE + 0xBC)
#define REG_SCL_HVSP2_5E_H   (REG_SCL_HVSP2_BASE + 0xBD)
#define REG_SCL_HVSP2_5F_L   (REG_SCL_HVSP2_BASE + 0xBE)
#define REG_SCL_HVSP2_5F_H   (REG_SCL_HVSP2_BASE + 0xBF)
#define REG_SCL_HVSP2_60_L   (REG_SCL_HVSP2_BASE + 0xC0)
#define REG_SCL_HVSP2_60_H   (REG_SCL_HVSP2_BASE + 0xC1)
#define REG_SCL_HVSP2_61_L   (REG_SCL_HVSP2_BASE + 0xC2)
#define REG_SCL_HVSP2_61_H   (REG_SCL_HVSP2_BASE + 0xC3)
#define REG_SCL_HVSP2_62_L   (REG_SCL_HVSP2_BASE + 0xC4)
#define REG_SCL_HVSP2_62_H   (REG_SCL_HVSP2_BASE + 0xC5)
#define REG_SCL_HVSP2_63_L   (REG_SCL_HVSP2_BASE + 0xC6)
#define REG_SCL_HVSP2_63_H   (REG_SCL_HVSP2_BASE + 0xC7)
#define REG_SCL_HVSP2_64_L   (REG_SCL_HVSP2_BASE + 0xC8)
#define REG_SCL_HVSP2_64_H   (REG_SCL_HVSP2_BASE + 0xC9)
#define REG_SCL_HVSP2_65_L   (REG_SCL_HVSP2_BASE + 0xCA)
#define REG_SCL_HVSP2_65_H   (REG_SCL_HVSP2_BASE + 0xCB)
#define REG_SCL_HVSP2_66_L   (REG_SCL_HVSP2_BASE + 0xCC)
#define REG_SCL_HVSP2_66_H   (REG_SCL_HVSP2_BASE + 0xCD)
#define REG_SCL_HVSP2_67_L   (REG_SCL_HVSP2_BASE + 0xCE)
#define REG_SCL_HVSP2_67_H   (REG_SCL_HVSP2_BASE + 0xCF)
#define REG_SCL_HVSP2_68_L   (REG_SCL_HVSP2_BASE + 0xD0)
#define REG_SCL_HVSP2_68_H   (REG_SCL_HVSP2_BASE + 0xD1)
#define REG_SCL_HVSP2_69_L   (REG_SCL_HVSP2_BASE + 0xD2)
#define REG_SCL_HVSP2_69_H   (REG_SCL_HVSP2_BASE + 0xD3)
#define REG_SCL_HVSP2_6A_L   (REG_SCL_HVSP2_BASE + 0xD4)
#define REG_SCL_HVSP2_6A_H   (REG_SCL_HVSP2_BASE + 0xD5)
#define REG_SCL_HVSP2_6B_L   (REG_SCL_HVSP2_BASE + 0xD6)
#define REG_SCL_HVSP2_6B_H   (REG_SCL_HVSP2_BASE + 0xD7)
#define REG_SCL_HVSP2_6C_L   (REG_SCL_HVSP2_BASE + 0xD8)
#define REG_SCL_HVSP2_6C_H   (REG_SCL_HVSP2_BASE + 0xD9)
#define REG_SCL_HVSP2_6D_L   (REG_SCL_HVSP2_BASE + 0xDA)
#define REG_SCL_HVSP2_6D_H   (REG_SCL_HVSP2_BASE + 0xDB)
#define REG_SCL_HVSP2_6E_L   (REG_SCL_HVSP2_BASE + 0xDC)
#define REG_SCL_HVSP2_6E_H   (REG_SCL_HVSP2_BASE + 0xDD)
#define REG_SCL_HVSP2_6F_L   (REG_SCL_HVSP2_BASE + 0xDE)
#define REG_SCL_HVSP2_6F_H   (REG_SCL_HVSP2_BASE + 0xDF)
#define REG_SCL_HVSP2_70_L   (REG_SCL_HVSP2_BASE + 0xE0)
#define REG_SCL_HVSP2_70_H   (REG_SCL_HVSP2_BASE + 0xE1)
#define REG_SCL_HVSP2_71_L   (REG_SCL_HVSP2_BASE + 0xE2)
#define REG_SCL_HVSP2_71_H   (REG_SCL_HVSP2_BASE + 0xE3)
#define REG_SCL_HVSP2_72_L   (REG_SCL_HVSP2_BASE + 0xE4)
#define REG_SCL_HVSP2_72_H   (REG_SCL_HVSP2_BASE + 0xE5)
#define REG_SCL_HVSP2_73_L   (REG_SCL_HVSP2_BASE + 0xE6)
#define REG_SCL_HVSP2_73_H   (REG_SCL_HVSP2_BASE + 0xE7)
#define REG_SCL_HVSP2_74_L   (REG_SCL_HVSP2_BASE + 0xE8)
#define REG_SCL_HVSP2_74_H   (REG_SCL_HVSP2_BASE + 0xE9)
#define REG_SCL_HVSP2_75_L   (REG_SCL_HVSP2_BASE + 0xEA)
#define REG_SCL_HVSP2_75_H   (REG_SCL_HVSP2_BASE + 0xEB)
#define REG_SCL_HVSP2_76_L   (REG_SCL_HVSP2_BASE + 0xEC)
#define REG_SCL_HVSP2_76_H   (REG_SCL_HVSP2_BASE + 0xED)
#define REG_SCL_HVSP2_77_L   (REG_SCL_HVSP2_BASE + 0xEE)
#define REG_SCL_HVSP2_77_H   (REG_SCL_HVSP2_BASE + 0xEF)
#define REG_SCL_HVSP2_78_L   (REG_SCL_HVSP2_BASE + 0xF0)
#define REG_SCL_HVSP2_78_H   (REG_SCL_HVSP2_BASE + 0xF1)
#define REG_SCL_HVSP2_79_L   (REG_SCL_HVSP2_BASE + 0xF2)
#define REG_SCL_HVSP2_79_H   (REG_SCL_HVSP2_BASE + 0xF3)
#define REG_SCL_HVSP2_7A_L   (REG_SCL_HVSP2_BASE + 0xF4)
#define REG_SCL_HVSP2_7A_H   (REG_SCL_HVSP2_BASE + 0xF5)
#define REG_SCL_HVSP2_7B_L   (REG_SCL_HVSP2_BASE + 0xF6)
#define REG_SCL_HVSP2_7B_H   (REG_SCL_HVSP2_BASE + 0xF7)
#define REG_SCL_HVSP2_7C_L   (REG_SCL_HVSP2_BASE + 0xF8)
#define REG_SCL_HVSP2_7C_H   (REG_SCL_HVSP2_BASE + 0xF9)
#define REG_SCL_HVSP2_7D_L   (REG_SCL_HVSP2_BASE + 0xFA)
#define REG_SCL_HVSP2_7D_H   (REG_SCL_HVSP2_BASE + 0xFB)
#define REG_SCL_HVSP2_7E_L   (REG_SCL_HVSP2_BASE + 0xFC)
#define REG_SCL_HVSP2_7E_H   (REG_SCL_HVSP2_BASE + 0xFD)
#define REG_SCL_HVSP2_7F_L   (REG_SCL_HVSP2_BASE + 0xFE)
#define REG_SCL_HVSP2_7F_H   (REG_SCL_HVSP2_BASE + 0xFF)

#define REG_SCL_LDC_00_L     (REG_SCL_LDC_BASE + 0x00)
#define REG_SCL_LDC_00_H     (REG_SCL_LDC_BASE + 0x01)
#define REG_SCL_LDC_01_L     (REG_SCL_LDC_BASE + 0x02)
#define REG_SCL_LDC_01_H     (REG_SCL_LDC_BASE + 0x03)
#define REG_SCL_LDC_02_L     (REG_SCL_LDC_BASE + 0x04)
#define REG_SCL_LDC_02_H     (REG_SCL_LDC_BASE + 0x05)
#define REG_SCL_LDC_03_L     (REG_SCL_LDC_BASE + 0x06)
#define REG_SCL_LDC_03_H     (REG_SCL_LDC_BASE + 0x07)
#define REG_SCL_LDC_04_L     (REG_SCL_LDC_BASE + 0x08)
#define REG_SCL_LDC_04_H     (REG_SCL_LDC_BASE + 0x09)
#define REG_SCL_LDC_05_L     (REG_SCL_LDC_BASE + 0x0A)
#define REG_SCL_LDC_05_H     (REG_SCL_LDC_BASE + 0x0B)
#define REG_SCL_LDC_06_L     (REG_SCL_LDC_BASE + 0x0C)
#define REG_SCL_LDC_06_H     (REG_SCL_LDC_BASE + 0x0D)
#define REG_SCL_LDC_07_L     (REG_SCL_LDC_BASE + 0x0E)
#define REG_SCL_LDC_07_H     (REG_SCL_LDC_BASE + 0x0F)
#define REG_SCL_LDC_08_L     (REG_SCL_LDC_BASE + 0x10)
#define REG_SCL_LDC_08_H     (REG_SCL_LDC_BASE + 0x11)
#define REG_SCL_LDC_09_L     (REG_SCL_LDC_BASE + 0x12)
#define REG_SCL_LDC_09_H     (REG_SCL_LDC_BASE + 0x13)
#define REG_SCL_LDC_0A_L     (REG_SCL_LDC_BASE + 0x14)
#define REG_SCL_LDC_0A_H     (REG_SCL_LDC_BASE + 0x15)
#define REG_SCL_LDC_0B_L     (REG_SCL_LDC_BASE + 0x16)
#define REG_SCL_LDC_0B_H     (REG_SCL_LDC_BASE + 0x17)
#define REG_SCL_LDC_0C_L     (REG_SCL_LDC_BASE + 0x18)
#define REG_SCL_LDC_0C_H     (REG_SCL_LDC_BASE + 0x19)
#define REG_SCL_LDC_0D_L     (REG_SCL_LDC_BASE + 0x1A)
#define REG_SCL_LDC_0D_H     (REG_SCL_LDC_BASE + 0x1B)
#define REG_SCL_LDC_0E_L     (REG_SCL_LDC_BASE + 0x1C)
#define REG_SCL_LDC_0E_H     (REG_SCL_LDC_BASE + 0x1D)
#define REG_SCL_LDC_0F_L     (REG_SCL_LDC_BASE + 0x1E)
#define REG_SCL_LDC_0F_H     (REG_SCL_LDC_BASE + 0x1F)
#define REG_SCL_LDC_10_L     (REG_SCL_LDC_BASE + 0x20)
#define REG_SCL_LDC_10_H     (REG_SCL_LDC_BASE + 0x21)
#define REG_SCL_LDC_11_L     (REG_SCL_LDC_BASE + 0x22)
#define REG_SCL_LDC_11_H     (REG_SCL_LDC_BASE + 0x23)
#define REG_SCL_LDC_12_L     (REG_SCL_LDC_BASE + 0x24)
#define REG_SCL_LDC_12_H     (REG_SCL_LDC_BASE + 0x25)
#define REG_SCL_LDC_13_L     (REG_SCL_LDC_BASE + 0x26)
#define REG_SCL_LDC_13_H     (REG_SCL_LDC_BASE + 0x27)
#define REG_SCL_LDC_14_L     (REG_SCL_LDC_BASE + 0x28)
#define REG_SCL_LDC_14_H     (REG_SCL_LDC_BASE + 0x29)
#define REG_SCL_LDC_15_L     (REG_SCL_LDC_BASE + 0x2A)
#define REG_SCL_LDC_15_H     (REG_SCL_LDC_BASE + 0x2B)
#define REG_SCL_LDC_16_L     (REG_SCL_LDC_BASE + 0x2C)
#define REG_SCL_LDC_16_H     (REG_SCL_LDC_BASE + 0x2D)
#define REG_SCL_LDC_17_L     (REG_SCL_LDC_BASE + 0x2E)
#define REG_SCL_LDC_17_H     (REG_SCL_LDC_BASE + 0x2F)
#define REG_SCL_LDC_18_L     (REG_SCL_LDC_BASE + 0x30)
#define REG_SCL_LDC_18_H     (REG_SCL_LDC_BASE + 0x31)
#define REG_SCL_LDC_19_L     (REG_SCL_LDC_BASE + 0x32)
#define REG_SCL_LDC_19_H     (REG_SCL_LDC_BASE + 0x33)
#define REG_SCL_LDC_1A_L     (REG_SCL_LDC_BASE + 0x34)
#define REG_SCL_LDC_1A_H     (REG_SCL_LDC_BASE + 0x35)
#define REG_SCL_LDC_1B_L     (REG_SCL_LDC_BASE + 0x36)
#define REG_SCL_LDC_1B_H     (REG_SCL_LDC_BASE + 0x37)
#define REG_SCL_LDC_1C_L     (REG_SCL_LDC_BASE + 0x38)
#define REG_SCL_LDC_1C_H     (REG_SCL_LDC_BASE + 0x39)
#define REG_SCL_LDC_1D_L     (REG_SCL_LDC_BASE + 0x3A)
#define REG_SCL_LDC_1D_H     (REG_SCL_LDC_BASE + 0x3B)
#define REG_SCL_LDC_1E_L     (REG_SCL_LDC_BASE + 0x3C)
#define REG_SCL_LDC_1E_H     (REG_SCL_LDC_BASE + 0x3D)
#define REG_SCL_LDC_1F_L     (REG_SCL_LDC_BASE + 0x3E)
#define REG_SCL_LDC_1F_H     (REG_SCL_LDC_BASE + 0x3F)
#define REG_SCL_LDC_20_L     (REG_SCL_LDC_BASE + 0x40)
#define REG_SCL_LDC_20_H     (REG_SCL_LDC_BASE + 0x41)
#define REG_SCL_LDC_21_L     (REG_SCL_LDC_BASE + 0x42)
#define REG_SCL_LDC_21_H     (REG_SCL_LDC_BASE + 0x43)
#define REG_SCL_LDC_22_L     (REG_SCL_LDC_BASE + 0x44)
#define REG_SCL_LDC_22_H     (REG_SCL_LDC_BASE + 0x45)
#define REG_SCL_LDC_23_L     (REG_SCL_LDC_BASE + 0x46)
#define REG_SCL_LDC_23_H     (REG_SCL_LDC_BASE + 0x47)
#define REG_SCL_LDC_24_L     (REG_SCL_LDC_BASE + 0x48)
#define REG_SCL_LDC_24_H     (REG_SCL_LDC_BASE + 0x49)
#define REG_SCL_LDC_25_L     (REG_SCL_LDC_BASE + 0x4A)
#define REG_SCL_LDC_25_H     (REG_SCL_LDC_BASE + 0x4B)
#define REG_SCL_LDC_26_L     (REG_SCL_LDC_BASE + 0x4C)
#define REG_SCL_LDC_26_H     (REG_SCL_LDC_BASE + 0x4D)
#define REG_SCL_LDC_27_L     (REG_SCL_LDC_BASE + 0x4E)
#define REG_SCL_LDC_27_H     (REG_SCL_LDC_BASE + 0x4F)
#define REG_SCL_LDC_28_L     (REG_SCL_LDC_BASE + 0x50)
#define REG_SCL_LDC_28_H     (REG_SCL_LDC_BASE + 0x51)
#define REG_SCL_LDC_29_L     (REG_SCL_LDC_BASE + 0x52)
#define REG_SCL_LDC_29_H     (REG_SCL_LDC_BASE + 0x53)
#define REG_SCL_LDC_2A_L     (REG_SCL_LDC_BASE + 0x54)
#define REG_SCL_LDC_2A_H     (REG_SCL_LDC_BASE + 0x55)
#define REG_SCL_LDC_2B_L     (REG_SCL_LDC_BASE + 0x56)
#define REG_SCL_LDC_2B_H     (REG_SCL_LDC_BASE + 0x57)
#define REG_SCL_LDC_2C_L     (REG_SCL_LDC_BASE + 0x58)
#define REG_SCL_LDC_2C_H     (REG_SCL_LDC_BASE + 0x59)
#define REG_SCL_LDC_2D_L     (REG_SCL_LDC_BASE + 0x5A)
#define REG_SCL_LDC_2D_H     (REG_SCL_LDC_BASE + 0x5B)
#define REG_SCL_LDC_2E_L     (REG_SCL_LDC_BASE + 0x5C)
#define REG_SCL_LDC_2E_H     (REG_SCL_LDC_BASE + 0x5D)
#define REG_SCL_LDC_2F_L     (REG_SCL_LDC_BASE + 0x5E)
#define REG_SCL_LDC_2F_H     (REG_SCL_LDC_BASE + 0x5F)
#define REG_SCL_LDC_30_L     (REG_SCL_LDC_BASE + 0x60)
#define REG_SCL_LDC_30_H     (REG_SCL_LDC_BASE + 0x61)
#define REG_SCL_LDC_31_L     (REG_SCL_LDC_BASE + 0x62)
#define REG_SCL_LDC_31_H     (REG_SCL_LDC_BASE + 0x63)
#define REG_SCL_LDC_32_L     (REG_SCL_LDC_BASE + 0x64)
#define REG_SCL_LDC_32_H     (REG_SCL_LDC_BASE + 0x65)
#define REG_SCL_LDC_33_L     (REG_SCL_LDC_BASE + 0x66)
#define REG_SCL_LDC_33_H     (REG_SCL_LDC_BASE + 0x67)
#define REG_SCL_LDC_34_L     (REG_SCL_LDC_BASE + 0x68)
#define REG_SCL_LDC_34_H     (REG_SCL_LDC_BASE + 0x69)
#define REG_SCL_LDC_35_L     (REG_SCL_LDC_BASE + 0x6A)
#define REG_SCL_LDC_35_H     (REG_SCL_LDC_BASE + 0x6B)
#define REG_SCL_LDC_36_L     (REG_SCL_LDC_BASE + 0x6C)
#define REG_SCL_LDC_36_H     (REG_SCL_LDC_BASE + 0x6D)
#define REG_SCL_LDC_37_L     (REG_SCL_LDC_BASE + 0x6E)
#define REG_SCL_LDC_37_H     (REG_SCL_LDC_BASE + 0x6F)
#define REG_SCL_LDC_38_L     (REG_SCL_LDC_BASE + 0x70)
#define REG_SCL_LDC_38_H     (REG_SCL_LDC_BASE + 0x71)
#define REG_SCL_LDC_39_L     (REG_SCL_LDC_BASE + 0x72)
#define REG_SCL_LDC_39_H     (REG_SCL_LDC_BASE + 0x73)
#define REG_SCL_LDC_3A_L     (REG_SCL_LDC_BASE + 0x74)
#define REG_SCL_LDC_3A_H     (REG_SCL_LDC_BASE + 0x75)
#define REG_SCL_LDC_3B_L     (REG_SCL_LDC_BASE + 0x76)
#define REG_SCL_LDC_3B_H     (REG_SCL_LDC_BASE + 0x77)
#define REG_SCL_LDC_3C_L     (REG_SCL_LDC_BASE + 0x78)
#define REG_SCL_LDC_3C_H     (REG_SCL_LDC_BASE + 0x79)
#define REG_SCL_LDC_3D_L     (REG_SCL_LDC_BASE + 0x7A)
#define REG_SCL_LDC_3D_H     (REG_SCL_LDC_BASE + 0x7B)
#define REG_SCL_LDC_3E_L     (REG_SCL_LDC_BASE + 0x7C)
#define REG_SCL_LDC_3E_H     (REG_SCL_LDC_BASE + 0x7D)
#define REG_SCL_LDC_3F_L     (REG_SCL_LDC_BASE + 0x7E)
#define REG_SCL_LDC_3F_H     (REG_SCL_LDC_BASE + 0x7F)
#define REG_SCL_LDC_40_L     (REG_SCL_LDC_BASE + 0x80)
#define REG_SCL_LDC_40_H     (REG_SCL_LDC_BASE + 0x81)
#define REG_SCL_LDC_41_L     (REG_SCL_LDC_BASE + 0x82)
#define REG_SCL_LDC_41_H     (REG_SCL_LDC_BASE + 0x83)
#define REG_SCL_LDC_42_L     (REG_SCL_LDC_BASE + 0x84)
#define REG_SCL_LDC_42_H     (REG_SCL_LDC_BASE + 0x85)
#define REG_SCL_LDC_43_L     (REG_SCL_LDC_BASE + 0x86)
#define REG_SCL_LDC_43_H     (REG_SCL_LDC_BASE + 0x87)
#define REG_SCL_LDC_44_L     (REG_SCL_LDC_BASE + 0x88)
#define REG_SCL_LDC_44_H     (REG_SCL_LDC_BASE + 0x89)
#define REG_SCL_LDC_45_L     (REG_SCL_LDC_BASE + 0x8A)
#define REG_SCL_LDC_45_H     (REG_SCL_LDC_BASE + 0x8B)
#define REG_SCL_LDC_46_L     (REG_SCL_LDC_BASE + 0x8C)
#define REG_SCL_LDC_46_H     (REG_SCL_LDC_BASE + 0x8D)
#define REG_SCL_LDC_47_L     (REG_SCL_LDC_BASE + 0x8E)
#define REG_SCL_LDC_47_H     (REG_SCL_LDC_BASE + 0x8F)
#define REG_SCL_LDC_48_L     (REG_SCL_LDC_BASE + 0x90)
#define REG_SCL_LDC_48_H     (REG_SCL_LDC_BASE + 0x91)
#define REG_SCL_LDC_49_L     (REG_SCL_LDC_BASE + 0x92)
#define REG_SCL_LDC_49_H     (REG_SCL_LDC_BASE + 0x93)
#define REG_SCL_LDC_4A_L     (REG_SCL_LDC_BASE + 0x94)
#define REG_SCL_LDC_4A_H     (REG_SCL_LDC_BASE + 0x95)
#define REG_SCL_LDC_4B_L     (REG_SCL_LDC_BASE + 0x96)
#define REG_SCL_LDC_4B_H     (REG_SCL_LDC_BASE + 0x97)
#define REG_SCL_LDC_4C_L     (REG_SCL_LDC_BASE + 0x98)
#define REG_SCL_LDC_4C_H     (REG_SCL_LDC_BASE + 0x99)
#define REG_SCL_LDC_4D_L     (REG_SCL_LDC_BASE + 0x9A)
#define REG_SCL_LDC_4D_H     (REG_SCL_LDC_BASE + 0x9B)
#define REG_SCL_LDC_4E_L     (REG_SCL_LDC_BASE + 0x9C)
#define REG_SCL_LDC_4E_H     (REG_SCL_LDC_BASE + 0x9D)
#define REG_SCL_LDC_4F_L     (REG_SCL_LDC_BASE + 0x9E)
#define REG_SCL_LDC_4F_H     (REG_SCL_LDC_BASE + 0x9F)
#define REG_SCL_LDC_50_L     (REG_SCL_LDC_BASE + 0xA0)
#define REG_SCL_LDC_50_H     (REG_SCL_LDC_BASE + 0xA1)
#define REG_SCL_LDC_51_L     (REG_SCL_LDC_BASE + 0xA2)
#define REG_SCL_LDC_51_H     (REG_SCL_LDC_BASE + 0xA3)
#define REG_SCL_LDC_52_L     (REG_SCL_LDC_BASE + 0xA4)
#define REG_SCL_LDC_52_H     (REG_SCL_LDC_BASE + 0xA5)
#define REG_SCL_LDC_53_L     (REG_SCL_LDC_BASE + 0xA6)
#define REG_SCL_LDC_53_H     (REG_SCL_LDC_BASE + 0xA7)
#define REG_SCL_LDC_54_L     (REG_SCL_LDC_BASE + 0xA8)
#define REG_SCL_LDC_54_H     (REG_SCL_LDC_BASE + 0xA9)
#define REG_SCL_LDC_55_L     (REG_SCL_LDC_BASE + 0xAA)
#define REG_SCL_LDC_55_H     (REG_SCL_LDC_BASE + 0xAB)
#define REG_SCL_LDC_56_L     (REG_SCL_LDC_BASE + 0xAC)
#define REG_SCL_LDC_56_H     (REG_SCL_LDC_BASE + 0xAD)
#define REG_SCL_LDC_57_L     (REG_SCL_LDC_BASE + 0xAE)
#define REG_SCL_LDC_57_H     (REG_SCL_LDC_BASE + 0xAF)
#define REG_SCL_LDC_58_L     (REG_SCL_LDC_BASE + 0xB0)
#define REG_SCL_LDC_58_H     (REG_SCL_LDC_BASE + 0xB1)
#define REG_SCL_LDC_59_L     (REG_SCL_LDC_BASE + 0xB2)
#define REG_SCL_LDC_59_H     (REG_SCL_LDC_BASE + 0xB3)
#define REG_SCL_LDC_5A_L     (REG_SCL_LDC_BASE + 0xB4)
#define REG_SCL_LDC_5A_H     (REG_SCL_LDC_BASE + 0xB5)
#define REG_SCL_LDC_5B_L     (REG_SCL_LDC_BASE + 0xB6)
#define REG_SCL_LDC_5B_H     (REG_SCL_LDC_BASE + 0xB7)
#define REG_SCL_LDC_5C_L     (REG_SCL_LDC_BASE + 0xB8)
#define REG_SCL_LDC_5C_H     (REG_SCL_LDC_BASE + 0xB9)
#define REG_SCL_LDC_5D_L     (REG_SCL_LDC_BASE + 0xBA)
#define REG_SCL_LDC_5D_H     (REG_SCL_LDC_BASE + 0xBB)
#define REG_SCL_LDC_5E_L     (REG_SCL_LDC_BASE + 0xBC)
#define REG_SCL_LDC_5E_H     (REG_SCL_LDC_BASE + 0xBD)
#define REG_SCL_LDC_5F_L     (REG_SCL_LDC_BASE + 0xBE)
#define REG_SCL_LDC_5F_H     (REG_SCL_LDC_BASE + 0xBF)
#define REG_SCL_LDC_60_L     (REG_SCL_LDC_BASE + 0xC0)
#define REG_SCL_LDC_60_H     (REG_SCL_LDC_BASE + 0xC1)
#define REG_SCL_LDC_61_L     (REG_SCL_LDC_BASE + 0xC2)
#define REG_SCL_LDC_61_H     (REG_SCL_LDC_BASE + 0xC3)
#define REG_SCL_LDC_62_L     (REG_SCL_LDC_BASE + 0xC4)
#define REG_SCL_LDC_62_H     (REG_SCL_LDC_BASE + 0xC5)
#define REG_SCL_LDC_63_L     (REG_SCL_LDC_BASE + 0xC6)
#define REG_SCL_LDC_63_H     (REG_SCL_LDC_BASE + 0xC7)
#define REG_SCL_LDC_64_L     (REG_SCL_LDC_BASE + 0xC8)
#define REG_SCL_LDC_64_H     (REG_SCL_LDC_BASE + 0xC9)
#define REG_SCL_LDC_65_L     (REG_SCL_LDC_BASE + 0xCA)
#define REG_SCL_LDC_65_H     (REG_SCL_LDC_BASE + 0xCB)
#define REG_SCL_LDC_66_L     (REG_SCL_LDC_BASE + 0xCC)
#define REG_SCL_LDC_66_H     (REG_SCL_LDC_BASE + 0xCD)
#define REG_SCL_LDC_67_L     (REG_SCL_LDC_BASE + 0xCE)
#define REG_SCL_LDC_67_H     (REG_SCL_LDC_BASE + 0xCF)
#define REG_SCL_LDC_68_L     (REG_SCL_LDC_BASE + 0xD0)
#define REG_SCL_LDC_68_H     (REG_SCL_LDC_BASE + 0xD1)
#define REG_SCL_LDC_69_L     (REG_SCL_LDC_BASE + 0xD2)
#define REG_SCL_LDC_69_H     (REG_SCL_LDC_BASE + 0xD3)
#define REG_SCL_LDC_6A_L     (REG_SCL_LDC_BASE + 0xD4)
#define REG_SCL_LDC_6A_H     (REG_SCL_LDC_BASE + 0xD5)
#define REG_SCL_LDC_6B_L     (REG_SCL_LDC_BASE + 0xD6)
#define REG_SCL_LDC_6B_H     (REG_SCL_LDC_BASE + 0xD7)
#define REG_SCL_LDC_6C_L     (REG_SCL_LDC_BASE + 0xD8)
#define REG_SCL_LDC_6C_H     (REG_SCL_LDC_BASE + 0xD9)
#define REG_SCL_LDC_6D_L     (REG_SCL_LDC_BASE + 0xDA)
#define REG_SCL_LDC_6D_H     (REG_SCL_LDC_BASE + 0xDB)
#define REG_SCL_LDC_6E_L     (REG_SCL_LDC_BASE + 0xDC)
#define REG_SCL_LDC_6E_H     (REG_SCL_LDC_BASE + 0xDD)
#define REG_SCL_LDC_6F_L     (REG_SCL_LDC_BASE + 0xDE)
#define REG_SCL_LDC_6F_H     (REG_SCL_LDC_BASE + 0xDF)
#define REG_SCL_LDC_70_L     (REG_SCL_LDC_BASE + 0xE0)
#define REG_SCL_LDC_70_H     (REG_SCL_LDC_BASE + 0xE1)
#define REG_SCL_LDC_71_L     (REG_SCL_LDC_BASE + 0xE2)
#define REG_SCL_LDC_71_H     (REG_SCL_LDC_BASE + 0xE3)
#define REG_SCL_LDC_72_L     (REG_SCL_LDC_BASE + 0xE4)
#define REG_SCL_LDC_72_H     (REG_SCL_LDC_BASE + 0xE5)
#define REG_SCL_LDC_73_L     (REG_SCL_LDC_BASE + 0xE6)
#define REG_SCL_LDC_73_H     (REG_SCL_LDC_BASE + 0xE7)
#define REG_SCL_LDC_74_L     (REG_SCL_LDC_BASE + 0xE8)
#define REG_SCL_LDC_74_H     (REG_SCL_LDC_BASE + 0xE9)
#define REG_SCL_LDC_75_L     (REG_SCL_LDC_BASE + 0xEA)
#define REG_SCL_LDC_75_H     (REG_SCL_LDC_BASE + 0xEB)
#define REG_SCL_LDC_76_L     (REG_SCL_LDC_BASE + 0xEC)
#define REG_SCL_LDC_76_H     (REG_SCL_LDC_BASE + 0xED)
#define REG_SCL_LDC_77_L     (REG_SCL_LDC_BASE + 0xEE)
#define REG_SCL_LDC_77_H     (REG_SCL_LDC_BASE + 0xEF)
#define REG_SCL_LDC_78_L     (REG_SCL_LDC_BASE + 0xF0)
#define REG_SCL_LDC_78_H     (REG_SCL_LDC_BASE + 0xF1)
#define REG_SCL_LDC_79_L     (REG_SCL_LDC_BASE + 0xF2)
#define REG_SCL_LDC_79_H     (REG_SCL_LDC_BASE + 0xF3)
#define REG_SCL_LDC_7A_L     (REG_SCL_LDC_BASE + 0xF4)
#define REG_SCL_LDC_7A_H     (REG_SCL_LDC_BASE + 0xF5)
#define REG_SCL_LDC_7B_L     (REG_SCL_LDC_BASE + 0xF6)
#define REG_SCL_LDC_7B_H     (REG_SCL_LDC_BASE + 0xF7)
#define REG_SCL_LDC_7C_L     (REG_SCL_LDC_BASE + 0xF8)
#define REG_SCL_LDC_7C_H     (REG_SCL_LDC_BASE + 0xF9)
#define REG_SCL_LDC_7D_L     (REG_SCL_LDC_BASE + 0xFA)
#define REG_SCL_LDC_7D_H     (REG_SCL_LDC_BASE + 0xFB)
#define REG_SCL_LDC_7E_L     (REG_SCL_LDC_BASE + 0xFC)
#define REG_SCL_LDC_7E_H     (REG_SCL_LDC_BASE + 0xFD)
#define REG_SCL_LDC_7F_L     (REG_SCL_LDC_BASE + 0xFE)
#define REG_SCL_LDC_7F_H     (REG_SCL_LDC_BASE + 0xFF)

#define REG_SCL_DMA0_00_L    (REG_SCL_DMA0_BASE + 0x00)
#define REG_SCL_DMA0_00_H    (REG_SCL_DMA0_BASE + 0x01)
#define REG_SCL_DMA0_01_L    (REG_SCL_DMA0_BASE + 0x02)
#define REG_SCL_DMA0_01_H    (REG_SCL_DMA0_BASE + 0x03)
#define REG_SCL_DMA0_02_L    (REG_SCL_DMA0_BASE + 0x04)
#define REG_SCL_DMA0_02_H    (REG_SCL_DMA0_BASE + 0x05)
#define REG_SCL_DMA0_03_L    (REG_SCL_DMA0_BASE + 0x06)
#define REG_SCL_DMA0_03_H    (REG_SCL_DMA0_BASE + 0x07)
#define REG_SCL_DMA0_04_L    (REG_SCL_DMA0_BASE + 0x08)
#define REG_SCL_DMA0_04_H    (REG_SCL_DMA0_BASE + 0x09)
#define REG_SCL_DMA0_05_L    (REG_SCL_DMA0_BASE + 0x0A)
#define REG_SCL_DMA0_05_H    (REG_SCL_DMA0_BASE + 0x0B)
#define REG_SCL_DMA0_06_L    (REG_SCL_DMA0_BASE + 0x0C)
#define REG_SCL_DMA0_06_H    (REG_SCL_DMA0_BASE + 0x0D)
#define REG_SCL_DMA0_07_L    (REG_SCL_DMA0_BASE + 0x0E)
#define REG_SCL_DMA0_07_H    (REG_SCL_DMA0_BASE + 0x0F)
#define REG_SCL_DMA0_08_L    (REG_SCL_DMA0_BASE + 0x10)
#define REG_SCL_DMA0_08_H    (REG_SCL_DMA0_BASE + 0x11)
#define REG_SCL_DMA0_09_L    (REG_SCL_DMA0_BASE + 0x12)
#define REG_SCL_DMA0_09_H    (REG_SCL_DMA0_BASE + 0x13)
#define REG_SCL_DMA0_0A_L    (REG_SCL_DMA0_BASE + 0x14)
#define REG_SCL_DMA0_0A_H    (REG_SCL_DMA0_BASE + 0x15)
#define REG_SCL_DMA0_0B_L    (REG_SCL_DMA0_BASE + 0x16)
#define REG_SCL_DMA0_0B_H    (REG_SCL_DMA0_BASE + 0x17)
#define REG_SCL_DMA0_0C_L    (REG_SCL_DMA0_BASE + 0x18)
#define REG_SCL_DMA0_0C_H    (REG_SCL_DMA0_BASE + 0x19)
#define REG_SCL_DMA0_0D_L    (REG_SCL_DMA0_BASE + 0x1A)
#define REG_SCL_DMA0_0D_H    (REG_SCL_DMA0_BASE + 0x1B)
#define REG_SCL_DMA0_0E_L    (REG_SCL_DMA0_BASE + 0x1C)
#define REG_SCL_DMA0_0E_H    (REG_SCL_DMA0_BASE + 0x1D)
#define REG_SCL_DMA0_0F_L    (REG_SCL_DMA0_BASE + 0x1E)
#define REG_SCL_DMA0_0F_H    (REG_SCL_DMA0_BASE + 0x1F)
#define REG_SCL_DMA0_10_L    (REG_SCL_DMA0_BASE + 0x20)
#define REG_SCL_DMA0_10_H    (REG_SCL_DMA0_BASE + 0x21)
#define REG_SCL_DMA0_11_L    (REG_SCL_DMA0_BASE + 0x22)
#define REG_SCL_DMA0_11_H    (REG_SCL_DMA0_BASE + 0x23)
#define REG_SCL_DMA0_12_L    (REG_SCL_DMA0_BASE + 0x24)
#define REG_SCL_DMA0_12_H    (REG_SCL_DMA0_BASE + 0x25)
#define REG_SCL_DMA0_13_L    (REG_SCL_DMA0_BASE + 0x26)
#define REG_SCL_DMA0_13_H    (REG_SCL_DMA0_BASE + 0x27)
#define REG_SCL_DMA0_14_L    (REG_SCL_DMA0_BASE + 0x28)
#define REG_SCL_DMA0_14_H    (REG_SCL_DMA0_BASE + 0x29)
#define REG_SCL_DMA0_15_L    (REG_SCL_DMA0_BASE + 0x2A)
#define REG_SCL_DMA0_15_H    (REG_SCL_DMA0_BASE + 0x2B)
#define REG_SCL_DMA0_16_L    (REG_SCL_DMA0_BASE + 0x2C)
#define REG_SCL_DMA0_16_H    (REG_SCL_DMA0_BASE + 0x2D)
#define REG_SCL_DMA0_17_L    (REG_SCL_DMA0_BASE + 0x2E)
#define REG_SCL_DMA0_17_H    (REG_SCL_DMA0_BASE + 0x2F)
#define REG_SCL_DMA0_18_L    (REG_SCL_DMA0_BASE + 0x30)
#define REG_SCL_DMA0_18_H    (REG_SCL_DMA0_BASE + 0x31)
#define REG_SCL_DMA0_19_L    (REG_SCL_DMA0_BASE + 0x32)
#define REG_SCL_DMA0_19_H    (REG_SCL_DMA0_BASE + 0x33)
#define REG_SCL_DMA0_1A_L    (REG_SCL_DMA0_BASE + 0x34)
#define REG_SCL_DMA0_1A_H    (REG_SCL_DMA0_BASE + 0x35)
#define REG_SCL_DMA0_1B_L    (REG_SCL_DMA0_BASE + 0x36)
#define REG_SCL_DMA0_1B_H    (REG_SCL_DMA0_BASE + 0x37)
#define REG_SCL_DMA0_1C_L    (REG_SCL_DMA0_BASE + 0x38)
#define REG_SCL_DMA0_1C_H    (REG_SCL_DMA0_BASE + 0x39)
#define REG_SCL_DMA0_1D_L    (REG_SCL_DMA0_BASE + 0x3A)
#define REG_SCL_DMA0_1D_H    (REG_SCL_DMA0_BASE + 0x3B)
#define REG_SCL_DMA0_1E_L    (REG_SCL_DMA0_BASE + 0x3C)
#define REG_SCL_DMA0_1E_H    (REG_SCL_DMA0_BASE + 0x3D)
#define REG_SCL_DMA0_1F_L    (REG_SCL_DMA0_BASE + 0x3E)
#define REG_SCL_DMA0_1F_H    (REG_SCL_DMA0_BASE + 0x3F)
#define REG_SCL_DMA0_20_L    (REG_SCL_DMA0_BASE + 0x40)
#define REG_SCL_DMA0_20_H    (REG_SCL_DMA0_BASE + 0x41)
#define REG_SCL_DMA0_21_L    (REG_SCL_DMA0_BASE + 0x42)
#define REG_SCL_DMA0_21_H    (REG_SCL_DMA0_BASE + 0x43)
#define REG_SCL_DMA0_22_L    (REG_SCL_DMA0_BASE + 0x44)
#define REG_SCL_DMA0_22_H    (REG_SCL_DMA0_BASE + 0x45)
#define REG_SCL_DMA0_23_L    (REG_SCL_DMA0_BASE + 0x46)
#define REG_SCL_DMA0_23_H    (REG_SCL_DMA0_BASE + 0x47)
#define REG_SCL_DMA0_24_L    (REG_SCL_DMA0_BASE + 0x48)
#define REG_SCL_DMA0_24_H    (REG_SCL_DMA0_BASE + 0x49)
#define REG_SCL_DMA0_25_L    (REG_SCL_DMA0_BASE + 0x4A)
#define REG_SCL_DMA0_25_H    (REG_SCL_DMA0_BASE + 0x4B)
#define REG_SCL_DMA0_26_L    (REG_SCL_DMA0_BASE + 0x4C)
#define REG_SCL_DMA0_26_H    (REG_SCL_DMA0_BASE + 0x4D)
#define REG_SCL_DMA0_27_L    (REG_SCL_DMA0_BASE + 0x4E)
#define REG_SCL_DMA0_27_H    (REG_SCL_DMA0_BASE + 0x4F)
#define REG_SCL_DMA0_28_L    (REG_SCL_DMA0_BASE + 0x50)
#define REG_SCL_DMA0_28_H    (REG_SCL_DMA0_BASE + 0x51)
#define REG_SCL_DMA0_29_L    (REG_SCL_DMA0_BASE + 0x52)
#define REG_SCL_DMA0_29_H    (REG_SCL_DMA0_BASE + 0x53)
#define REG_SCL_DMA0_2A_L    (REG_SCL_DMA0_BASE + 0x54)
#define REG_SCL_DMA0_2A_H    (REG_SCL_DMA0_BASE + 0x55)
#define REG_SCL_DMA0_2B_L    (REG_SCL_DMA0_BASE + 0x56)
#define REG_SCL_DMA0_2B_H    (REG_SCL_DMA0_BASE + 0x57)
#define REG_SCL_DMA0_2C_L    (REG_SCL_DMA0_BASE + 0x58)
#define REG_SCL_DMA0_2C_H    (REG_SCL_DMA0_BASE + 0x59)
#define REG_SCL_DMA0_2D_L    (REG_SCL_DMA0_BASE + 0x5A)
#define REG_SCL_DMA0_2D_H    (REG_SCL_DMA0_BASE + 0x5B)
#define REG_SCL_DMA0_2E_L    (REG_SCL_DMA0_BASE + 0x5C)
#define REG_SCL_DMA0_2E_H    (REG_SCL_DMA0_BASE + 0x5D)
#define REG_SCL_DMA0_2F_L    (REG_SCL_DMA0_BASE + 0x5E)
#define REG_SCL_DMA0_2F_H    (REG_SCL_DMA0_BASE + 0x5F)
#define REG_SCL_DMA0_30_L    (REG_SCL_DMA0_BASE + 0x60)
#define REG_SCL_DMA0_30_H    (REG_SCL_DMA0_BASE + 0x61)
#define REG_SCL_DMA0_31_L    (REG_SCL_DMA0_BASE + 0x62)
#define REG_SCL_DMA0_31_H    (REG_SCL_DMA0_BASE + 0x63)
#define REG_SCL_DMA0_32_L    (REG_SCL_DMA0_BASE + 0x64)
#define REG_SCL_DMA0_32_H    (REG_SCL_DMA0_BASE + 0x65)
#define REG_SCL_DMA0_33_L    (REG_SCL_DMA0_BASE + 0x66)
#define REG_SCL_DMA0_33_H    (REG_SCL_DMA0_BASE + 0x67)
#define REG_SCL_DMA0_34_L    (REG_SCL_DMA0_BASE + 0x68)
#define REG_SCL_DMA0_34_H    (REG_SCL_DMA0_BASE + 0x69)
#define REG_SCL_DMA0_35_L    (REG_SCL_DMA0_BASE + 0x6A)
#define REG_SCL_DMA0_35_H    (REG_SCL_DMA0_BASE + 0x6B)
#define REG_SCL_DMA0_36_L    (REG_SCL_DMA0_BASE + 0x6C)
#define REG_SCL_DMA0_36_H    (REG_SCL_DMA0_BASE + 0x6D)
#define REG_SCL_DMA0_37_L    (REG_SCL_DMA0_BASE + 0x6E)
#define REG_SCL_DMA0_37_H    (REG_SCL_DMA0_BASE + 0x6F)
#define REG_SCL_DMA0_38_L    (REG_SCL_DMA0_BASE + 0x70)
#define REG_SCL_DMA0_38_H    (REG_SCL_DMA0_BASE + 0x71)
#define REG_SCL_DMA0_39_L    (REG_SCL_DMA0_BASE + 0x72)
#define REG_SCL_DMA0_39_H    (REG_SCL_DMA0_BASE + 0x73)
#define REG_SCL_DMA0_3A_L    (REG_SCL_DMA0_BASE + 0x74)
#define REG_SCL_DMA0_3A_H    (REG_SCL_DMA0_BASE + 0x75)
#define REG_SCL_DMA0_3B_L    (REG_SCL_DMA0_BASE + 0x76)
#define REG_SCL_DMA0_3B_H    (REG_SCL_DMA0_BASE + 0x77)
#define REG_SCL_DMA0_3C_L    (REG_SCL_DMA0_BASE + 0x78)
#define REG_SCL_DMA0_3C_H    (REG_SCL_DMA0_BASE + 0x79)
#define REG_SCL_DMA0_3D_L    (REG_SCL_DMA0_BASE + 0x7A)
#define REG_SCL_DMA0_3D_H    (REG_SCL_DMA0_BASE + 0x7B)
#define REG_SCL_DMA0_3E_L    (REG_SCL_DMA0_BASE + 0x7C)
#define REG_SCL_DMA0_3E_H    (REG_SCL_DMA0_BASE + 0x7D)
#define REG_SCL_DMA0_3F_L    (REG_SCL_DMA0_BASE + 0x7E)
#define REG_SCL_DMA0_3F_H    (REG_SCL_DMA0_BASE + 0x7F)
#define REG_SCL_DMA0_40_L    (REG_SCL_DMA0_BASE + 0x80)
#define REG_SCL_DMA0_40_H    (REG_SCL_DMA0_BASE + 0x81)
#define REG_SCL_DMA0_41_L    (REG_SCL_DMA0_BASE + 0x82)
#define REG_SCL_DMA0_41_H    (REG_SCL_DMA0_BASE + 0x83)
#define REG_SCL_DMA0_42_L    (REG_SCL_DMA0_BASE + 0x84)
#define REG_SCL_DMA0_42_H    (REG_SCL_DMA0_BASE + 0x85)
#define REG_SCL_DMA0_43_L    (REG_SCL_DMA0_BASE + 0x86)
#define REG_SCL_DMA0_43_H    (REG_SCL_DMA0_BASE + 0x87)
#define REG_SCL_DMA0_44_L    (REG_SCL_DMA0_BASE + 0x88)
#define REG_SCL_DMA0_44_H    (REG_SCL_DMA0_BASE + 0x89)
#define REG_SCL_DMA0_45_L    (REG_SCL_DMA0_BASE + 0x8A)
#define REG_SCL_DMA0_45_H    (REG_SCL_DMA0_BASE + 0x8B)
#define REG_SCL_DMA0_46_L    (REG_SCL_DMA0_BASE + 0x8C)
#define REG_SCL_DMA0_46_H    (REG_SCL_DMA0_BASE + 0x8D)
#define REG_SCL_DMA0_47_L    (REG_SCL_DMA0_BASE + 0x8E)
#define REG_SCL_DMA0_47_H    (REG_SCL_DMA0_BASE + 0x8F)
#define REG_SCL_DMA0_48_L    (REG_SCL_DMA0_BASE + 0x90)
#define REG_SCL_DMA0_48_H    (REG_SCL_DMA0_BASE + 0x91)
#define REG_SCL_DMA0_49_L    (REG_SCL_DMA0_BASE + 0x92)
#define REG_SCL_DMA0_49_H    (REG_SCL_DMA0_BASE + 0x93)
#define REG_SCL_DMA0_4A_L    (REG_SCL_DMA0_BASE + 0x94)
#define REG_SCL_DMA0_4A_H    (REG_SCL_DMA0_BASE + 0x95)
#define REG_SCL_DMA0_4B_L    (REG_SCL_DMA0_BASE + 0x96)
#define REG_SCL_DMA0_4B_H    (REG_SCL_DMA0_BASE + 0x97)
#define REG_SCL_DMA0_4C_L    (REG_SCL_DMA0_BASE + 0x98)
#define REG_SCL_DMA0_4C_H    (REG_SCL_DMA0_BASE + 0x99)
#define REG_SCL_DMA0_4D_L    (REG_SCL_DMA0_BASE + 0x9A)
#define REG_SCL_DMA0_4D_H    (REG_SCL_DMA0_BASE + 0x9B)
#define REG_SCL_DMA0_4E_L    (REG_SCL_DMA0_BASE + 0x9C)
#define REG_SCL_DMA0_4E_H    (REG_SCL_DMA0_BASE + 0x9D)
#define REG_SCL_DMA0_4F_L    (REG_SCL_DMA0_BASE + 0x9E)
#define REG_SCL_DMA0_4F_H    (REG_SCL_DMA0_BASE + 0x9F)
#define REG_SCL_DMA0_50_L    (REG_SCL_DMA0_BASE + 0xA0)
#define REG_SCL_DMA0_50_H    (REG_SCL_DMA0_BASE + 0xA1)
#define REG_SCL_DMA0_51_L    (REG_SCL_DMA0_BASE + 0xA2)
#define REG_SCL_DMA0_51_H    (REG_SCL_DMA0_BASE + 0xA3)
#define REG_SCL_DMA0_52_L    (REG_SCL_DMA0_BASE + 0xA4)
#define REG_SCL_DMA0_52_H    (REG_SCL_DMA0_BASE + 0xA5)
#define REG_SCL_DMA0_53_L    (REG_SCL_DMA0_BASE + 0xA6)
#define REG_SCL_DMA0_53_H    (REG_SCL_DMA0_BASE + 0xA7)
#define REG_SCL_DMA0_54_L    (REG_SCL_DMA0_BASE + 0xA8)
#define REG_SCL_DMA0_54_H    (REG_SCL_DMA0_BASE + 0xA9)
#define REG_SCL_DMA0_55_L    (REG_SCL_DMA0_BASE + 0xAA)
#define REG_SCL_DMA0_55_H    (REG_SCL_DMA0_BASE + 0xAB)
#define REG_SCL_DMA0_56_L    (REG_SCL_DMA0_BASE + 0xAC)
#define REG_SCL_DMA0_56_H    (REG_SCL_DMA0_BASE + 0xAD)
#define REG_SCL_DMA0_57_L    (REG_SCL_DMA0_BASE + 0xAE)
#define REG_SCL_DMA0_57_H    (REG_SCL_DMA0_BASE + 0xAF)
#define REG_SCL_DMA0_58_L    (REG_SCL_DMA0_BASE + 0xB0)
#define REG_SCL_DMA0_58_H    (REG_SCL_DMA0_BASE + 0xB1)
#define REG_SCL_DMA0_59_L    (REG_SCL_DMA0_BASE + 0xB2)
#define REG_SCL_DMA0_59_H    (REG_SCL_DMA0_BASE + 0xB3)
#define REG_SCL_DMA0_5A_L    (REG_SCL_DMA0_BASE + 0xB4)
#define REG_SCL_DMA0_5A_H    (REG_SCL_DMA0_BASE + 0xB5)
#define REG_SCL_DMA0_5B_L    (REG_SCL_DMA0_BASE + 0xB6)
#define REG_SCL_DMA0_5B_H    (REG_SCL_DMA0_BASE + 0xB7)
#define REG_SCL_DMA0_5C_L    (REG_SCL_DMA0_BASE + 0xB8)
#define REG_SCL_DMA0_5C_H    (REG_SCL_DMA0_BASE + 0xB9)
#define REG_SCL_DMA0_5D_L    (REG_SCL_DMA0_BASE + 0xBA)
#define REG_SCL_DMA0_5D_H    (REG_SCL_DMA0_BASE + 0xBB)
#define REG_SCL_DMA0_5E_L    (REG_SCL_DMA0_BASE + 0xBC)
#define REG_SCL_DMA0_5E_H    (REG_SCL_DMA0_BASE + 0xBD)
#define REG_SCL_DMA0_5F_L    (REG_SCL_DMA0_BASE + 0xBE)
#define REG_SCL_DMA0_5F_H    (REG_SCL_DMA0_BASE + 0xBF)
#define REG_SCL_DMA0_60_L    (REG_SCL_DMA0_BASE + 0xC0)
#define REG_SCL_DMA0_60_H    (REG_SCL_DMA0_BASE + 0xC1)
#define REG_SCL_DMA0_61_L    (REG_SCL_DMA0_BASE + 0xC2)
#define REG_SCL_DMA0_61_H    (REG_SCL_DMA0_BASE + 0xC3)
#define REG_SCL_DMA0_62_L    (REG_SCL_DMA0_BASE + 0xC4)
#define REG_SCL_DMA0_62_H    (REG_SCL_DMA0_BASE + 0xC5)
#define REG_SCL_DMA0_63_L    (REG_SCL_DMA0_BASE + 0xC6)
#define REG_SCL_DMA0_63_H    (REG_SCL_DMA0_BASE + 0xC7)
#define REG_SCL_DMA0_64_L    (REG_SCL_DMA0_BASE + 0xC8)
#define REG_SCL_DMA0_64_H    (REG_SCL_DMA0_BASE + 0xC9)
#define REG_SCL_DMA0_65_L    (REG_SCL_DMA0_BASE + 0xCA)
#define REG_SCL_DMA0_65_H    (REG_SCL_DMA0_BASE + 0xCB)
#define REG_SCL_DMA0_66_L    (REG_SCL_DMA0_BASE + 0xCC)
#define REG_SCL_DMA0_66_H    (REG_SCL_DMA0_BASE + 0xCD)
#define REG_SCL_DMA0_67_L    (REG_SCL_DMA0_BASE + 0xCE)
#define REG_SCL_DMA0_67_H    (REG_SCL_DMA0_BASE + 0xCF)
#define REG_SCL_DMA0_68_L    (REG_SCL_DMA0_BASE + 0xD0)
#define REG_SCL_DMA0_68_H    (REG_SCL_DMA0_BASE + 0xD1)
#define REG_SCL_DMA0_69_L    (REG_SCL_DMA0_BASE + 0xD2)
#define REG_SCL_DMA0_69_H    (REG_SCL_DMA0_BASE + 0xD3)
#define REG_SCL_DMA0_6A_L    (REG_SCL_DMA0_BASE + 0xD4)
#define REG_SCL_DMA0_6A_H    (REG_SCL_DMA0_BASE + 0xD5)
#define REG_SCL_DMA0_6B_L    (REG_SCL_DMA0_BASE + 0xD6)
#define REG_SCL_DMA0_6B_H    (REG_SCL_DMA0_BASE + 0xD7)
#define REG_SCL_DMA0_6C_L    (REG_SCL_DMA0_BASE + 0xD8)
#define REG_SCL_DMA0_6C_H    (REG_SCL_DMA0_BASE + 0xD9)
#define REG_SCL_DMA0_6D_L    (REG_SCL_DMA0_BASE + 0xDA)
#define REG_SCL_DMA0_6D_H    (REG_SCL_DMA0_BASE + 0xDB)
#define REG_SCL_DMA0_6E_L    (REG_SCL_DMA0_BASE + 0xDC)
#define REG_SCL_DMA0_6E_H    (REG_SCL_DMA0_BASE + 0xDD)
#define REG_SCL_DMA0_6F_L    (REG_SCL_DMA0_BASE + 0xDE)
#define REG_SCL_DMA0_6F_H    (REG_SCL_DMA0_BASE + 0xDF)
#define REG_SCL_DMA0_70_L    (REG_SCL_DMA0_BASE + 0xE0)
#define REG_SCL_DMA0_70_H    (REG_SCL_DMA0_BASE + 0xE1)
#define REG_SCL_DMA0_71_L    (REG_SCL_DMA0_BASE + 0xE2)
#define REG_SCL_DMA0_71_H    (REG_SCL_DMA0_BASE + 0xE3)
#define REG_SCL_DMA0_72_L    (REG_SCL_DMA0_BASE + 0xE4)
#define REG_SCL_DMA0_72_H    (REG_SCL_DMA0_BASE + 0xE5)
#define REG_SCL_DMA0_73_L    (REG_SCL_DMA0_BASE + 0xE6)
#define REG_SCL_DMA0_73_H    (REG_SCL_DMA0_BASE + 0xE7)
#define REG_SCL_DMA0_74_L    (REG_SCL_DMA0_BASE + 0xE8)
#define REG_SCL_DMA0_74_H    (REG_SCL_DMA0_BASE + 0xE9)
#define REG_SCL_DMA0_75_L    (REG_SCL_DMA0_BASE + 0xEA)
#define REG_SCL_DMA0_75_H    (REG_SCL_DMA0_BASE + 0xEB)
#define REG_SCL_DMA0_76_L    (REG_SCL_DMA0_BASE + 0xEC)
#define REG_SCL_DMA0_76_H    (REG_SCL_DMA0_BASE + 0xED)
#define REG_SCL_DMA0_77_L    (REG_SCL_DMA0_BASE + 0xEE)
#define REG_SCL_DMA0_77_H    (REG_SCL_DMA0_BASE + 0xEF)
#define REG_SCL_DMA0_78_L    (REG_SCL_DMA0_BASE + 0xF0)
#define REG_SCL_DMA0_78_H    (REG_SCL_DMA0_BASE + 0xF1)
#define REG_SCL_DMA0_79_L    (REG_SCL_DMA0_BASE + 0xF2)
#define REG_SCL_DMA0_79_H    (REG_SCL_DMA0_BASE + 0xF3)
#define REG_SCL_DMA0_7A_L    (REG_SCL_DMA0_BASE + 0xF4)
#define REG_SCL_DMA0_7A_H    (REG_SCL_DMA0_BASE + 0xF5)
#define REG_SCL_DMA0_7B_L    (REG_SCL_DMA0_BASE + 0xF6)
#define REG_SCL_DMA0_7B_H    (REG_SCL_DMA0_BASE + 0xF7)
#define REG_SCL_DMA0_7C_L    (REG_SCL_DMA0_BASE + 0xF8)
#define REG_SCL_DMA0_7C_H    (REG_SCL_DMA0_BASE + 0xF9)
#define REG_SCL_DMA0_7D_L    (REG_SCL_DMA0_BASE + 0xFA)
#define REG_SCL_DMA0_7D_H    (REG_SCL_DMA0_BASE + 0xFB)
#define REG_SCL_DMA0_7E_L    (REG_SCL_DMA0_BASE + 0xFC)
#define REG_SCL_DMA0_7E_H    (REG_SCL_DMA0_BASE + 0xFD)
#define REG_SCL_DMA0_7F_L    (REG_SCL_DMA0_BASE + 0xFE)
#define REG_SCL_DMA0_7F_H    (REG_SCL_DMA0_BASE + 0xFF)

#define REG_SCL_DMA1_00_L    (REG_SCL_DMA1_BASE + 0x00)
#define REG_SCL_DMA1_00_H    (REG_SCL_DMA1_BASE + 0x01)
#define REG_SCL_DMA1_01_L    (REG_SCL_DMA1_BASE + 0x02)
#define REG_SCL_DMA1_01_H    (REG_SCL_DMA1_BASE + 0x03)
#define REG_SCL_DMA1_02_L    (REG_SCL_DMA1_BASE + 0x04)
#define REG_SCL_DMA1_02_H    (REG_SCL_DMA1_BASE + 0x05)
#define REG_SCL_DMA1_03_L    (REG_SCL_DMA1_BASE + 0x06)
#define REG_SCL_DMA1_03_H    (REG_SCL_DMA1_BASE + 0x07)
#define REG_SCL_DMA1_04_L    (REG_SCL_DMA1_BASE + 0x08)
#define REG_SCL_DMA1_04_H    (REG_SCL_DMA1_BASE + 0x09)
#define REG_SCL_DMA1_05_L    (REG_SCL_DMA1_BASE + 0x0A)
#define REG_SCL_DMA1_05_H    (REG_SCL_DMA1_BASE + 0x0B)
#define REG_SCL_DMA1_06_L    (REG_SCL_DMA1_BASE + 0x0C)
#define REG_SCL_DMA1_06_H    (REG_SCL_DMA1_BASE + 0x0D)
#define REG_SCL_DMA1_07_L    (REG_SCL_DMA1_BASE + 0x0E)
#define REG_SCL_DMA1_07_H    (REG_SCL_DMA1_BASE + 0x0F)
#define REG_SCL_DMA1_08_L    (REG_SCL_DMA1_BASE + 0x10)
#define REG_SCL_DMA1_08_H    (REG_SCL_DMA1_BASE + 0x11)
#define REG_SCL_DMA1_09_L    (REG_SCL_DMA1_BASE + 0x12)
#define REG_SCL_DMA1_09_H    (REG_SCL_DMA1_BASE + 0x13)
#define REG_SCL_DMA1_0A_L    (REG_SCL_DMA1_BASE + 0x14)
#define REG_SCL_DMA1_0A_H    (REG_SCL_DMA1_BASE + 0x15)
#define REG_SCL_DMA1_0B_L    (REG_SCL_DMA1_BASE + 0x16)
#define REG_SCL_DMA1_0B_H    (REG_SCL_DMA1_BASE + 0x17)
#define REG_SCL_DMA1_0C_L    (REG_SCL_DMA1_BASE + 0x18)
#define REG_SCL_DMA1_0C_H    (REG_SCL_DMA1_BASE + 0x19)
#define REG_SCL_DMA1_0D_L    (REG_SCL_DMA1_BASE + 0x1A)
#define REG_SCL_DMA1_0D_H    (REG_SCL_DMA1_BASE + 0x1B)
#define REG_SCL_DMA1_0E_L    (REG_SCL_DMA1_BASE + 0x1C)
#define REG_SCL_DMA1_0E_H    (REG_SCL_DMA1_BASE + 0x1D)
#define REG_SCL_DMA1_0F_L    (REG_SCL_DMA1_BASE + 0x1E)
#define REG_SCL_DMA1_0F_H    (REG_SCL_DMA1_BASE + 0x1F)
#define REG_SCL_DMA1_10_L    (REG_SCL_DMA1_BASE + 0x20)
#define REG_SCL_DMA1_10_H    (REG_SCL_DMA1_BASE + 0x21)
#define REG_SCL_DMA1_11_L    (REG_SCL_DMA1_BASE + 0x22)
#define REG_SCL_DMA1_11_H    (REG_SCL_DMA1_BASE + 0x23)
#define REG_SCL_DMA1_12_L    (REG_SCL_DMA1_BASE + 0x24)
#define REG_SCL_DMA1_12_H    (REG_SCL_DMA1_BASE + 0x25)
#define REG_SCL_DMA1_13_L    (REG_SCL_DMA1_BASE + 0x26)
#define REG_SCL_DMA1_13_H    (REG_SCL_DMA1_BASE + 0x27)
#define REG_SCL_DMA1_14_L    (REG_SCL_DMA1_BASE + 0x28)
#define REG_SCL_DMA1_14_H    (REG_SCL_DMA1_BASE + 0x29)
#define REG_SCL_DMA1_15_L    (REG_SCL_DMA1_BASE + 0x2A)
#define REG_SCL_DMA1_15_H    (REG_SCL_DMA1_BASE + 0x2B)
#define REG_SCL_DMA1_16_L    (REG_SCL_DMA1_BASE + 0x2C)
#define REG_SCL_DMA1_16_H    (REG_SCL_DMA1_BASE + 0x2D)
#define REG_SCL_DMA1_17_L    (REG_SCL_DMA1_BASE + 0x2E)
#define REG_SCL_DMA1_17_H    (REG_SCL_DMA1_BASE + 0x2F)
#define REG_SCL_DMA1_18_L    (REG_SCL_DMA1_BASE + 0x30)
#define REG_SCL_DMA1_18_H    (REG_SCL_DMA1_BASE + 0x31)
#define REG_SCL_DMA1_19_L    (REG_SCL_DMA1_BASE + 0x32)
#define REG_SCL_DMA1_19_H    (REG_SCL_DMA1_BASE + 0x33)
#define REG_SCL_DMA1_1A_L    (REG_SCL_DMA1_BASE + 0x34)
#define REG_SCL_DMA1_1A_H    (REG_SCL_DMA1_BASE + 0x35)
#define REG_SCL_DMA1_1B_L    (REG_SCL_DMA1_BASE + 0x36)
#define REG_SCL_DMA1_1B_H    (REG_SCL_DMA1_BASE + 0x37)
#define REG_SCL_DMA1_1C_L    (REG_SCL_DMA1_BASE + 0x38)
#define REG_SCL_DMA1_1C_H    (REG_SCL_DMA1_BASE + 0x39)
#define REG_SCL_DMA1_1D_L    (REG_SCL_DMA1_BASE + 0x3A)
#define REG_SCL_DMA1_1D_H    (REG_SCL_DMA1_BASE + 0x3B)
#define REG_SCL_DMA1_1E_L    (REG_SCL_DMA1_BASE + 0x3C)
#define REG_SCL_DMA1_1E_H    (REG_SCL_DMA1_BASE + 0x3D)
#define REG_SCL_DMA1_1F_L    (REG_SCL_DMA1_BASE + 0x3E)
#define REG_SCL_DMA1_1F_H    (REG_SCL_DMA1_BASE + 0x3F)
#define REG_SCL_DMA1_20_L    (REG_SCL_DMA1_BASE + 0x40)
#define REG_SCL_DMA1_20_H    (REG_SCL_DMA1_BASE + 0x41)
#define REG_SCL_DMA1_21_L    (REG_SCL_DMA1_BASE + 0x42)
#define REG_SCL_DMA1_21_H    (REG_SCL_DMA1_BASE + 0x43)
#define REG_SCL_DMA1_22_L    (REG_SCL_DMA1_BASE + 0x44)
#define REG_SCL_DMA1_22_H    (REG_SCL_DMA1_BASE + 0x45)
#define REG_SCL_DMA1_23_L    (REG_SCL_DMA1_BASE + 0x46)
#define REG_SCL_DMA1_23_H    (REG_SCL_DMA1_BASE + 0x47)
#define REG_SCL_DMA1_24_L    (REG_SCL_DMA1_BASE + 0x48)
#define REG_SCL_DMA1_24_H    (REG_SCL_DMA1_BASE + 0x49)
#define REG_SCL_DMA1_25_L    (REG_SCL_DMA1_BASE + 0x4A)
#define REG_SCL_DMA1_25_H    (REG_SCL_DMA1_BASE + 0x4B)
#define REG_SCL_DMA1_26_L    (REG_SCL_DMA1_BASE + 0x4C)
#define REG_SCL_DMA1_26_H    (REG_SCL_DMA1_BASE + 0x4D)
#define REG_SCL_DMA1_27_L    (REG_SCL_DMA1_BASE + 0x4E)
#define REG_SCL_DMA1_27_H    (REG_SCL_DMA1_BASE + 0x4F)
#define REG_SCL_DMA1_28_L    (REG_SCL_DMA1_BASE + 0x50)
#define REG_SCL_DMA1_28_H    (REG_SCL_DMA1_BASE + 0x51)
#define REG_SCL_DMA1_29_L    (REG_SCL_DMA1_BASE + 0x52)
#define REG_SCL_DMA1_29_H    (REG_SCL_DMA1_BASE + 0x53)
#define REG_SCL_DMA1_2A_L    (REG_SCL_DMA1_BASE + 0x54)
#define REG_SCL_DMA1_2A_H    (REG_SCL_DMA1_BASE + 0x55)
#define REG_SCL_DMA1_2B_L    (REG_SCL_DMA1_BASE + 0x56)
#define REG_SCL_DMA1_2B_H    (REG_SCL_DMA1_BASE + 0x57)
#define REG_SCL_DMA1_2C_L    (REG_SCL_DMA1_BASE + 0x58)
#define REG_SCL_DMA1_2C_H    (REG_SCL_DMA1_BASE + 0x59)
#define REG_SCL_DMA1_2D_L    (REG_SCL_DMA1_BASE + 0x5A)
#define REG_SCL_DMA1_2D_H    (REG_SCL_DMA1_BASE + 0x5B)
#define REG_SCL_DMA1_2E_L    (REG_SCL_DMA1_BASE + 0x5C)
#define REG_SCL_DMA1_2E_H    (REG_SCL_DMA1_BASE + 0x5D)
#define REG_SCL_DMA1_2F_L    (REG_SCL_DMA1_BASE + 0x5E)
#define REG_SCL_DMA1_2F_H    (REG_SCL_DMA1_BASE + 0x5F)
#define REG_SCL_DMA1_30_L    (REG_SCL_DMA1_BASE + 0x60)
#define REG_SCL_DMA1_30_H    (REG_SCL_DMA1_BASE + 0x61)
#define REG_SCL_DMA1_31_L    (REG_SCL_DMA1_BASE + 0x62)
#define REG_SCL_DMA1_31_H    (REG_SCL_DMA1_BASE + 0x63)
#define REG_SCL_DMA1_32_L    (REG_SCL_DMA1_BASE + 0x64)
#define REG_SCL_DMA1_32_H    (REG_SCL_DMA1_BASE + 0x65)
#define REG_SCL_DMA1_33_L    (REG_SCL_DMA1_BASE + 0x66)
#define REG_SCL_DMA1_33_H    (REG_SCL_DMA1_BASE + 0x67)
#define REG_SCL_DMA1_34_L    (REG_SCL_DMA1_BASE + 0x68)
#define REG_SCL_DMA1_34_H    (REG_SCL_DMA1_BASE + 0x69)
#define REG_SCL_DMA1_35_L    (REG_SCL_DMA1_BASE + 0x6A)
#define REG_SCL_DMA1_35_H    (REG_SCL_DMA1_BASE + 0x6B)
#define REG_SCL_DMA1_36_L    (REG_SCL_DMA1_BASE + 0x6C)
#define REG_SCL_DMA1_36_H    (REG_SCL_DMA1_BASE + 0x6D)
#define REG_SCL_DMA1_37_L    (REG_SCL_DMA1_BASE + 0x6E)
#define REG_SCL_DMA1_37_H    (REG_SCL_DMA1_BASE + 0x6F)
#define REG_SCL_DMA1_38_L    (REG_SCL_DMA1_BASE + 0x70)
#define REG_SCL_DMA1_38_H    (REG_SCL_DMA1_BASE + 0x71)
#define REG_SCL_DMA1_39_L    (REG_SCL_DMA1_BASE + 0x72)
#define REG_SCL_DMA1_39_H    (REG_SCL_DMA1_BASE + 0x73)
#define REG_SCL_DMA1_3A_L    (REG_SCL_DMA1_BASE + 0x74)
#define REG_SCL_DMA1_3A_H    (REG_SCL_DMA1_BASE + 0x75)
#define REG_SCL_DMA1_3B_L    (REG_SCL_DMA1_BASE + 0x76)
#define REG_SCL_DMA1_3B_H    (REG_SCL_DMA1_BASE + 0x77)
#define REG_SCL_DMA1_3C_L    (REG_SCL_DMA1_BASE + 0x78)
#define REG_SCL_DMA1_3C_H    (REG_SCL_DMA1_BASE + 0x79)
#define REG_SCL_DMA1_3D_L    (REG_SCL_DMA1_BASE + 0x7A)
#define REG_SCL_DMA1_3D_H    (REG_SCL_DMA1_BASE + 0x7B)
#define REG_SCL_DMA1_3E_L    (REG_SCL_DMA1_BASE + 0x7C)
#define REG_SCL_DMA1_3E_H    (REG_SCL_DMA1_BASE + 0x7D)
#define REG_SCL_DMA1_3F_L    (REG_SCL_DMA1_BASE + 0x7E)
#define REG_SCL_DMA1_3F_H    (REG_SCL_DMA1_BASE + 0x7F)
#define REG_SCL_DMA1_40_L    (REG_SCL_DMA1_BASE + 0x80)
#define REG_SCL_DMA1_40_H    (REG_SCL_DMA1_BASE + 0x81)
#define REG_SCL_DMA1_41_L    (REG_SCL_DMA1_BASE + 0x82)
#define REG_SCL_DMA1_41_H    (REG_SCL_DMA1_BASE + 0x83)
#define REG_SCL_DMA1_42_L    (REG_SCL_DMA1_BASE + 0x84)
#define REG_SCL_DMA1_42_H    (REG_SCL_DMA1_BASE + 0x85)
#define REG_SCL_DMA1_43_L    (REG_SCL_DMA1_BASE + 0x86)
#define REG_SCL_DMA1_43_H    (REG_SCL_DMA1_BASE + 0x87)
#define REG_SCL_DMA1_44_L    (REG_SCL_DMA1_BASE + 0x88)
#define REG_SCL_DMA1_44_H    (REG_SCL_DMA1_BASE + 0x89)
#define REG_SCL_DMA1_45_L    (REG_SCL_DMA1_BASE + 0x8A)
#define REG_SCL_DMA1_45_H    (REG_SCL_DMA1_BASE + 0x8B)
#define REG_SCL_DMA1_46_L    (REG_SCL_DMA1_BASE + 0x8C)
#define REG_SCL_DMA1_46_H    (REG_SCL_DMA1_BASE + 0x8D)
#define REG_SCL_DMA1_47_L    (REG_SCL_DMA1_BASE + 0x8E)
#define REG_SCL_DMA1_47_H    (REG_SCL_DMA1_BASE + 0x8F)
#define REG_SCL_DMA1_48_L    (REG_SCL_DMA1_BASE + 0x90)
#define REG_SCL_DMA1_48_H    (REG_SCL_DMA1_BASE + 0x91)
#define REG_SCL_DMA1_49_L    (REG_SCL_DMA1_BASE + 0x92)
#define REG_SCL_DMA1_49_H    (REG_SCL_DMA1_BASE + 0x93)
#define REG_SCL_DMA1_4A_L    (REG_SCL_DMA1_BASE + 0x94)
#define REG_SCL_DMA1_4A_H    (REG_SCL_DMA1_BASE + 0x95)
#define REG_SCL_DMA1_4B_L    (REG_SCL_DMA1_BASE + 0x96)
#define REG_SCL_DMA1_4B_H    (REG_SCL_DMA1_BASE + 0x97)
#define REG_SCL_DMA1_4C_L    (REG_SCL_DMA1_BASE + 0x98)
#define REG_SCL_DMA1_4C_H    (REG_SCL_DMA1_BASE + 0x99)
#define REG_SCL_DMA1_4D_L    (REG_SCL_DMA1_BASE + 0x9A)
#define REG_SCL_DMA1_4D_H    (REG_SCL_DMA1_BASE + 0x9B)
#define REG_SCL_DMA1_4E_L    (REG_SCL_DMA1_BASE + 0x9C)
#define REG_SCL_DMA1_4E_H    (REG_SCL_DMA1_BASE + 0x9D)
#define REG_SCL_DMA1_4F_L    (REG_SCL_DMA1_BASE + 0x9E)
#define REG_SCL_DMA1_4F_H    (REG_SCL_DMA1_BASE + 0x9F)
#define REG_SCL_DMA1_50_L    (REG_SCL_DMA1_BASE + 0xA0)
#define REG_SCL_DMA1_50_H    (REG_SCL_DMA1_BASE + 0xA1)
#define REG_SCL_DMA1_51_L    (REG_SCL_DMA1_BASE + 0xA2)
#define REG_SCL_DMA1_51_H    (REG_SCL_DMA1_BASE + 0xA3)
#define REG_SCL_DMA1_52_L    (REG_SCL_DMA1_BASE + 0xA4)
#define REG_SCL_DMA1_52_H    (REG_SCL_DMA1_BASE + 0xA5)
#define REG_SCL_DMA1_53_L    (REG_SCL_DMA1_BASE + 0xA6)
#define REG_SCL_DMA1_53_H    (REG_SCL_DMA1_BASE + 0xA7)
#define REG_SCL_DMA1_54_L    (REG_SCL_DMA1_BASE + 0xA8)
#define REG_SCL_DMA1_54_H    (REG_SCL_DMA1_BASE + 0xA9)
#define REG_SCL_DMA1_55_L    (REG_SCL_DMA1_BASE + 0xAA)
#define REG_SCL_DMA1_55_H    (REG_SCL_DMA1_BASE + 0xAB)
#define REG_SCL_DMA1_56_L    (REG_SCL_DMA1_BASE + 0xAC)
#define REG_SCL_DMA1_56_H    (REG_SCL_DMA1_BASE + 0xAD)
#define REG_SCL_DMA1_57_L    (REG_SCL_DMA1_BASE + 0xAE)
#define REG_SCL_DMA1_57_H    (REG_SCL_DMA1_BASE + 0xAF)
#define REG_SCL_DMA1_58_L    (REG_SCL_DMA1_BASE + 0xB0)
#define REG_SCL_DMA1_58_H    (REG_SCL_DMA1_BASE + 0xB1)
#define REG_SCL_DMA1_59_L    (REG_SCL_DMA1_BASE + 0xB2)
#define REG_SCL_DMA1_59_H    (REG_SCL_DMA1_BASE + 0xB3)
#define REG_SCL_DMA1_5A_L    (REG_SCL_DMA1_BASE + 0xB4)
#define REG_SCL_DMA1_5A_H    (REG_SCL_DMA1_BASE + 0xB5)
#define REG_SCL_DMA1_5B_L    (REG_SCL_DMA1_BASE + 0xB6)
#define REG_SCL_DMA1_5B_H    (REG_SCL_DMA1_BASE + 0xB7)
#define REG_SCL_DMA1_5C_L    (REG_SCL_DMA1_BASE + 0xB8)
#define REG_SCL_DMA1_5C_H    (REG_SCL_DMA1_BASE + 0xB9)
#define REG_SCL_DMA1_5D_L    (REG_SCL_DMA1_BASE + 0xBA)
#define REG_SCL_DMA1_5D_H    (REG_SCL_DMA1_BASE + 0xBB)
#define REG_SCL_DMA1_5E_L    (REG_SCL_DMA1_BASE + 0xBC)
#define REG_SCL_DMA1_5E_H    (REG_SCL_DMA1_BASE + 0xBD)
#define REG_SCL_DMA1_5F_L    (REG_SCL_DMA1_BASE + 0xBE)
#define REG_SCL_DMA1_5F_H    (REG_SCL_DMA1_BASE + 0xBF)
#define REG_SCL_DMA1_60_L    (REG_SCL_DMA1_BASE + 0xC0)
#define REG_SCL_DMA1_60_H    (REG_SCL_DMA1_BASE + 0xC1)
#define REG_SCL_DMA1_61_L    (REG_SCL_DMA1_BASE + 0xC2)
#define REG_SCL_DMA1_61_H    (REG_SCL_DMA1_BASE + 0xC3)
#define REG_SCL_DMA1_62_L    (REG_SCL_DMA1_BASE + 0xC4)
#define REG_SCL_DMA1_62_H    (REG_SCL_DMA1_BASE + 0xC5)
#define REG_SCL_DMA1_63_L    (REG_SCL_DMA1_BASE + 0xC6)
#define REG_SCL_DMA1_63_H    (REG_SCL_DMA1_BASE + 0xC7)
#define REG_SCL_DMA1_64_L    (REG_SCL_DMA1_BASE + 0xC8)
#define REG_SCL_DMA1_64_H    (REG_SCL_DMA1_BASE + 0xC9)
#define REG_SCL_DMA1_65_L    (REG_SCL_DMA1_BASE + 0xCA)
#define REG_SCL_DMA1_65_H    (REG_SCL_DMA1_BASE + 0xCB)
#define REG_SCL_DMA1_66_L    (REG_SCL_DMA1_BASE + 0xCC)
#define REG_SCL_DMA1_66_H    (REG_SCL_DMA1_BASE + 0xCD)
#define REG_SCL_DMA1_67_L    (REG_SCL_DMA1_BASE + 0xCE)
#define REG_SCL_DMA1_67_H    (REG_SCL_DMA1_BASE + 0xCF)
#define REG_SCL_DMA1_68_L    (REG_SCL_DMA1_BASE + 0xD0)
#define REG_SCL_DMA1_68_H    (REG_SCL_DMA1_BASE + 0xD1)
#define REG_SCL_DMA1_69_L    (REG_SCL_DMA1_BASE + 0xD2)
#define REG_SCL_DMA1_69_H    (REG_SCL_DMA1_BASE + 0xD3)
#define REG_SCL_DMA1_6A_L    (REG_SCL_DMA1_BASE + 0xD4)
#define REG_SCL_DMA1_6A_H    (REG_SCL_DMA1_BASE + 0xD5)
#define REG_SCL_DMA1_6B_L    (REG_SCL_DMA1_BASE + 0xD6)
#define REG_SCL_DMA1_6B_H    (REG_SCL_DMA1_BASE + 0xD7)
#define REG_SCL_DMA1_6C_L    (REG_SCL_DMA1_BASE + 0xD8)
#define REG_SCL_DMA1_6C_H    (REG_SCL_DMA1_BASE + 0xD9)
#define REG_SCL_DMA1_6D_L    (REG_SCL_DMA1_BASE + 0xDA)
#define REG_SCL_DMA1_6D_H    (REG_SCL_DMA1_BASE + 0xDB)
#define REG_SCL_DMA1_6E_L    (REG_SCL_DMA1_BASE + 0xDC)
#define REG_SCL_DMA1_6E_H    (REG_SCL_DMA1_BASE + 0xDD)
#define REG_SCL_DMA1_6F_L    (REG_SCL_DMA1_BASE + 0xDE)
#define REG_SCL_DMA1_6F_H    (REG_SCL_DMA1_BASE + 0xDF)
#define REG_SCL_DMA1_70_L    (REG_SCL_DMA1_BASE + 0xE0)
#define REG_SCL_DMA1_70_H    (REG_SCL_DMA1_BASE + 0xE1)
#define REG_SCL_DMA1_71_L    (REG_SCL_DMA1_BASE + 0xE2)
#define REG_SCL_DMA1_71_H    (REG_SCL_DMA1_BASE + 0xE3)
#define REG_SCL_DMA1_72_L    (REG_SCL_DMA1_BASE + 0xE4)
#define REG_SCL_DMA1_72_H    (REG_SCL_DMA1_BASE + 0xE5)
#define REG_SCL_DMA1_73_L    (REG_SCL_DMA1_BASE + 0xE6)
#define REG_SCL_DMA1_73_H    (REG_SCL_DMA1_BASE + 0xE7)
#define REG_SCL_DMA1_74_L    (REG_SCL_DMA1_BASE + 0xE8)
#define REG_SCL_DMA1_74_H    (REG_SCL_DMA1_BASE + 0xE9)
#define REG_SCL_DMA1_75_L    (REG_SCL_DMA1_BASE + 0xEA)
#define REG_SCL_DMA1_75_H    (REG_SCL_DMA1_BASE + 0xEB)
#define REG_SCL_DMA1_76_L    (REG_SCL_DMA1_BASE + 0xEC)
#define REG_SCL_DMA1_76_H    (REG_SCL_DMA1_BASE + 0xED)
#define REG_SCL_DMA1_77_L    (REG_SCL_DMA1_BASE + 0xEE)
#define REG_SCL_DMA1_77_H    (REG_SCL_DMA1_BASE + 0xEF)
#define REG_SCL_DMA1_78_L    (REG_SCL_DMA1_BASE + 0xF0)
#define REG_SCL_DMA1_78_H    (REG_SCL_DMA1_BASE + 0xF1)
#define REG_SCL_DMA1_79_L    (REG_SCL_DMA1_BASE + 0xF2)
#define REG_SCL_DMA1_79_H    (REG_SCL_DMA1_BASE + 0xF3)
#define REG_SCL_DMA1_7A_L    (REG_SCL_DMA1_BASE + 0xF4)
#define REG_SCL_DMA1_7A_H    (REG_SCL_DMA1_BASE + 0xF5)
#define REG_SCL_DMA1_7B_L    (REG_SCL_DMA1_BASE + 0xF6)
#define REG_SCL_DMA1_7B_H    (REG_SCL_DMA1_BASE + 0xF7)
#define REG_SCL_DMA1_7C_L    (REG_SCL_DMA1_BASE + 0xF8)
#define REG_SCL_DMA1_7C_H    (REG_SCL_DMA1_BASE + 0xF9)
#define REG_SCL_DMA1_7D_L    (REG_SCL_DMA1_BASE + 0xFA)
#define REG_SCL_DMA1_7D_H    (REG_SCL_DMA1_BASE + 0xFB)
#define REG_SCL_DMA1_7E_L    (REG_SCL_DMA1_BASE + 0xFC)
#define REG_SCL_DMA1_7E_H    (REG_SCL_DMA1_BASE + 0xFD)
#define REG_SCL_DMA1_7F_L    (REG_SCL_DMA1_BASE + 0xFE)
#define REG_SCL_DMA1_7F_H    (REG_SCL_DMA1_BASE + 0xFF)

#define REG_SCL_DMA2_00_L    (REG_SCL_DMA2_BASE + 0x00)
#define REG_SCL_DMA2_00_H    (REG_SCL_DMA2_BASE + 0x01)
#define REG_SCL_DMA2_01_L    (REG_SCL_DMA2_BASE + 0x02)
#define REG_SCL_DMA2_01_H    (REG_SCL_DMA2_BASE + 0x03)
#define REG_SCL_DMA2_02_L    (REG_SCL_DMA2_BASE + 0x04)
#define REG_SCL_DMA2_02_H    (REG_SCL_DMA2_BASE + 0x05)
#define REG_SCL_DMA2_03_L    (REG_SCL_DMA2_BASE + 0x06)
#define REG_SCL_DMA2_03_H    (REG_SCL_DMA2_BASE + 0x07)
#define REG_SCL_DMA2_04_L    (REG_SCL_DMA2_BASE + 0x08)
#define REG_SCL_DMA2_04_H    (REG_SCL_DMA2_BASE + 0x09)
#define REG_SCL_DMA2_05_L    (REG_SCL_DMA2_BASE + 0x0A)
#define REG_SCL_DMA2_05_H    (REG_SCL_DMA2_BASE + 0x0B)
#define REG_SCL_DMA2_06_L    (REG_SCL_DMA2_BASE + 0x0C)
#define REG_SCL_DMA2_06_H    (REG_SCL_DMA2_BASE + 0x0D)
#define REG_SCL_DMA2_07_L    (REG_SCL_DMA2_BASE + 0x0E)
#define REG_SCL_DMA2_07_H    (REG_SCL_DMA2_BASE + 0x0F)
#define REG_SCL_DMA2_08_L    (REG_SCL_DMA2_BASE + 0x10)
#define REG_SCL_DMA2_08_H    (REG_SCL_DMA2_BASE + 0x11)
#define REG_SCL_DMA2_09_L    (REG_SCL_DMA2_BASE + 0x12)
#define REG_SCL_DMA2_09_H    (REG_SCL_DMA2_BASE + 0x13)
#define REG_SCL_DMA2_0A_L    (REG_SCL_DMA2_BASE + 0x14)
#define REG_SCL_DMA2_0A_H    (REG_SCL_DMA2_BASE + 0x15)
#define REG_SCL_DMA2_0B_L    (REG_SCL_DMA2_BASE + 0x16)
#define REG_SCL_DMA2_0B_H    (REG_SCL_DMA2_BASE + 0x17)
#define REG_SCL_DMA2_0C_L    (REG_SCL_DMA2_BASE + 0x18)
#define REG_SCL_DMA2_0C_H    (REG_SCL_DMA2_BASE + 0x19)
#define REG_SCL_DMA2_0D_L    (REG_SCL_DMA2_BASE + 0x1A)
#define REG_SCL_DMA2_0D_H    (REG_SCL_DMA2_BASE + 0x1B)
#define REG_SCL_DMA2_0E_L    (REG_SCL_DMA2_BASE + 0x1C)
#define REG_SCL_DMA2_0E_H    (REG_SCL_DMA2_BASE + 0x1D)
#define REG_SCL_DMA2_0F_L    (REG_SCL_DMA2_BASE + 0x1E)
#define REG_SCL_DMA2_0F_H    (REG_SCL_DMA2_BASE + 0x1F)
#define REG_SCL_DMA2_10_L    (REG_SCL_DMA2_BASE + 0x20)
#define REG_SCL_DMA2_10_H    (REG_SCL_DMA2_BASE + 0x21)
#define REG_SCL_DMA2_11_L    (REG_SCL_DMA2_BASE + 0x22)
#define REG_SCL_DMA2_11_H    (REG_SCL_DMA2_BASE + 0x23)
#define REG_SCL_DMA2_12_L    (REG_SCL_DMA2_BASE + 0x24)
#define REG_SCL_DMA2_12_H    (REG_SCL_DMA2_BASE + 0x25)
#define REG_SCL_DMA2_13_L    (REG_SCL_DMA2_BASE + 0x26)
#define REG_SCL_DMA2_13_H    (REG_SCL_DMA2_BASE + 0x27)
#define REG_SCL_DMA2_14_L    (REG_SCL_DMA2_BASE + 0x28)
#define REG_SCL_DMA2_14_H    (REG_SCL_DMA2_BASE + 0x29)
#define REG_SCL_DMA2_15_L    (REG_SCL_DMA2_BASE + 0x2A)
#define REG_SCL_DMA2_15_H    (REG_SCL_DMA2_BASE + 0x2B)
#define REG_SCL_DMA2_16_L    (REG_SCL_DMA2_BASE + 0x2C)
#define REG_SCL_DMA2_16_H    (REG_SCL_DMA2_BASE + 0x2D)
#define REG_SCL_DMA2_17_L    (REG_SCL_DMA2_BASE + 0x2E)
#define REG_SCL_DMA2_17_H    (REG_SCL_DMA2_BASE + 0x2F)
#define REG_SCL_DMA2_18_L    (REG_SCL_DMA2_BASE + 0x30)
#define REG_SCL_DMA2_18_H    (REG_SCL_DMA2_BASE + 0x31)
#define REG_SCL_DMA2_19_L    (REG_SCL_DMA2_BASE + 0x32)
#define REG_SCL_DMA2_19_H    (REG_SCL_DMA2_BASE + 0x33)
#define REG_SCL_DMA2_1A_L    (REG_SCL_DMA2_BASE + 0x34)
#define REG_SCL_DMA2_1A_H    (REG_SCL_DMA2_BASE + 0x35)
#define REG_SCL_DMA2_1B_L    (REG_SCL_DMA2_BASE + 0x36)
#define REG_SCL_DMA2_1B_H    (REG_SCL_DMA2_BASE + 0x37)
#define REG_SCL_DMA2_1C_L    (REG_SCL_DMA2_BASE + 0x38)
#define REG_SCL_DMA2_1C_H    (REG_SCL_DMA2_BASE + 0x39)
#define REG_SCL_DMA2_1D_L    (REG_SCL_DMA2_BASE + 0x3A)
#define REG_SCL_DMA2_1D_H    (REG_SCL_DMA2_BASE + 0x3B)
#define REG_SCL_DMA2_1E_L    (REG_SCL_DMA2_BASE + 0x3C)
#define REG_SCL_DMA2_1E_H    (REG_SCL_DMA2_BASE + 0x3D)
#define REG_SCL_DMA2_1F_L    (REG_SCL_DMA2_BASE + 0x3E)
#define REG_SCL_DMA2_1F_H    (REG_SCL_DMA2_BASE + 0x3F)
#define REG_SCL_DMA2_20_L    (REG_SCL_DMA2_BASE + 0x40)
#define REG_SCL_DMA2_20_H    (REG_SCL_DMA2_BASE + 0x41)
#define REG_SCL_DMA2_21_L    (REG_SCL_DMA2_BASE + 0x42)
#define REG_SCL_DMA2_21_H    (REG_SCL_DMA2_BASE + 0x43)
#define REG_SCL_DMA2_22_L    (REG_SCL_DMA2_BASE + 0x44)
#define REG_SCL_DMA2_22_H    (REG_SCL_DMA2_BASE + 0x45)
#define REG_SCL_DMA2_23_L    (REG_SCL_DMA2_BASE + 0x46)
#define REG_SCL_DMA2_23_H    (REG_SCL_DMA2_BASE + 0x47)
#define REG_SCL_DMA2_24_L    (REG_SCL_DMA2_BASE + 0x48)
#define REG_SCL_DMA2_24_H    (REG_SCL_DMA2_BASE + 0x49)
#define REG_SCL_DMA2_25_L    (REG_SCL_DMA2_BASE + 0x4A)
#define REG_SCL_DMA2_25_H    (REG_SCL_DMA2_BASE + 0x4B)
#define REG_SCL_DMA2_26_L    (REG_SCL_DMA2_BASE + 0x4C)
#define REG_SCL_DMA2_26_H    (REG_SCL_DMA2_BASE + 0x4D)
#define REG_SCL_DMA2_27_L    (REG_SCL_DMA2_BASE + 0x4E)
#define REG_SCL_DMA2_27_H    (REG_SCL_DMA2_BASE + 0x4F)
#define REG_SCL_DMA2_28_L    (REG_SCL_DMA2_BASE + 0x50)
#define REG_SCL_DMA2_28_H    (REG_SCL_DMA2_BASE + 0x51)
#define REG_SCL_DMA2_29_L    (REG_SCL_DMA2_BASE + 0x52)
#define REG_SCL_DMA2_29_H    (REG_SCL_DMA2_BASE + 0x53)
#define REG_SCL_DMA2_2A_L    (REG_SCL_DMA2_BASE + 0x54)
#define REG_SCL_DMA2_2A_H    (REG_SCL_DMA2_BASE + 0x55)
#define REG_SCL_DMA2_2B_L    (REG_SCL_DMA2_BASE + 0x56)
#define REG_SCL_DMA2_2B_H    (REG_SCL_DMA2_BASE + 0x57)
#define REG_SCL_DMA2_2C_L    (REG_SCL_DMA2_BASE + 0x58)
#define REG_SCL_DMA2_2C_H    (REG_SCL_DMA2_BASE + 0x59)
#define REG_SCL_DMA2_2D_L    (REG_SCL_DMA2_BASE + 0x5A)
#define REG_SCL_DMA2_2D_H    (REG_SCL_DMA2_BASE + 0x5B)
#define REG_SCL_DMA2_2E_L    (REG_SCL_DMA2_BASE + 0x5C)
#define REG_SCL_DMA2_2E_H    (REG_SCL_DMA2_BASE + 0x5D)
#define REG_SCL_DMA2_2F_L    (REG_SCL_DMA2_BASE + 0x5E)
#define REG_SCL_DMA2_2F_H    (REG_SCL_DMA2_BASE + 0x5F)
#define REG_SCL_DMA2_30_L    (REG_SCL_DMA2_BASE + 0x60)
#define REG_SCL_DMA2_30_H    (REG_SCL_DMA2_BASE + 0x61)
#define REG_SCL_DMA2_31_L    (REG_SCL_DMA2_BASE + 0x62)
#define REG_SCL_DMA2_31_H    (REG_SCL_DMA2_BASE + 0x63)
#define REG_SCL_DMA2_32_L    (REG_SCL_DMA2_BASE + 0x64)
#define REG_SCL_DMA2_32_H    (REG_SCL_DMA2_BASE + 0x65)
#define REG_SCL_DMA2_33_L    (REG_SCL_DMA2_BASE + 0x66)
#define REG_SCL_DMA2_33_H    (REG_SCL_DMA2_BASE + 0x67)
#define REG_SCL_DMA2_34_L    (REG_SCL_DMA2_BASE + 0x68)
#define REG_SCL_DMA2_34_H    (REG_SCL_DMA2_BASE + 0x69)
#define REG_SCL_DMA2_35_L    (REG_SCL_DMA2_BASE + 0x6A)
#define REG_SCL_DMA2_35_H    (REG_SCL_DMA2_BASE + 0x6B)
#define REG_SCL_DMA2_36_L    (REG_SCL_DMA2_BASE + 0x6C)
#define REG_SCL_DMA2_36_H    (REG_SCL_DMA2_BASE + 0x6D)
#define REG_SCL_DMA2_37_L    (REG_SCL_DMA2_BASE + 0x6E)
#define REG_SCL_DMA2_37_H    (REG_SCL_DMA2_BASE + 0x6F)
#define REG_SCL_DMA2_38_L    (REG_SCL_DMA2_BASE + 0x70)
#define REG_SCL_DMA2_38_H    (REG_SCL_DMA2_BASE + 0x71)
#define REG_SCL_DMA2_39_L    (REG_SCL_DMA2_BASE + 0x72)
#define REG_SCL_DMA2_39_H    (REG_SCL_DMA2_BASE + 0x73)
#define REG_SCL_DMA2_3A_L    (REG_SCL_DMA2_BASE + 0x74)
#define REG_SCL_DMA2_3A_H    (REG_SCL_DMA2_BASE + 0x75)
#define REG_SCL_DMA2_3B_L    (REG_SCL_DMA2_BASE + 0x76)
#define REG_SCL_DMA2_3B_H    (REG_SCL_DMA2_BASE + 0x77)
#define REG_SCL_DMA2_3C_L    (REG_SCL_DMA2_BASE + 0x78)
#define REG_SCL_DMA2_3C_H    (REG_SCL_DMA2_BASE + 0x79)
#define REG_SCL_DMA2_3D_L    (REG_SCL_DMA2_BASE + 0x7A)
#define REG_SCL_DMA2_3D_H    (REG_SCL_DMA2_BASE + 0x7B)
#define REG_SCL_DMA2_3E_L    (REG_SCL_DMA2_BASE + 0x7C)
#define REG_SCL_DMA2_3E_H    (REG_SCL_DMA2_BASE + 0x7D)
#define REG_SCL_DMA2_3F_L    (REG_SCL_DMA2_BASE + 0x7E)
#define REG_SCL_DMA2_3F_H    (REG_SCL_DMA2_BASE + 0x7F)
#define REG_SCL_DMA2_40_L    (REG_SCL_DMA2_BASE + 0x80)
#define REG_SCL_DMA2_40_H    (REG_SCL_DMA2_BASE + 0x81)
#define REG_SCL_DMA2_41_L    (REG_SCL_DMA2_BASE + 0x82)
#define REG_SCL_DMA2_41_H    (REG_SCL_DMA2_BASE + 0x83)
#define REG_SCL_DMA2_42_L    (REG_SCL_DMA2_BASE + 0x84)
#define REG_SCL_DMA2_42_H    (REG_SCL_DMA2_BASE + 0x85)
#define REG_SCL_DMA2_43_L    (REG_SCL_DMA2_BASE + 0x86)
#define REG_SCL_DMA2_43_H    (REG_SCL_DMA2_BASE + 0x87)
#define REG_SCL_DMA2_44_L    (REG_SCL_DMA2_BASE + 0x88)
#define REG_SCL_DMA2_44_H    (REG_SCL_DMA2_BASE + 0x89)
#define REG_SCL_DMA2_45_L    (REG_SCL_DMA2_BASE + 0x8A)
#define REG_SCL_DMA2_45_H    (REG_SCL_DMA2_BASE + 0x8B)
#define REG_SCL_DMA2_46_L    (REG_SCL_DMA2_BASE + 0x8C)
#define REG_SCL_DMA2_46_H    (REG_SCL_DMA2_BASE + 0x8D)
#define REG_SCL_DMA2_47_L    (REG_SCL_DMA2_BASE + 0x8E)
#define REG_SCL_DMA2_47_H    (REG_SCL_DMA2_BASE + 0x8F)
#define REG_SCL_DMA2_48_L    (REG_SCL_DMA2_BASE + 0x90)
#define REG_SCL_DMA2_48_H    (REG_SCL_DMA2_BASE + 0x91)
#define REG_SCL_DMA2_49_L    (REG_SCL_DMA2_BASE + 0x92)
#define REG_SCL_DMA2_49_H    (REG_SCL_DMA2_BASE + 0x93)
#define REG_SCL_DMA2_4A_L    (REG_SCL_DMA2_BASE + 0x94)
#define REG_SCL_DMA2_4A_H    (REG_SCL_DMA2_BASE + 0x95)
#define REG_SCL_DMA2_4B_L    (REG_SCL_DMA2_BASE + 0x96)
#define REG_SCL_DMA2_4B_H    (REG_SCL_DMA2_BASE + 0x97)
#define REG_SCL_DMA2_4C_L    (REG_SCL_DMA2_BASE + 0x98)
#define REG_SCL_DMA2_4C_H    (REG_SCL_DMA2_BASE + 0x99)
#define REG_SCL_DMA2_4D_L    (REG_SCL_DMA2_BASE + 0x9A)
#define REG_SCL_DMA2_4D_H    (REG_SCL_DMA2_BASE + 0x9B)
#define REG_SCL_DMA2_4E_L    (REG_SCL_DMA2_BASE + 0x9C)
#define REG_SCL_DMA2_4E_H    (REG_SCL_DMA2_BASE + 0x9D)
#define REG_SCL_DMA2_4F_L    (REG_SCL_DMA2_BASE + 0x9E)
#define REG_SCL_DMA2_4F_H    (REG_SCL_DMA2_BASE + 0x9F)
#define REG_SCL_DMA2_50_L    (REG_SCL_DMA2_BASE + 0xA0)
#define REG_SCL_DMA2_50_H    (REG_SCL_DMA2_BASE + 0xA1)
#define REG_SCL_DMA2_51_L    (REG_SCL_DMA2_BASE + 0xA2)
#define REG_SCL_DMA2_51_H    (REG_SCL_DMA2_BASE + 0xA3)
#define REG_SCL_DMA2_52_L    (REG_SCL_DMA2_BASE + 0xA4)
#define REG_SCL_DMA2_52_H    (REG_SCL_DMA2_BASE + 0xA5)
#define REG_SCL_DMA2_53_L    (REG_SCL_DMA2_BASE + 0xA6)
#define REG_SCL_DMA2_53_H    (REG_SCL_DMA2_BASE + 0xA7)
#define REG_SCL_DMA2_54_L    (REG_SCL_DMA2_BASE + 0xA8)
#define REG_SCL_DMA2_54_H    (REG_SCL_DMA2_BASE + 0xA9)
#define REG_SCL_DMA2_55_L    (REG_SCL_DMA2_BASE + 0xAA)
#define REG_SCL_DMA2_55_H    (REG_SCL_DMA2_BASE + 0xAB)
#define REG_SCL_DMA2_56_L    (REG_SCL_DMA2_BASE + 0xAC)
#define REG_SCL_DMA2_56_H    (REG_SCL_DMA2_BASE + 0xAD)
#define REG_SCL_DMA2_57_L    (REG_SCL_DMA2_BASE + 0xAE)
#define REG_SCL_DMA2_57_H    (REG_SCL_DMA2_BASE + 0xAF)
#define REG_SCL_DMA2_58_L    (REG_SCL_DMA2_BASE + 0xB0)
#define REG_SCL_DMA2_58_H    (REG_SCL_DMA2_BASE + 0xB1)
#define REG_SCL_DMA2_59_L    (REG_SCL_DMA2_BASE + 0xB2)
#define REG_SCL_DMA2_59_H    (REG_SCL_DMA2_BASE + 0xB3)
#define REG_SCL_DMA2_5A_L    (REG_SCL_DMA2_BASE + 0xB4)
#define REG_SCL_DMA2_5A_H    (REG_SCL_DMA2_BASE + 0xB5)
#define REG_SCL_DMA2_5B_L    (REG_SCL_DMA2_BASE + 0xB6)
#define REG_SCL_DMA2_5B_H    (REG_SCL_DMA2_BASE + 0xB7)
#define REG_SCL_DMA2_5C_L    (REG_SCL_DMA2_BASE + 0xB8)
#define REG_SCL_DMA2_5C_H    (REG_SCL_DMA2_BASE + 0xB9)
#define REG_SCL_DMA2_5D_L    (REG_SCL_DMA2_BASE + 0xBA)
#define REG_SCL_DMA2_5D_H    (REG_SCL_DMA2_BASE + 0xBB)
#define REG_SCL_DMA2_5E_L    (REG_SCL_DMA2_BASE + 0xBC)
#define REG_SCL_DMA2_5E_H    (REG_SCL_DMA2_BASE + 0xBD)
#define REG_SCL_DMA2_5F_L    (REG_SCL_DMA2_BASE + 0xBE)
#define REG_SCL_DMA2_5F_H    (REG_SCL_DMA2_BASE + 0xBF)
#define REG_SCL_DMA2_60_L    (REG_SCL_DMA2_BASE + 0xC0)
#define REG_SCL_DMA2_60_H    (REG_SCL_DMA2_BASE + 0xC1)
#define REG_SCL_DMA2_61_L    (REG_SCL_DMA2_BASE + 0xC2)
#define REG_SCL_DMA2_61_H    (REG_SCL_DMA2_BASE + 0xC3)
#define REG_SCL_DMA2_62_L    (REG_SCL_DMA2_BASE + 0xC4)
#define REG_SCL_DMA2_62_H    (REG_SCL_DMA2_BASE + 0xC5)
#define REG_SCL_DMA2_63_L    (REG_SCL_DMA2_BASE + 0xC6)
#define REG_SCL_DMA2_63_H    (REG_SCL_DMA2_BASE + 0xC7)
#define REG_SCL_DMA2_64_L    (REG_SCL_DMA2_BASE + 0xC8)
#define REG_SCL_DMA2_64_H    (REG_SCL_DMA2_BASE + 0xC9)
#define REG_SCL_DMA2_65_L    (REG_SCL_DMA2_BASE + 0xCA)
#define REG_SCL_DMA2_65_H    (REG_SCL_DMA2_BASE + 0xCB)
#define REG_SCL_DMA2_66_L    (REG_SCL_DMA2_BASE + 0xCC)
#define REG_SCL_DMA2_66_H    (REG_SCL_DMA2_BASE + 0xCD)
#define REG_SCL_DMA2_67_L    (REG_SCL_DMA2_BASE + 0xCE)
#define REG_SCL_DMA2_67_H    (REG_SCL_DMA2_BASE + 0xCF)
#define REG_SCL_DMA2_68_L    (REG_SCL_DMA2_BASE + 0xD0)
#define REG_SCL_DMA2_68_H    (REG_SCL_DMA2_BASE + 0xD1)
#define REG_SCL_DMA2_69_L    (REG_SCL_DMA2_BASE + 0xD2)
#define REG_SCL_DMA2_69_H    (REG_SCL_DMA2_BASE + 0xD3)
#define REG_SCL_DMA2_6A_L    (REG_SCL_DMA2_BASE + 0xD4)
#define REG_SCL_DMA2_6A_H    (REG_SCL_DMA2_BASE + 0xD5)
#define REG_SCL_DMA2_6B_L    (REG_SCL_DMA2_BASE + 0xD6)
#define REG_SCL_DMA2_6B_H    (REG_SCL_DMA2_BASE + 0xD7)
#define REG_SCL_DMA2_6C_L    (REG_SCL_DMA2_BASE + 0xD8)
#define REG_SCL_DMA2_6C_H    (REG_SCL_DMA2_BASE + 0xD9)
#define REG_SCL_DMA2_6D_L    (REG_SCL_DMA2_BASE + 0xDA)
#define REG_SCL_DMA2_6D_H    (REG_SCL_DMA2_BASE + 0xDB)
#define REG_SCL_DMA2_6E_L    (REG_SCL_DMA2_BASE + 0xDC)
#define REG_SCL_DMA2_6E_H    (REG_SCL_DMA2_BASE + 0xDD)
#define REG_SCL_DMA2_6F_L    (REG_SCL_DMA2_BASE + 0xDE)
#define REG_SCL_DMA2_6F_H    (REG_SCL_DMA2_BASE + 0xDF)
#define REG_SCL_DMA2_70_L    (REG_SCL_DMA2_BASE + 0xE0)
#define REG_SCL_DMA2_70_H    (REG_SCL_DMA2_BASE + 0xE1)
#define REG_SCL_DMA2_71_L    (REG_SCL_DMA2_BASE + 0xE2)
#define REG_SCL_DMA2_71_H    (REG_SCL_DMA2_BASE + 0xE3)
#define REG_SCL_DMA2_72_L    (REG_SCL_DMA2_BASE + 0xE4)
#define REG_SCL_DMA2_72_H    (REG_SCL_DMA2_BASE + 0xE5)
#define REG_SCL_DMA2_73_L    (REG_SCL_DMA2_BASE + 0xE6)
#define REG_SCL_DMA2_73_H    (REG_SCL_DMA2_BASE + 0xE7)
#define REG_SCL_DMA2_74_L    (REG_SCL_DMA2_BASE + 0xE8)
#define REG_SCL_DMA2_74_H    (REG_SCL_DMA2_BASE + 0xE9)
#define REG_SCL_DMA2_75_L    (REG_SCL_DMA2_BASE + 0xEA)
#define REG_SCL_DMA2_75_H    (REG_SCL_DMA2_BASE + 0xEB)
#define REG_SCL_DMA2_76_L    (REG_SCL_DMA2_BASE + 0xEC)
#define REG_SCL_DMA2_76_H    (REG_SCL_DMA2_BASE + 0xED)
#define REG_SCL_DMA2_77_L    (REG_SCL_DMA2_BASE + 0xEE)
#define REG_SCL_DMA2_77_H    (REG_SCL_DMA2_BASE + 0xEF)
#define REG_SCL_DMA2_78_L    (REG_SCL_DMA2_BASE + 0xF0)
#define REG_SCL_DMA2_78_H    (REG_SCL_DMA2_BASE + 0xF1)
#define REG_SCL_DMA2_79_L    (REG_SCL_DMA2_BASE + 0xF2)
#define REG_SCL_DMA2_79_H    (REG_SCL_DMA2_BASE + 0xF3)
#define REG_SCL_DMA2_7A_L    (REG_SCL_DMA2_BASE + 0xF4)
#define REG_SCL_DMA2_7A_H    (REG_SCL_DMA2_BASE + 0xF5)
#define REG_SCL_DMA2_7B_L    (REG_SCL_DMA2_BASE + 0xF6)
#define REG_SCL_DMA2_7B_H    (REG_SCL_DMA2_BASE + 0xF7)
#define REG_SCL_DMA2_7C_L    (REG_SCL_DMA2_BASE + 0xF8)
#define REG_SCL_DMA2_7C_H    (REG_SCL_DMA2_BASE + 0xF9)
#define REG_SCL_DMA2_7D_L    (REG_SCL_DMA2_BASE + 0xFA)
#define REG_SCL_DMA2_7D_H    (REG_SCL_DMA2_BASE + 0xFB)
#define REG_SCL_DMA2_7E_L    (REG_SCL_DMA2_BASE + 0xFC)
#define REG_SCL_DMA2_7E_H    (REG_SCL_DMA2_BASE + 0xFD)
#define REG_SCL_DMA2_7F_L    (REG_SCL_DMA2_BASE + 0xFE)
#define REG_SCL_DMA2_7F_H    (REG_SCL_DMA2_BASE + 0xFF)

#define REG_SCL_DNR0_00_L    (REG_SCL_DNR0_BASE + 0x00)
#define REG_SCL_DNR0_00_H    (REG_SCL_DNR0_BASE + 0x01)
#define REG_SCL_DNR0_01_L    (REG_SCL_DNR0_BASE + 0x02)
#define REG_SCL_DNR0_01_H    (REG_SCL_DNR0_BASE + 0x03)
#define REG_SCL_DNR0_02_L    (REG_SCL_DNR0_BASE + 0x04)
#define REG_SCL_DNR0_02_H    (REG_SCL_DNR0_BASE + 0x05)
#define REG_SCL_DNR0_03_L    (REG_SCL_DNR0_BASE + 0x06)
#define REG_SCL_DNR0_03_H    (REG_SCL_DNR0_BASE + 0x07)
#define REG_SCL_DNR0_04_L    (REG_SCL_DNR0_BASE + 0x08)
#define REG_SCL_DNR0_04_H    (REG_SCL_DNR0_BASE + 0x09)
#define REG_SCL_DNR0_05_L    (REG_SCL_DNR0_BASE + 0x0A)
#define REG_SCL_DNR0_05_H    (REG_SCL_DNR0_BASE + 0x0B)
#define REG_SCL_DNR0_06_L    (REG_SCL_DNR0_BASE + 0x0C)
#define REG_SCL_DNR0_06_H    (REG_SCL_DNR0_BASE + 0x0D)
#define REG_SCL_DNR0_07_L    (REG_SCL_DNR0_BASE + 0x0E)
#define REG_SCL_DNR0_07_H    (REG_SCL_DNR0_BASE + 0x0F)
#define REG_SCL_DNR0_08_L    (REG_SCL_DNR0_BASE + 0x10)
#define REG_SCL_DNR0_08_H    (REG_SCL_DNR0_BASE + 0x11)
#define REG_SCL_DNR0_09_L    (REG_SCL_DNR0_BASE + 0x12)
#define REG_SCL_DNR0_09_H    (REG_SCL_DNR0_BASE + 0x13)
#define REG_SCL_DNR0_0A_L    (REG_SCL_DNR0_BASE + 0x14)
#define REG_SCL_DNR0_0A_H    (REG_SCL_DNR0_BASE + 0x15)
#define REG_SCL_DNR0_0B_L    (REG_SCL_DNR0_BASE + 0x16)
#define REG_SCL_DNR0_0B_H    (REG_SCL_DNR0_BASE + 0x17)
#define REG_SCL_DNR0_0C_L    (REG_SCL_DNR0_BASE + 0x18)
#define REG_SCL_DNR0_0C_H    (REG_SCL_DNR0_BASE + 0x19)
#define REG_SCL_DNR0_0D_L    (REG_SCL_DNR0_BASE + 0x1A)
#define REG_SCL_DNR0_0D_H    (REG_SCL_DNR0_BASE + 0x1B)
#define REG_SCL_DNR0_0E_L    (REG_SCL_DNR0_BASE + 0x1C)
#define REG_SCL_DNR0_0E_H    (REG_SCL_DNR0_BASE + 0x1D)
#define REG_SCL_DNR0_0F_L    (REG_SCL_DNR0_BASE + 0x1E)
#define REG_SCL_DNR0_0F_H    (REG_SCL_DNR0_BASE + 0x1F)
#define REG_SCL_DNR0_10_L    (REG_SCL_DNR0_BASE + 0x20)
#define REG_SCL_DNR0_10_H    (REG_SCL_DNR0_BASE + 0x21)
#define REG_SCL_DNR0_11_L    (REG_SCL_DNR0_BASE + 0x22)
#define REG_SCL_DNR0_11_H    (REG_SCL_DNR0_BASE + 0x23)
#define REG_SCL_DNR0_12_L    (REG_SCL_DNR0_BASE + 0x24)
#define REG_SCL_DNR0_12_H    (REG_SCL_DNR0_BASE + 0x25)
#define REG_SCL_DNR0_13_L    (REG_SCL_DNR0_BASE + 0x26)
#define REG_SCL_DNR0_13_H    (REG_SCL_DNR0_BASE + 0x27)
#define REG_SCL_DNR0_14_L    (REG_SCL_DNR0_BASE + 0x28)
#define REG_SCL_DNR0_14_H    (REG_SCL_DNR0_BASE + 0x29)
#define REG_SCL_DNR0_15_L    (REG_SCL_DNR0_BASE + 0x2A)
#define REG_SCL_DNR0_15_H    (REG_SCL_DNR0_BASE + 0x2B)
#define REG_SCL_DNR0_16_L    (REG_SCL_DNR0_BASE + 0x2C)
#define REG_SCL_DNR0_16_H    (REG_SCL_DNR0_BASE + 0x2D)
#define REG_SCL_DNR0_17_L    (REG_SCL_DNR0_BASE + 0x2E)
#define REG_SCL_DNR0_17_H    (REG_SCL_DNR0_BASE + 0x2F)
#define REG_SCL_DNR0_18_L    (REG_SCL_DNR0_BASE + 0x30)
#define REG_SCL_DNR0_18_H    (REG_SCL_DNR0_BASE + 0x31)
#define REG_SCL_DNR0_19_L    (REG_SCL_DNR0_BASE + 0x32)
#define REG_SCL_DNR0_19_H    (REG_SCL_DNR0_BASE + 0x33)
#define REG_SCL_DNR0_1A_L    (REG_SCL_DNR0_BASE + 0x34)
#define REG_SCL_DNR0_1A_H    (REG_SCL_DNR0_BASE + 0x35)
#define REG_SCL_DNR0_1B_L    (REG_SCL_DNR0_BASE + 0x36)
#define REG_SCL_DNR0_1B_H    (REG_SCL_DNR0_BASE + 0x37)
#define REG_SCL_DNR0_1C_L    (REG_SCL_DNR0_BASE + 0x38)
#define REG_SCL_DNR0_1C_H    (REG_SCL_DNR0_BASE + 0x39)
#define REG_SCL_DNR0_1D_L    (REG_SCL_DNR0_BASE + 0x3A)
#define REG_SCL_DNR0_1D_H    (REG_SCL_DNR0_BASE + 0x3B)
#define REG_SCL_DNR0_1E_L    (REG_SCL_DNR0_BASE + 0x3C)
#define REG_SCL_DNR0_1E_H    (REG_SCL_DNR0_BASE + 0x3D)
#define REG_SCL_DNR0_1F_L    (REG_SCL_DNR0_BASE + 0x3E)
#define REG_SCL_DNR0_1F_H    (REG_SCL_DNR0_BASE + 0x3F)
#define REG_SCL_DNR0_20_L    (REG_SCL_DNR0_BASE + 0x40)
#define REG_SCL_DNR0_20_H    (REG_SCL_DNR0_BASE + 0x41)
#define REG_SCL_DNR0_21_L    (REG_SCL_DNR0_BASE + 0x42)
#define REG_SCL_DNR0_21_H    (REG_SCL_DNR0_BASE + 0x43)
#define REG_SCL_DNR0_22_L    (REG_SCL_DNR0_BASE + 0x44)
#define REG_SCL_DNR0_22_H    (REG_SCL_DNR0_BASE + 0x45)
#define REG_SCL_DNR0_23_L    (REG_SCL_DNR0_BASE + 0x46)
#define REG_SCL_DNR0_23_H    (REG_SCL_DNR0_BASE + 0x47)
#define REG_SCL_DNR0_24_L    (REG_SCL_DNR0_BASE + 0x48)
#define REG_SCL_DNR0_24_H    (REG_SCL_DNR0_BASE + 0x49)
#define REG_SCL_DNR0_25_L    (REG_SCL_DNR0_BASE + 0x4A)
#define REG_SCL_DNR0_25_H    (REG_SCL_DNR0_BASE + 0x4B)
#define REG_SCL_DNR0_26_L    (REG_SCL_DNR0_BASE + 0x4C)
#define REG_SCL_DNR0_26_H    (REG_SCL_DNR0_BASE + 0x4D)
#define REG_SCL_DNR0_27_L    (REG_SCL_DNR0_BASE + 0x4E)
#define REG_SCL_DNR0_27_H    (REG_SCL_DNR0_BASE + 0x4F)
#define REG_SCL_DNR0_28_L    (REG_SCL_DNR0_BASE + 0x50)
#define REG_SCL_DNR0_28_H    (REG_SCL_DNR0_BASE + 0x51)
#define REG_SCL_DNR0_29_L    (REG_SCL_DNR0_BASE + 0x52)
#define REG_SCL_DNR0_29_H    (REG_SCL_DNR0_BASE + 0x53)
#define REG_SCL_DNR0_2A_L    (REG_SCL_DNR0_BASE + 0x54)
#define REG_SCL_DNR0_2A_H    (REG_SCL_DNR0_BASE + 0x55)
#define REG_SCL_DNR0_2B_L    (REG_SCL_DNR0_BASE + 0x56)
#define REG_SCL_DNR0_2B_H    (REG_SCL_DNR0_BASE + 0x57)
#define REG_SCL_DNR0_2C_L    (REG_SCL_DNR0_BASE + 0x58)
#define REG_SCL_DNR0_2C_H    (REG_SCL_DNR0_BASE + 0x59)
#define REG_SCL_DNR0_2D_L    (REG_SCL_DNR0_BASE + 0x5A)
#define REG_SCL_DNR0_2D_H    (REG_SCL_DNR0_BASE + 0x5B)
#define REG_SCL_DNR0_2E_L    (REG_SCL_DNR0_BASE + 0x5C)
#define REG_SCL_DNR0_2E_H    (REG_SCL_DNR0_BASE + 0x5D)
#define REG_SCL_DNR0_2F_L    (REG_SCL_DNR0_BASE + 0x5E)
#define REG_SCL_DNR0_2F_H    (REG_SCL_DNR0_BASE + 0x5F)
#define REG_SCL_DNR0_30_L    (REG_SCL_DNR0_BASE + 0x60)
#define REG_SCL_DNR0_30_H    (REG_SCL_DNR0_BASE + 0x61)
#define REG_SCL_DNR0_31_L    (REG_SCL_DNR0_BASE + 0x62)
#define REG_SCL_DNR0_31_H    (REG_SCL_DNR0_BASE + 0x63)
#define REG_SCL_DNR0_32_L    (REG_SCL_DNR0_BASE + 0x64)
#define REG_SCL_DNR0_32_H    (REG_SCL_DNR0_BASE + 0x65)
#define REG_SCL_DNR0_33_L    (REG_SCL_DNR0_BASE + 0x66)
#define REG_SCL_DNR0_33_H    (REG_SCL_DNR0_BASE + 0x67)
#define REG_SCL_DNR0_34_L    (REG_SCL_DNR0_BASE + 0x68)
#define REG_SCL_DNR0_34_H    (REG_SCL_DNR0_BASE + 0x69)
#define REG_SCL_DNR0_35_L    (REG_SCL_DNR0_BASE + 0x6A)
#define REG_SCL_DNR0_35_H    (REG_SCL_DNR0_BASE + 0x6B)
#define REG_SCL_DNR0_36_L    (REG_SCL_DNR0_BASE + 0x6C)
#define REG_SCL_DNR0_36_H    (REG_SCL_DNR0_BASE + 0x6D)
#define REG_SCL_DNR0_37_L    (REG_SCL_DNR0_BASE + 0x6E)
#define REG_SCL_DNR0_37_H    (REG_SCL_DNR0_BASE + 0x6F)
#define REG_SCL_DNR0_38_L    (REG_SCL_DNR0_BASE + 0x70)
#define REG_SCL_DNR0_38_H    (REG_SCL_DNR0_BASE + 0x71)
#define REG_SCL_DNR0_39_L    (REG_SCL_DNR0_BASE + 0x72)
#define REG_SCL_DNR0_39_H    (REG_SCL_DNR0_BASE + 0x73)
#define REG_SCL_DNR0_3A_L    (REG_SCL_DNR0_BASE + 0x74)
#define REG_SCL_DNR0_3A_H    (REG_SCL_DNR0_BASE + 0x75)
#define REG_SCL_DNR0_3B_L    (REG_SCL_DNR0_BASE + 0x76)
#define REG_SCL_DNR0_3B_H    (REG_SCL_DNR0_BASE + 0x77)
#define REG_SCL_DNR0_3C_L    (REG_SCL_DNR0_BASE + 0x78)
#define REG_SCL_DNR0_3C_H    (REG_SCL_DNR0_BASE + 0x79)
#define REG_SCL_DNR0_3D_L    (REG_SCL_DNR0_BASE + 0x7A)
#define REG_SCL_DNR0_3D_H    (REG_SCL_DNR0_BASE + 0x7B)
#define REG_SCL_DNR0_3E_L    (REG_SCL_DNR0_BASE + 0x7C)
#define REG_SCL_DNR0_3E_H    (REG_SCL_DNR0_BASE + 0x7D)
#define REG_SCL_DNR0_3F_L    (REG_SCL_DNR0_BASE + 0x7E)
#define REG_SCL_DNR0_3F_H    (REG_SCL_DNR0_BASE + 0x7F)
#define REG_SCL_DNR0_40_L    (REG_SCL_DNR0_BASE + 0x80)
#define REG_SCL_DNR0_40_H    (REG_SCL_DNR0_BASE + 0x81)
#define REG_SCL_DNR0_41_L    (REG_SCL_DNR0_BASE + 0x82)
#define REG_SCL_DNR0_41_H    (REG_SCL_DNR0_BASE + 0x83)
#define REG_SCL_DNR0_42_L    (REG_SCL_DNR0_BASE + 0x84)
#define REG_SCL_DNR0_42_H    (REG_SCL_DNR0_BASE + 0x85)
#define REG_SCL_DNR0_43_L    (REG_SCL_DNR0_BASE + 0x86)
#define REG_SCL_DNR0_43_H    (REG_SCL_DNR0_BASE + 0x87)
#define REG_SCL_DNR0_44_L    (REG_SCL_DNR0_BASE + 0x88)
#define REG_SCL_DNR0_44_H    (REG_SCL_DNR0_BASE + 0x89)
#define REG_SCL_DNR0_45_L    (REG_SCL_DNR0_BASE + 0x8A)
#define REG_SCL_DNR0_45_H    (REG_SCL_DNR0_BASE + 0x8B)
#define REG_SCL_DNR0_46_L    (REG_SCL_DNR0_BASE + 0x8C)
#define REG_SCL_DNR0_46_H    (REG_SCL_DNR0_BASE + 0x8D)
#define REG_SCL_DNR0_47_L    (REG_SCL_DNR0_BASE + 0x8E)
#define REG_SCL_DNR0_47_H    (REG_SCL_DNR0_BASE + 0x8F)
#define REG_SCL_DNR0_48_L    (REG_SCL_DNR0_BASE + 0x90)
#define REG_SCL_DNR0_48_H    (REG_SCL_DNR0_BASE + 0x91)
#define REG_SCL_DNR0_49_L    (REG_SCL_DNR0_BASE + 0x92)
#define REG_SCL_DNR0_49_H    (REG_SCL_DNR0_BASE + 0x93)
#define REG_SCL_DNR0_4A_L    (REG_SCL_DNR0_BASE + 0x94)
#define REG_SCL_DNR0_4A_H    (REG_SCL_DNR0_BASE + 0x95)
#define REG_SCL_DNR0_4B_L    (REG_SCL_DNR0_BASE + 0x96)
#define REG_SCL_DNR0_4B_H    (REG_SCL_DNR0_BASE + 0x97)
#define REG_SCL_DNR0_4C_L    (REG_SCL_DNR0_BASE + 0x98)
#define REG_SCL_DNR0_4C_H    (REG_SCL_DNR0_BASE + 0x99)
#define REG_SCL_DNR0_4D_L    (REG_SCL_DNR0_BASE + 0x9A)
#define REG_SCL_DNR0_4D_H    (REG_SCL_DNR0_BASE + 0x9B)
#define REG_SCL_DNR0_4E_L    (REG_SCL_DNR0_BASE + 0x9C)
#define REG_SCL_DNR0_4E_H    (REG_SCL_DNR0_BASE + 0x9D)
#define REG_SCL_DNR0_4F_L    (REG_SCL_DNR0_BASE + 0x9E)
#define REG_SCL_DNR0_4F_H    (REG_SCL_DNR0_BASE + 0x9F)
#define REG_SCL_DNR0_50_L    (REG_SCL_DNR0_BASE + 0xA0)
#define REG_SCL_DNR0_50_H    (REG_SCL_DNR0_BASE + 0xA1)
#define REG_SCL_DNR0_51_L    (REG_SCL_DNR0_BASE + 0xA2)
#define REG_SCL_DNR0_51_H    (REG_SCL_DNR0_BASE + 0xA3)
#define REG_SCL_DNR0_52_L    (REG_SCL_DNR0_BASE + 0xA4)
#define REG_SCL_DNR0_52_H    (REG_SCL_DNR0_BASE + 0xA5)
#define REG_SCL_DNR0_53_L    (REG_SCL_DNR0_BASE + 0xA6)
#define REG_SCL_DNR0_53_H    (REG_SCL_DNR0_BASE + 0xA7)
#define REG_SCL_DNR0_54_L    (REG_SCL_DNR0_BASE + 0xA8)
#define REG_SCL_DNR0_54_H    (REG_SCL_DNR0_BASE + 0xA9)
#define REG_SCL_DNR0_55_L    (REG_SCL_DNR0_BASE + 0xAA)
#define REG_SCL_DNR0_55_H    (REG_SCL_DNR0_BASE + 0xAB)
#define REG_SCL_DNR0_56_L    (REG_SCL_DNR0_BASE + 0xAC)
#define REG_SCL_DNR0_56_H    (REG_SCL_DNR0_BASE + 0xAD)
#define REG_SCL_DNR0_57_L    (REG_SCL_DNR0_BASE + 0xAE)
#define REG_SCL_DNR0_57_H    (REG_SCL_DNR0_BASE + 0xAF)
#define REG_SCL_DNR0_58_L    (REG_SCL_DNR0_BASE + 0xB0)
#define REG_SCL_DNR0_58_H    (REG_SCL_DNR0_BASE + 0xB1)
#define REG_SCL_DNR0_59_L    (REG_SCL_DNR0_BASE + 0xB2)
#define REG_SCL_DNR0_59_H    (REG_SCL_DNR0_BASE + 0xB3)
#define REG_SCL_DNR0_5A_L    (REG_SCL_DNR0_BASE + 0xB4)
#define REG_SCL_DNR0_5A_H    (REG_SCL_DNR0_BASE + 0xB5)
#define REG_SCL_DNR0_5B_L    (REG_SCL_DNR0_BASE + 0xB6)
#define REG_SCL_DNR0_5B_H    (REG_SCL_DNR0_BASE + 0xB7)
#define REG_SCL_DNR0_5C_L    (REG_SCL_DNR0_BASE + 0xB8)
#define REG_SCL_DNR0_5C_H    (REG_SCL_DNR0_BASE + 0xB9)
#define REG_SCL_DNR0_5D_L    (REG_SCL_DNR0_BASE + 0xBA)
#define REG_SCL_DNR0_5D_H    (REG_SCL_DNR0_BASE + 0xBB)
#define REG_SCL_DNR0_5E_L    (REG_SCL_DNR0_BASE + 0xBC)
#define REG_SCL_DNR0_5E_H    (REG_SCL_DNR0_BASE + 0xBD)
#define REG_SCL_DNR0_5F_L    (REG_SCL_DNR0_BASE + 0xBE)
#define REG_SCL_DNR0_5F_H    (REG_SCL_DNR0_BASE + 0xBF)
#define REG_SCL_DNR0_60_L    (REG_SCL_DNR0_BASE + 0xC0)
#define REG_SCL_DNR0_60_H    (REG_SCL_DNR0_BASE + 0xC1)
#define REG_SCL_DNR0_61_L    (REG_SCL_DNR0_BASE + 0xC2)
#define REG_SCL_DNR0_61_H    (REG_SCL_DNR0_BASE + 0xC3)
#define REG_SCL_DNR0_62_L    (REG_SCL_DNR0_BASE + 0xC4)
#define REG_SCL_DNR0_62_H    (REG_SCL_DNR0_BASE + 0xC5)
#define REG_SCL_DNR0_63_L    (REG_SCL_DNR0_BASE + 0xC6)
#define REG_SCL_DNR0_63_H    (REG_SCL_DNR0_BASE + 0xC7)
#define REG_SCL_DNR0_64_L    (REG_SCL_DNR0_BASE + 0xC8)
#define REG_SCL_DNR0_64_H    (REG_SCL_DNR0_BASE + 0xC9)
#define REG_SCL_DNR0_65_L    (REG_SCL_DNR0_BASE + 0xCA)
#define REG_SCL_DNR0_65_H    (REG_SCL_DNR0_BASE + 0xCB)
#define REG_SCL_DNR0_66_L    (REG_SCL_DNR0_BASE + 0xCC)
#define REG_SCL_DNR0_66_H    (REG_SCL_DNR0_BASE + 0xCD)
#define REG_SCL_DNR0_67_L    (REG_SCL_DNR0_BASE + 0xCE)
#define REG_SCL_DNR0_67_H    (REG_SCL_DNR0_BASE + 0xCF)
#define REG_SCL_DNR0_68_L    (REG_SCL_DNR0_BASE + 0xD0)
#define REG_SCL_DNR0_68_H    (REG_SCL_DNR0_BASE + 0xD1)
#define REG_SCL_DNR0_69_L    (REG_SCL_DNR0_BASE + 0xD2)
#define REG_SCL_DNR0_69_H    (REG_SCL_DNR0_BASE + 0xD3)
#define REG_SCL_DNR0_6A_L    (REG_SCL_DNR0_BASE + 0xD4)
#define REG_SCL_DNR0_6A_H    (REG_SCL_DNR0_BASE + 0xD5)
#define REG_SCL_DNR0_6B_L    (REG_SCL_DNR0_BASE + 0xD6)
#define REG_SCL_DNR0_6B_H    (REG_SCL_DNR0_BASE + 0xD7)
#define REG_SCL_DNR0_6C_L    (REG_SCL_DNR0_BASE + 0xD8)
#define REG_SCL_DNR0_6C_H    (REG_SCL_DNR0_BASE + 0xD9)
#define REG_SCL_DNR0_6D_L    (REG_SCL_DNR0_BASE + 0xDA)
#define REG_SCL_DNR0_6D_H    (REG_SCL_DNR0_BASE + 0xDB)
#define REG_SCL_DNR0_6E_L    (REG_SCL_DNR0_BASE + 0xDC)
#define REG_SCL_DNR0_6E_H    (REG_SCL_DNR0_BASE + 0xDD)
#define REG_SCL_DNR0_6F_L    (REG_SCL_DNR0_BASE + 0xDE)
#define REG_SCL_DNR0_6F_H    (REG_SCL_DNR0_BASE + 0xDF)
#define REG_SCL_DNR0_70_L    (REG_SCL_DNR0_BASE + 0xE0)
#define REG_SCL_DNR0_70_H    (REG_SCL_DNR0_BASE + 0xE1)
#define REG_SCL_DNR0_71_L    (REG_SCL_DNR0_BASE + 0xE2)
#define REG_SCL_DNR0_71_H    (REG_SCL_DNR0_BASE + 0xE3)
#define REG_SCL_DNR0_72_L    (REG_SCL_DNR0_BASE + 0xE4)
#define REG_SCL_DNR0_72_H    (REG_SCL_DNR0_BASE + 0xE5)
#define REG_SCL_DNR0_73_L    (REG_SCL_DNR0_BASE + 0xE6)
#define REG_SCL_DNR0_73_H    (REG_SCL_DNR0_BASE + 0xE7)
#define REG_SCL_DNR0_74_L    (REG_SCL_DNR0_BASE + 0xE8)
#define REG_SCL_DNR0_74_H    (REG_SCL_DNR0_BASE + 0xE9)
#define REG_SCL_DNR0_75_L    (REG_SCL_DNR0_BASE + 0xEA)
#define REG_SCL_DNR0_75_H    (REG_SCL_DNR0_BASE + 0xEB)
#define REG_SCL_DNR0_76_L    (REG_SCL_DNR0_BASE + 0xEC)
#define REG_SCL_DNR0_76_H    (REG_SCL_DNR0_BASE + 0xED)
#define REG_SCL_DNR0_77_L    (REG_SCL_DNR0_BASE + 0xEE)
#define REG_SCL_DNR0_77_H    (REG_SCL_DNR0_BASE + 0xEF)
#define REG_SCL_DNR0_78_L    (REG_SCL_DNR0_BASE + 0xF0)
#define REG_SCL_DNR0_78_H    (REG_SCL_DNR0_BASE + 0xF1)
#define REG_SCL_DNR0_79_L    (REG_SCL_DNR0_BASE + 0xF2)
#define REG_SCL_DNR0_79_H    (REG_SCL_DNR0_BASE + 0xF3)
#define REG_SCL_DNR0_7A_L    (REG_SCL_DNR0_BASE + 0xF4)
#define REG_SCL_DNR0_7A_H    (REG_SCL_DNR0_BASE + 0xF5)
#define REG_SCL_DNR0_7B_L    (REG_SCL_DNR0_BASE + 0xF6)
#define REG_SCL_DNR0_7B_H    (REG_SCL_DNR0_BASE + 0xF7)
#define REG_SCL_DNR0_7C_L    (REG_SCL_DNR0_BASE + 0xF8)
#define REG_SCL_DNR0_7C_H    (REG_SCL_DNR0_BASE + 0xF9)
#define REG_SCL_DNR0_7D_L    (REG_SCL_DNR0_BASE + 0xFA)
#define REG_SCL_DNR0_7D_H    (REG_SCL_DNR0_BASE + 0xFB)
#define REG_SCL_DNR0_7E_L    (REG_SCL_DNR0_BASE + 0xFC)
#define REG_SCL_DNR0_7E_H    (REG_SCL_DNR0_BASE + 0xFD)
#define REG_SCL_DNR0_7F_L    (REG_SCL_DNR0_BASE + 0xFE)
#define REG_SCL_DNR0_7F_H    (REG_SCL_DNR0_BASE + 0xFF)

#define REG_SCL_DNR1_00_L    (REG_SCL_DNR1_BASE + 0x00)
#define REG_SCL_DNR1_00_H    (REG_SCL_DNR1_BASE + 0x01)
#define REG_SCL_DNR1_01_L    (REG_SCL_DNR1_BASE + 0x02)
#define REG_SCL_DNR1_01_H    (REG_SCL_DNR1_BASE + 0x03)
#define REG_SCL_DNR1_02_L    (REG_SCL_DNR1_BASE + 0x04)
#define REG_SCL_DNR1_02_H    (REG_SCL_DNR1_BASE + 0x05)
#define REG_SCL_DNR1_03_L    (REG_SCL_DNR1_BASE + 0x06)
#define REG_SCL_DNR1_03_H    (REG_SCL_DNR1_BASE + 0x07)
#define REG_SCL_DNR1_04_L    (REG_SCL_DNR1_BASE + 0x08)
#define REG_SCL_DNR1_04_H    (REG_SCL_DNR1_BASE + 0x09)
#define REG_SCL_DNR1_05_L    (REG_SCL_DNR1_BASE + 0x0A)
#define REG_SCL_DNR1_05_H    (REG_SCL_DNR1_BASE + 0x0B)
#define REG_SCL_DNR1_06_L    (REG_SCL_DNR1_BASE + 0x0C)
#define REG_SCL_DNR1_06_H    (REG_SCL_DNR1_BASE + 0x0D)
#define REG_SCL_DNR1_07_L    (REG_SCL_DNR1_BASE + 0x0E)
#define REG_SCL_DNR1_07_H    (REG_SCL_DNR1_BASE + 0x0F)
#define REG_SCL_DNR1_08_L    (REG_SCL_DNR1_BASE + 0x10)
#define REG_SCL_DNR1_08_H    (REG_SCL_DNR1_BASE + 0x11)
#define REG_SCL_DNR1_09_L    (REG_SCL_DNR1_BASE + 0x12)
#define REG_SCL_DNR1_09_H    (REG_SCL_DNR1_BASE + 0x13)
#define REG_SCL_DNR1_0A_L    (REG_SCL_DNR1_BASE + 0x14)
#define REG_SCL_DNR1_0A_H    (REG_SCL_DNR1_BASE + 0x15)
#define REG_SCL_DNR1_0B_L    (REG_SCL_DNR1_BASE + 0x16)
#define REG_SCL_DNR1_0B_H    (REG_SCL_DNR1_BASE + 0x17)
#define REG_SCL_DNR1_0C_L    (REG_SCL_DNR1_BASE + 0x18)
#define REG_SCL_DNR1_0C_H    (REG_SCL_DNR1_BASE + 0x19)
#define REG_SCL_DNR1_0D_L    (REG_SCL_DNR1_BASE + 0x1A)
#define REG_SCL_DNR1_0D_H    (REG_SCL_DNR1_BASE + 0x1B)
#define REG_SCL_DNR1_0E_L    (REG_SCL_DNR1_BASE + 0x1C)
#define REG_SCL_DNR1_0E_H    (REG_SCL_DNR1_BASE + 0x1D)
#define REG_SCL_DNR1_0F_L    (REG_SCL_DNR1_BASE + 0x1E)
#define REG_SCL_DNR1_0F_H    (REG_SCL_DNR1_BASE + 0x1F)
#define REG_SCL_DNR1_10_L    (REG_SCL_DNR1_BASE + 0x20)
#define REG_SCL_DNR1_10_H    (REG_SCL_DNR1_BASE + 0x21)
#define REG_SCL_DNR1_11_L    (REG_SCL_DNR1_BASE + 0x22)
#define REG_SCL_DNR1_11_H    (REG_SCL_DNR1_BASE + 0x23)
#define REG_SCL_DNR1_12_L    (REG_SCL_DNR1_BASE + 0x24)
#define REG_SCL_DNR1_12_H    (REG_SCL_DNR1_BASE + 0x25)
#define REG_SCL_DNR1_13_L    (REG_SCL_DNR1_BASE + 0x26)
#define REG_SCL_DNR1_13_H    (REG_SCL_DNR1_BASE + 0x27)
#define REG_SCL_DNR1_14_L    (REG_SCL_DNR1_BASE + 0x28)
#define REG_SCL_DNR1_14_H    (REG_SCL_DNR1_BASE + 0x29)
#define REG_SCL_DNR1_15_L    (REG_SCL_DNR1_BASE + 0x2A)
#define REG_SCL_DNR1_15_H    (REG_SCL_DNR1_BASE + 0x2B)
#define REG_SCL_DNR1_16_L    (REG_SCL_DNR1_BASE + 0x2C)
#define REG_SCL_DNR1_16_H    (REG_SCL_DNR1_BASE + 0x2D)
#define REG_SCL_DNR1_17_L    (REG_SCL_DNR1_BASE + 0x2E)
#define REG_SCL_DNR1_17_H    (REG_SCL_DNR1_BASE + 0x2F)
#define REG_SCL_DNR1_18_L    (REG_SCL_DNR1_BASE + 0x30)
#define REG_SCL_DNR1_18_H    (REG_SCL_DNR1_BASE + 0x31)
#define REG_SCL_DNR1_19_L    (REG_SCL_DNR1_BASE + 0x32)
#define REG_SCL_DNR1_19_H    (REG_SCL_DNR1_BASE + 0x33)
#define REG_SCL_DNR1_1A_L    (REG_SCL_DNR1_BASE + 0x34)
#define REG_SCL_DNR1_1A_H    (REG_SCL_DNR1_BASE + 0x35)
#define REG_SCL_DNR1_1B_L    (REG_SCL_DNR1_BASE + 0x36)
#define REG_SCL_DNR1_1B_H    (REG_SCL_DNR1_BASE + 0x37)
#define REG_SCL_DNR1_1C_L    (REG_SCL_DNR1_BASE + 0x38)
#define REG_SCL_DNR1_1C_H    (REG_SCL_DNR1_BASE + 0x39)
#define REG_SCL_DNR1_1D_L    (REG_SCL_DNR1_BASE + 0x3A)
#define REG_SCL_DNR1_1D_H    (REG_SCL_DNR1_BASE + 0x3B)
#define REG_SCL_DNR1_1E_L    (REG_SCL_DNR1_BASE + 0x3C)
#define REG_SCL_DNR1_1E_H    (REG_SCL_DNR1_BASE + 0x3D)
#define REG_SCL_DNR1_1F_L    (REG_SCL_DNR1_BASE + 0x3E)
#define REG_SCL_DNR1_1F_H    (REG_SCL_DNR1_BASE + 0x3F)
#define REG_SCL_DNR1_20_L    (REG_SCL_DNR1_BASE + 0x40)
#define REG_SCL_DNR1_20_H    (REG_SCL_DNR1_BASE + 0x41)
#define REG_SCL_DNR1_21_L    (REG_SCL_DNR1_BASE + 0x42)
#define REG_SCL_DNR1_21_H    (REG_SCL_DNR1_BASE + 0x43)
#define REG_SCL_DNR1_22_L    (REG_SCL_DNR1_BASE + 0x44)
#define REG_SCL_DNR1_22_H    (REG_SCL_DNR1_BASE + 0x45)
#define REG_SCL_DNR1_23_L    (REG_SCL_DNR1_BASE + 0x46)
#define REG_SCL_DNR1_23_H    (REG_SCL_DNR1_BASE + 0x47)
#define REG_SCL_DNR1_24_L    (REG_SCL_DNR1_BASE + 0x48)
#define REG_SCL_DNR1_24_H    (REG_SCL_DNR1_BASE + 0x49)
#define REG_SCL_DNR1_25_L    (REG_SCL_DNR1_BASE + 0x4A)
#define REG_SCL_DNR1_25_H    (REG_SCL_DNR1_BASE + 0x4B)
#define REG_SCL_DNR1_26_L    (REG_SCL_DNR1_BASE + 0x4C)
#define REG_SCL_DNR1_26_H    (REG_SCL_DNR1_BASE + 0x4D)
#define REG_SCL_DNR1_27_L    (REG_SCL_DNR1_BASE + 0x4E)
#define REG_SCL_DNR1_27_H    (REG_SCL_DNR1_BASE + 0x4F)
#define REG_SCL_DNR1_28_L    (REG_SCL_DNR1_BASE + 0x50)
#define REG_SCL_DNR1_28_H    (REG_SCL_DNR1_BASE + 0x51)
#define REG_SCL_DNR1_29_L    (REG_SCL_DNR1_BASE + 0x52)
#define REG_SCL_DNR1_29_H    (REG_SCL_DNR1_BASE + 0x53)
#define REG_SCL_DNR1_2A_L    (REG_SCL_DNR1_BASE + 0x54)
#define REG_SCL_DNR1_2A_H    (REG_SCL_DNR1_BASE + 0x55)
#define REG_SCL_DNR1_2B_L    (REG_SCL_DNR1_BASE + 0x56)
#define REG_SCL_DNR1_2B_H    (REG_SCL_DNR1_BASE + 0x57)
#define REG_SCL_DNR1_2C_L    (REG_SCL_DNR1_BASE + 0x58)
#define REG_SCL_DNR1_2C_H    (REG_SCL_DNR1_BASE + 0x59)
#define REG_SCL_DNR1_2D_L    (REG_SCL_DNR1_BASE + 0x5A)
#define REG_SCL_DNR1_2D_H    (REG_SCL_DNR1_BASE + 0x5B)
#define REG_SCL_DNR1_2E_L    (REG_SCL_DNR1_BASE + 0x5C)
#define REG_SCL_DNR1_2E_H    (REG_SCL_DNR1_BASE + 0x5D)
#define REG_SCL_DNR1_2F_L    (REG_SCL_DNR1_BASE + 0x5E)
#define REG_SCL_DNR1_2F_H    (REG_SCL_DNR1_BASE + 0x5F)
#define REG_SCL_DNR1_30_L    (REG_SCL_DNR1_BASE + 0x60)
#define REG_SCL_DNR1_30_H    (REG_SCL_DNR1_BASE + 0x61)
#define REG_SCL_DNR1_31_L    (REG_SCL_DNR1_BASE + 0x62)
#define REG_SCL_DNR1_31_H    (REG_SCL_DNR1_BASE + 0x63)
#define REG_SCL_DNR1_32_L    (REG_SCL_DNR1_BASE + 0x64)
#define REG_SCL_DNR1_32_H    (REG_SCL_DNR1_BASE + 0x65)
#define REG_SCL_DNR1_33_L    (REG_SCL_DNR1_BASE + 0x66)
#define REG_SCL_DNR1_33_H    (REG_SCL_DNR1_BASE + 0x67)
#define REG_SCL_DNR1_34_L    (REG_SCL_DNR1_BASE + 0x68)
#define REG_SCL_DNR1_34_H    (REG_SCL_DNR1_BASE + 0x69)
#define REG_SCL_DNR1_35_L    (REG_SCL_DNR1_BASE + 0x6A)
#define REG_SCL_DNR1_35_H    (REG_SCL_DNR1_BASE + 0x6B)
#define REG_SCL_DNR1_36_L    (REG_SCL_DNR1_BASE + 0x6C)
#define REG_SCL_DNR1_36_H    (REG_SCL_DNR1_BASE + 0x6D)
#define REG_SCL_DNR1_37_L    (REG_SCL_DNR1_BASE + 0x6E)
#define REG_SCL_DNR1_37_H    (REG_SCL_DNR1_BASE + 0x6F)
#define REG_SCL_DNR1_38_L    (REG_SCL_DNR1_BASE + 0x70)
#define REG_SCL_DNR1_38_H    (REG_SCL_DNR1_BASE + 0x71)
#define REG_SCL_DNR1_39_L    (REG_SCL_DNR1_BASE + 0x72)
#define REG_SCL_DNR1_39_H    (REG_SCL_DNR1_BASE + 0x73)
#define REG_SCL_DNR1_3A_L    (REG_SCL_DNR1_BASE + 0x74)
#define REG_SCL_DNR1_3A_H    (REG_SCL_DNR1_BASE + 0x75)
#define REG_SCL_DNR1_3B_L    (REG_SCL_DNR1_BASE + 0x76)
#define REG_SCL_DNR1_3B_H    (REG_SCL_DNR1_BASE + 0x77)
#define REG_SCL_DNR1_3C_L    (REG_SCL_DNR1_BASE + 0x78)
#define REG_SCL_DNR1_3C_H    (REG_SCL_DNR1_BASE + 0x79)
#define REG_SCL_DNR1_3D_L    (REG_SCL_DNR1_BASE + 0x7A)
#define REG_SCL_DNR1_3D_H    (REG_SCL_DNR1_BASE + 0x7B)
#define REG_SCL_DNR1_3E_L    (REG_SCL_DNR1_BASE + 0x7C)
#define REG_SCL_DNR1_3E_H    (REG_SCL_DNR1_BASE + 0x7D)
#define REG_SCL_DNR1_3F_L    (REG_SCL_DNR1_BASE + 0x7E)
#define REG_SCL_DNR1_3F_H    (REG_SCL_DNR1_BASE + 0x7F)
#define REG_SCL_DNR1_40_L    (REG_SCL_DNR1_BASE + 0x80)
#define REG_SCL_DNR1_40_H    (REG_SCL_DNR1_BASE + 0x81)
#define REG_SCL_DNR1_41_L    (REG_SCL_DNR1_BASE + 0x82)
#define REG_SCL_DNR1_41_H    (REG_SCL_DNR1_BASE + 0x83)
#define REG_SCL_DNR1_42_L    (REG_SCL_DNR1_BASE + 0x84)
#define REG_SCL_DNR1_42_H    (REG_SCL_DNR1_BASE + 0x85)
#define REG_SCL_DNR1_43_L    (REG_SCL_DNR1_BASE + 0x86)
#define REG_SCL_DNR1_43_H    (REG_SCL_DNR1_BASE + 0x87)
#define REG_SCL_DNR1_44_L    (REG_SCL_DNR1_BASE + 0x88)
#define REG_SCL_DNR1_44_H    (REG_SCL_DNR1_BASE + 0x89)
#define REG_SCL_DNR1_45_L    (REG_SCL_DNR1_BASE + 0x8A)
#define REG_SCL_DNR1_45_H    (REG_SCL_DNR1_BASE + 0x8B)
#define REG_SCL_DNR1_46_L    (REG_SCL_DNR1_BASE + 0x8C)
#define REG_SCL_DNR1_46_H    (REG_SCL_DNR1_BASE + 0x8D)
#define REG_SCL_DNR1_47_L    (REG_SCL_DNR1_BASE + 0x8E)
#define REG_SCL_DNR1_47_H    (REG_SCL_DNR1_BASE + 0x8F)
#define REG_SCL_DNR1_48_L    (REG_SCL_DNR1_BASE + 0x90)
#define REG_SCL_DNR1_48_H    (REG_SCL_DNR1_BASE + 0x91)
#define REG_SCL_DNR1_49_L    (REG_SCL_DNR1_BASE + 0x92)
#define REG_SCL_DNR1_49_H    (REG_SCL_DNR1_BASE + 0x93)
#define REG_SCL_DNR1_4A_L    (REG_SCL_DNR1_BASE + 0x94)
#define REG_SCL_DNR1_4A_H    (REG_SCL_DNR1_BASE + 0x95)
#define REG_SCL_DNR1_4B_L    (REG_SCL_DNR1_BASE + 0x96)
#define REG_SCL_DNR1_4B_H    (REG_SCL_DNR1_BASE + 0x97)
#define REG_SCL_DNR1_4C_L    (REG_SCL_DNR1_BASE + 0x98)
#define REG_SCL_DNR1_4C_H    (REG_SCL_DNR1_BASE + 0x99)
#define REG_SCL_DNR1_4D_L    (REG_SCL_DNR1_BASE + 0x9A)
#define REG_SCL_DNR1_4D_H    (REG_SCL_DNR1_BASE + 0x9B)
#define REG_SCL_DNR1_4E_L    (REG_SCL_DNR1_BASE + 0x9C)
#define REG_SCL_DNR1_4E_H    (REG_SCL_DNR1_BASE + 0x9D)
#define REG_SCL_DNR1_4F_L    (REG_SCL_DNR1_BASE + 0x9E)
#define REG_SCL_DNR1_4F_H    (REG_SCL_DNR1_BASE + 0x9F)
#define REG_SCL_DNR1_50_L    (REG_SCL_DNR1_BASE + 0xA0)
#define REG_SCL_DNR1_50_H    (REG_SCL_DNR1_BASE + 0xA1)
#define REG_SCL_DNR1_51_L    (REG_SCL_DNR1_BASE + 0xA2)
#define REG_SCL_DNR1_51_H    (REG_SCL_DNR1_BASE + 0xA3)
#define REG_SCL_DNR1_52_L    (REG_SCL_DNR1_BASE + 0xA4)
#define REG_SCL_DNR1_52_H    (REG_SCL_DNR1_BASE + 0xA5)
#define REG_SCL_DNR1_53_L    (REG_SCL_DNR1_BASE + 0xA6)
#define REG_SCL_DNR1_53_H    (REG_SCL_DNR1_BASE + 0xA7)
#define REG_SCL_DNR1_54_L    (REG_SCL_DNR1_BASE + 0xA8)
#define REG_SCL_DNR1_54_H    (REG_SCL_DNR1_BASE + 0xA9)
#define REG_SCL_DNR1_55_L    (REG_SCL_DNR1_BASE + 0xAA)
#define REG_SCL_DNR1_55_H    (REG_SCL_DNR1_BASE + 0xAB)
#define REG_SCL_DNR1_56_L    (REG_SCL_DNR1_BASE + 0xAC)
#define REG_SCL_DNR1_56_H    (REG_SCL_DNR1_BASE + 0xAD)
#define REG_SCL_DNR1_57_L    (REG_SCL_DNR1_BASE + 0xAE)
#define REG_SCL_DNR1_57_H    (REG_SCL_DNR1_BASE + 0xAF)
#define REG_SCL_DNR1_58_L    (REG_SCL_DNR1_BASE + 0xB0)
#define REG_SCL_DNR1_58_H    (REG_SCL_DNR1_BASE + 0xB1)
#define REG_SCL_DNR1_59_L    (REG_SCL_DNR1_BASE + 0xB2)
#define REG_SCL_DNR1_59_H    (REG_SCL_DNR1_BASE + 0xB3)
#define REG_SCL_DNR1_5A_L    (REG_SCL_DNR1_BASE + 0xB4)
#define REG_SCL_DNR1_5A_H    (REG_SCL_DNR1_BASE + 0xB5)
#define REG_SCL_DNR1_5B_L    (REG_SCL_DNR1_BASE + 0xB6)
#define REG_SCL_DNR1_5B_H    (REG_SCL_DNR1_BASE + 0xB7)
#define REG_SCL_DNR1_5C_L    (REG_SCL_DNR1_BASE + 0xB8)
#define REG_SCL_DNR1_5C_H    (REG_SCL_DNR1_BASE + 0xB9)
#define REG_SCL_DNR1_5D_L    (REG_SCL_DNR1_BASE + 0xBA)
#define REG_SCL_DNR1_5D_H    (REG_SCL_DNR1_BASE + 0xBB)
#define REG_SCL_DNR1_5E_L    (REG_SCL_DNR1_BASE + 0xBC)
#define REG_SCL_DNR1_5E_H    (REG_SCL_DNR1_BASE + 0xBD)
#define REG_SCL_DNR1_5F_L    (REG_SCL_DNR1_BASE + 0xBE)
#define REG_SCL_DNR1_5F_H    (REG_SCL_DNR1_BASE + 0xBF)
#define REG_SCL_DNR1_60_L    (REG_SCL_DNR1_BASE + 0xC0)
#define REG_SCL_DNR1_60_H    (REG_SCL_DNR1_BASE + 0xC1)
#define REG_SCL_DNR1_61_L    (REG_SCL_DNR1_BASE + 0xC2)
#define REG_SCL_DNR1_61_H    (REG_SCL_DNR1_BASE + 0xC3)
#define REG_SCL_DNR1_62_L    (REG_SCL_DNR1_BASE + 0xC4)
#define REG_SCL_DNR1_62_H    (REG_SCL_DNR1_BASE + 0xC5)
#define REG_SCL_DNR1_63_L    (REG_SCL_DNR1_BASE + 0xC6)
#define REG_SCL_DNR1_63_H    (REG_SCL_DNR1_BASE + 0xC7)
#define REG_SCL_DNR1_64_L    (REG_SCL_DNR1_BASE + 0xC8)
#define REG_SCL_DNR1_64_H    (REG_SCL_DNR1_BASE + 0xC9)
#define REG_SCL_DNR1_65_L    (REG_SCL_DNR1_BASE + 0xCA)
#define REG_SCL_DNR1_65_H    (REG_SCL_DNR1_BASE + 0xCB)
#define REG_SCL_DNR1_66_L    (REG_SCL_DNR1_BASE + 0xCC)
#define REG_SCL_DNR1_66_H    (REG_SCL_DNR1_BASE + 0xCD)
#define REG_SCL_DNR1_67_L    (REG_SCL_DNR1_BASE + 0xCE)
#define REG_SCL_DNR1_67_H    (REG_SCL_DNR1_BASE + 0xCF)
#define REG_SCL_DNR1_68_L    (REG_SCL_DNR1_BASE + 0xD0)
#define REG_SCL_DNR1_68_H    (REG_SCL_DNR1_BASE + 0xD1)
#define REG_SCL_DNR1_69_L    (REG_SCL_DNR1_BASE + 0xD2)
#define REG_SCL_DNR1_69_H    (REG_SCL_DNR1_BASE + 0xD3)
#define REG_SCL_DNR1_6A_L    (REG_SCL_DNR1_BASE + 0xD4)
#define REG_SCL_DNR1_6A_H    (REG_SCL_DNR1_BASE + 0xD5)
#define REG_SCL_DNR1_6B_L    (REG_SCL_DNR1_BASE + 0xD6)
#define REG_SCL_DNR1_6B_H    (REG_SCL_DNR1_BASE + 0xD7)
#define REG_SCL_DNR1_6C_L    (REG_SCL_DNR1_BASE + 0xD8)
#define REG_SCL_DNR1_6C_H    (REG_SCL_DNR1_BASE + 0xD9)
#define REG_SCL_DNR1_6D_L    (REG_SCL_DNR1_BASE + 0xDA)
#define REG_SCL_DNR1_6D_H    (REG_SCL_DNR1_BASE + 0xDB)
#define REG_SCL_DNR1_6E_L    (REG_SCL_DNR1_BASE + 0xDC)
#define REG_SCL_DNR1_6E_H    (REG_SCL_DNR1_BASE + 0xDD)
#define REG_SCL_DNR1_6F_L    (REG_SCL_DNR1_BASE + 0xDE)
#define REG_SCL_DNR1_6F_H    (REG_SCL_DNR1_BASE + 0xDF)
#define REG_SCL_DNR1_70_L    (REG_SCL_DNR1_BASE + 0xE0)
#define REG_SCL_DNR1_70_H    (REG_SCL_DNR1_BASE + 0xE1)
#define REG_SCL_DNR1_71_L    (REG_SCL_DNR1_BASE + 0xE2)
#define REG_SCL_DNR1_71_H    (REG_SCL_DNR1_BASE + 0xE3)
#define REG_SCL_DNR1_72_L    (REG_SCL_DNR1_BASE + 0xE4)
#define REG_SCL_DNR1_72_H    (REG_SCL_DNR1_BASE + 0xE5)
#define REG_SCL_DNR1_73_L    (REG_SCL_DNR1_BASE + 0xE6)
#define REG_SCL_DNR1_73_H    (REG_SCL_DNR1_BASE + 0xE7)
#define REG_SCL_DNR1_74_L    (REG_SCL_DNR1_BASE + 0xE8)
#define REG_SCL_DNR1_74_H    (REG_SCL_DNR1_BASE + 0xE9)
#define REG_SCL_DNR1_75_L    (REG_SCL_DNR1_BASE + 0xEA)
#define REG_SCL_DNR1_75_H    (REG_SCL_DNR1_BASE + 0xEB)
#define REG_SCL_DNR1_76_L    (REG_SCL_DNR1_BASE + 0xEC)
#define REG_SCL_DNR1_76_H    (REG_SCL_DNR1_BASE + 0xED)
#define REG_SCL_DNR1_77_L    (REG_SCL_DNR1_BASE + 0xEE)
#define REG_SCL_DNR1_77_H    (REG_SCL_DNR1_BASE + 0xEF)
#define REG_SCL_DNR1_78_L    (REG_SCL_DNR1_BASE + 0xF0)
#define REG_SCL_DNR1_78_H    (REG_SCL_DNR1_BASE + 0xF1)
#define REG_SCL_DNR1_79_L    (REG_SCL_DNR1_BASE + 0xF2)
#define REG_SCL_DNR1_79_H    (REG_SCL_DNR1_BASE + 0xF3)
#define REG_SCL_DNR1_7A_L    (REG_SCL_DNR1_BASE + 0xF4)
#define REG_SCL_DNR1_7A_H    (REG_SCL_DNR1_BASE + 0xF5)
#define REG_SCL_DNR1_7B_L    (REG_SCL_DNR1_BASE + 0xF6)
#define REG_SCL_DNR1_7B_H    (REG_SCL_DNR1_BASE + 0xF7)
#define REG_SCL_DNR1_7C_L    (REG_SCL_DNR1_BASE + 0xF8)
#define REG_SCL_DNR1_7C_H    (REG_SCL_DNR1_BASE + 0xF9)
#define REG_SCL_DNR1_7D_L    (REG_SCL_DNR1_BASE + 0xFA)
#define REG_SCL_DNR1_7D_H    (REG_SCL_DNR1_BASE + 0xFB)
#define REG_SCL_DNR1_7E_L    (REG_SCL_DNR1_BASE + 0xFC)
#define REG_SCL_DNR1_7E_H    (REG_SCL_DNR1_BASE + 0xFD)
#define REG_SCL_DNR1_7F_L    (REG_SCL_DNR1_BASE + 0xFE)
#define REG_SCL_DNR1_7F_H    (REG_SCL_DNR1_BASE + 0xFF)

#define REG_SCL_DNR2_00_L    (REG_SCL_DNR2_BASE + 0x00)
#define REG_SCL_DNR2_00_H    (REG_SCL_DNR2_BASE + 0x01)
#define REG_SCL_DNR2_01_L    (REG_SCL_DNR2_BASE + 0x02)
#define REG_SCL_DNR2_01_H    (REG_SCL_DNR2_BASE + 0x03)
#define REG_SCL_DNR2_02_L    (REG_SCL_DNR2_BASE + 0x04)
#define REG_SCL_DNR2_02_H    (REG_SCL_DNR2_BASE + 0x05)
#define REG_SCL_DNR2_03_L    (REG_SCL_DNR2_BASE + 0x06)
#define REG_SCL_DNR2_03_H    (REG_SCL_DNR2_BASE + 0x07)
#define REG_SCL_DNR2_04_L    (REG_SCL_DNR2_BASE + 0x08)
#define REG_SCL_DNR2_04_H    (REG_SCL_DNR2_BASE + 0x09)
#define REG_SCL_DNR2_05_L    (REG_SCL_DNR2_BASE + 0x0A)
#define REG_SCL_DNR2_05_H    (REG_SCL_DNR2_BASE + 0x0B)
#define REG_SCL_DNR2_06_L    (REG_SCL_DNR2_BASE + 0x0C)
#define REG_SCL_DNR2_06_H    (REG_SCL_DNR2_BASE + 0x0D)
#define REG_SCL_DNR2_07_L    (REG_SCL_DNR2_BASE + 0x0E)
#define REG_SCL_DNR2_07_H    (REG_SCL_DNR2_BASE + 0x0F)
#define REG_SCL_DNR2_08_L    (REG_SCL_DNR2_BASE + 0x10)
#define REG_SCL_DNR2_08_H    (REG_SCL_DNR2_BASE + 0x11)
#define REG_SCL_DNR2_09_L    (REG_SCL_DNR2_BASE + 0x12)
#define REG_SCL_DNR2_09_H    (REG_SCL_DNR2_BASE + 0x13)
#define REG_SCL_DNR2_0A_L    (REG_SCL_DNR2_BASE + 0x14)
#define REG_SCL_DNR2_0A_H    (REG_SCL_DNR2_BASE + 0x15)
#define REG_SCL_DNR2_0B_L    (REG_SCL_DNR2_BASE + 0x16)
#define REG_SCL_DNR2_0B_H    (REG_SCL_DNR2_BASE + 0x17)
#define REG_SCL_DNR2_0C_L    (REG_SCL_DNR2_BASE + 0x18)
#define REG_SCL_DNR2_0C_H    (REG_SCL_DNR2_BASE + 0x19)
#define REG_SCL_DNR2_0D_L    (REG_SCL_DNR2_BASE + 0x1A)
#define REG_SCL_DNR2_0D_H    (REG_SCL_DNR2_BASE + 0x1B)
#define REG_SCL_DNR2_0E_L    (REG_SCL_DNR2_BASE + 0x1C)
#define REG_SCL_DNR2_0E_H    (REG_SCL_DNR2_BASE + 0x1D)
#define REG_SCL_DNR2_0F_L    (REG_SCL_DNR2_BASE + 0x1E)
#define REG_SCL_DNR2_0F_H    (REG_SCL_DNR2_BASE + 0x1F)
#define REG_SCL_DNR2_10_L    (REG_SCL_DNR2_BASE + 0x20)
#define REG_SCL_DNR2_10_H    (REG_SCL_DNR2_BASE + 0x21)
#define REG_SCL_DNR2_11_L    (REG_SCL_DNR2_BASE + 0x22)
#define REG_SCL_DNR2_11_H    (REG_SCL_DNR2_BASE + 0x23)
#define REG_SCL_DNR2_12_L    (REG_SCL_DNR2_BASE + 0x24)
#define REG_SCL_DNR2_12_H    (REG_SCL_DNR2_BASE + 0x25)
#define REG_SCL_DNR2_13_L    (REG_SCL_DNR2_BASE + 0x26)
#define REG_SCL_DNR2_13_H    (REG_SCL_DNR2_BASE + 0x27)
#define REG_SCL_DNR2_14_L    (REG_SCL_DNR2_BASE + 0x28)
#define REG_SCL_DNR2_14_H    (REG_SCL_DNR2_BASE + 0x29)
#define REG_SCL_DNR2_15_L    (REG_SCL_DNR2_BASE + 0x2A)
#define REG_SCL_DNR2_15_H    (REG_SCL_DNR2_BASE + 0x2B)
#define REG_SCL_DNR2_16_L    (REG_SCL_DNR2_BASE + 0x2C)
#define REG_SCL_DNR2_16_H    (REG_SCL_DNR2_BASE + 0x2D)
#define REG_SCL_DNR2_17_L    (REG_SCL_DNR2_BASE + 0x2E)
#define REG_SCL_DNR2_17_H    (REG_SCL_DNR2_BASE + 0x2F)
#define REG_SCL_DNR2_18_L    (REG_SCL_DNR2_BASE + 0x30)
#define REG_SCL_DNR2_18_H    (REG_SCL_DNR2_BASE + 0x31)
#define REG_SCL_DNR2_19_L    (REG_SCL_DNR2_BASE + 0x32)
#define REG_SCL_DNR2_19_H    (REG_SCL_DNR2_BASE + 0x33)
#define REG_SCL_DNR2_1A_L    (REG_SCL_DNR2_BASE + 0x34)
#define REG_SCL_DNR2_1A_H    (REG_SCL_DNR2_BASE + 0x35)
#define REG_SCL_DNR2_1B_L    (REG_SCL_DNR2_BASE + 0x36)
#define REG_SCL_DNR2_1B_H    (REG_SCL_DNR2_BASE + 0x37)
#define REG_SCL_DNR2_1C_L    (REG_SCL_DNR2_BASE + 0x38)
#define REG_SCL_DNR2_1C_H    (REG_SCL_DNR2_BASE + 0x39)
#define REG_SCL_DNR2_1D_L    (REG_SCL_DNR2_BASE + 0x3A)
#define REG_SCL_DNR2_1D_H    (REG_SCL_DNR2_BASE + 0x3B)
#define REG_SCL_DNR2_1E_L    (REG_SCL_DNR2_BASE + 0x3C)
#define REG_SCL_DNR2_1E_H    (REG_SCL_DNR2_BASE + 0x3D)
#define REG_SCL_DNR2_1F_L    (REG_SCL_DNR2_BASE + 0x3E)
#define REG_SCL_DNR2_1F_H    (REG_SCL_DNR2_BASE + 0x3F)
#define REG_SCL_DNR2_20_L    (REG_SCL_DNR2_BASE + 0x40)
#define REG_SCL_DNR2_20_H    (REG_SCL_DNR2_BASE + 0x41)
#define REG_SCL_DNR2_21_L    (REG_SCL_DNR2_BASE + 0x42)
#define REG_SCL_DNR2_21_H    (REG_SCL_DNR2_BASE + 0x43)
#define REG_SCL_DNR2_22_L    (REG_SCL_DNR2_BASE + 0x44)
#define REG_SCL_DNR2_22_H    (REG_SCL_DNR2_BASE + 0x45)
#define REG_SCL_DNR2_23_L    (REG_SCL_DNR2_BASE + 0x46)
#define REG_SCL_DNR2_23_H    (REG_SCL_DNR2_BASE + 0x47)
#define REG_SCL_DNR2_24_L    (REG_SCL_DNR2_BASE + 0x48)
#define REG_SCL_DNR2_24_H    (REG_SCL_DNR2_BASE + 0x49)
#define REG_SCL_DNR2_25_L    (REG_SCL_DNR2_BASE + 0x4A)
#define REG_SCL_DNR2_25_H    (REG_SCL_DNR2_BASE + 0x4B)
#define REG_SCL_DNR2_26_L    (REG_SCL_DNR2_BASE + 0x4C)
#define REG_SCL_DNR2_26_H    (REG_SCL_DNR2_BASE + 0x4D)
#define REG_SCL_DNR2_27_L    (REG_SCL_DNR2_BASE + 0x4E)
#define REG_SCL_DNR2_27_H    (REG_SCL_DNR2_BASE + 0x4F)
#define REG_SCL_DNR2_28_L    (REG_SCL_DNR2_BASE + 0x50)
#define REG_SCL_DNR2_28_H    (REG_SCL_DNR2_BASE + 0x51)
#define REG_SCL_DNR2_29_L    (REG_SCL_DNR2_BASE + 0x52)
#define REG_SCL_DNR2_29_H    (REG_SCL_DNR2_BASE + 0x53)
#define REG_SCL_DNR2_2A_L    (REG_SCL_DNR2_BASE + 0x54)
#define REG_SCL_DNR2_2A_H    (REG_SCL_DNR2_BASE + 0x55)
#define REG_SCL_DNR2_2B_L    (REG_SCL_DNR2_BASE + 0x56)
#define REG_SCL_DNR2_2B_H    (REG_SCL_DNR2_BASE + 0x57)
#define REG_SCL_DNR2_2C_L    (REG_SCL_DNR2_BASE + 0x58)
#define REG_SCL_DNR2_2C_H    (REG_SCL_DNR2_BASE + 0x59)
#define REG_SCL_DNR2_2D_L    (REG_SCL_DNR2_BASE + 0x5A)
#define REG_SCL_DNR2_2D_H    (REG_SCL_DNR2_BASE + 0x5B)
#define REG_SCL_DNR2_2E_L    (REG_SCL_DNR2_BASE + 0x5C)
#define REG_SCL_DNR2_2E_H    (REG_SCL_DNR2_BASE + 0x5D)
#define REG_SCL_DNR2_2F_L    (REG_SCL_DNR2_BASE + 0x5E)
#define REG_SCL_DNR2_2F_H    (REG_SCL_DNR2_BASE + 0x5F)
#define REG_SCL_DNR2_30_L    (REG_SCL_DNR2_BASE + 0x60)
#define REG_SCL_DNR2_30_H    (REG_SCL_DNR2_BASE + 0x61)
#define REG_SCL_DNR2_31_L    (REG_SCL_DNR2_BASE + 0x62)
#define REG_SCL_DNR2_31_H    (REG_SCL_DNR2_BASE + 0x63)
#define REG_SCL_DNR2_32_L    (REG_SCL_DNR2_BASE + 0x64)
#define REG_SCL_DNR2_32_H    (REG_SCL_DNR2_BASE + 0x65)
#define REG_SCL_DNR2_33_L    (REG_SCL_DNR2_BASE + 0x66)
#define REG_SCL_DNR2_33_H    (REG_SCL_DNR2_BASE + 0x67)
#define REG_SCL_DNR2_34_L    (REG_SCL_DNR2_BASE + 0x68)
#define REG_SCL_DNR2_34_H    (REG_SCL_DNR2_BASE + 0x69)
#define REG_SCL_DNR2_35_L    (REG_SCL_DNR2_BASE + 0x6A)
#define REG_SCL_DNR2_35_H    (REG_SCL_DNR2_BASE + 0x6B)
#define REG_SCL_DNR2_36_L    (REG_SCL_DNR2_BASE + 0x6C)
#define REG_SCL_DNR2_36_H    (REG_SCL_DNR2_BASE + 0x6D)
#define REG_SCL_DNR2_37_L    (REG_SCL_DNR2_BASE + 0x6E)
#define REG_SCL_DNR2_37_H    (REG_SCL_DNR2_BASE + 0x6F)
#define REG_SCL_DNR2_38_L    (REG_SCL_DNR2_BASE + 0x70)
#define REG_SCL_DNR2_38_H    (REG_SCL_DNR2_BASE + 0x71)
#define REG_SCL_DNR2_39_L    (REG_SCL_DNR2_BASE + 0x72)
#define REG_SCL_DNR2_39_H    (REG_SCL_DNR2_BASE + 0x73)
#define REG_SCL_DNR2_3A_L    (REG_SCL_DNR2_BASE + 0x74)
#define REG_SCL_DNR2_3A_H    (REG_SCL_DNR2_BASE + 0x75)
#define REG_SCL_DNR2_3B_L    (REG_SCL_DNR2_BASE + 0x76)
#define REG_SCL_DNR2_3B_H    (REG_SCL_DNR2_BASE + 0x77)
#define REG_SCL_DNR2_3C_L    (REG_SCL_DNR2_BASE + 0x78)
#define REG_SCL_DNR2_3C_H    (REG_SCL_DNR2_BASE + 0x79)
#define REG_SCL_DNR2_3D_L    (REG_SCL_DNR2_BASE + 0x7A)
#define REG_SCL_DNR2_3D_H    (REG_SCL_DNR2_BASE + 0x7B)
#define REG_SCL_DNR2_3E_L    (REG_SCL_DNR2_BASE + 0x7C)
#define REG_SCL_DNR2_3E_H    (REG_SCL_DNR2_BASE + 0x7D)
#define REG_SCL_DNR2_3F_L    (REG_SCL_DNR2_BASE + 0x7E)
#define REG_SCL_DNR2_3F_H    (REG_SCL_DNR2_BASE + 0x7F)
#define REG_SCL_DNR2_40_L    (REG_SCL_DNR2_BASE + 0x80)
#define REG_SCL_DNR2_40_H    (REG_SCL_DNR2_BASE + 0x81)
#define REG_SCL_DNR2_41_L    (REG_SCL_DNR2_BASE + 0x82)
#define REG_SCL_DNR2_41_H    (REG_SCL_DNR2_BASE + 0x83)
#define REG_SCL_DNR2_42_L    (REG_SCL_DNR2_BASE + 0x84)
#define REG_SCL_DNR2_42_H    (REG_SCL_DNR2_BASE + 0x85)
#define REG_SCL_DNR2_43_L    (REG_SCL_DNR2_BASE + 0x86)
#define REG_SCL_DNR2_43_H    (REG_SCL_DNR2_BASE + 0x87)
#define REG_SCL_DNR2_44_L    (REG_SCL_DNR2_BASE + 0x88)
#define REG_SCL_DNR2_44_H    (REG_SCL_DNR2_BASE + 0x89)
#define REG_SCL_DNR2_45_L    (REG_SCL_DNR2_BASE + 0x8A)
#define REG_SCL_DNR2_45_H    (REG_SCL_DNR2_BASE + 0x8B)
#define REG_SCL_DNR2_46_L    (REG_SCL_DNR2_BASE + 0x8C)
#define REG_SCL_DNR2_46_H    (REG_SCL_DNR2_BASE + 0x8D)
#define REG_SCL_DNR2_47_L    (REG_SCL_DNR2_BASE + 0x8E)
#define REG_SCL_DNR2_47_H    (REG_SCL_DNR2_BASE + 0x8F)
#define REG_SCL_DNR2_48_L    (REG_SCL_DNR2_BASE + 0x90)
#define REG_SCL_DNR2_48_H    (REG_SCL_DNR2_BASE + 0x91)
#define REG_SCL_DNR2_49_L    (REG_SCL_DNR2_BASE + 0x92)
#define REG_SCL_DNR2_49_H    (REG_SCL_DNR2_BASE + 0x93)
#define REG_SCL_DNR2_4A_L    (REG_SCL_DNR2_BASE + 0x94)
#define REG_SCL_DNR2_4A_H    (REG_SCL_DNR2_BASE + 0x95)
#define REG_SCL_DNR2_4B_L    (REG_SCL_DNR2_BASE + 0x96)
#define REG_SCL_DNR2_4B_H    (REG_SCL_DNR2_BASE + 0x97)
#define REG_SCL_DNR2_4C_L    (REG_SCL_DNR2_BASE + 0x98)
#define REG_SCL_DNR2_4C_H    (REG_SCL_DNR2_BASE + 0x99)
#define REG_SCL_DNR2_4D_L    (REG_SCL_DNR2_BASE + 0x9A)
#define REG_SCL_DNR2_4D_H    (REG_SCL_DNR2_BASE + 0x9B)
#define REG_SCL_DNR2_4E_L    (REG_SCL_DNR2_BASE + 0x9C)
#define REG_SCL_DNR2_4E_H    (REG_SCL_DNR2_BASE + 0x9D)
#define REG_SCL_DNR2_4F_L    (REG_SCL_DNR2_BASE + 0x9E)
#define REG_SCL_DNR2_4F_H    (REG_SCL_DNR2_BASE + 0x9F)
#define REG_SCL_DNR2_50_L    (REG_SCL_DNR2_BASE + 0xA0)
#define REG_SCL_DNR2_50_H    (REG_SCL_DNR2_BASE + 0xA1)
#define REG_SCL_DNR2_51_L    (REG_SCL_DNR2_BASE + 0xA2)
#define REG_SCL_DNR2_51_H    (REG_SCL_DNR2_BASE + 0xA3)
#define REG_SCL_DNR2_52_L    (REG_SCL_DNR2_BASE + 0xA4)
#define REG_SCL_DNR2_52_H    (REG_SCL_DNR2_BASE + 0xA5)
#define REG_SCL_DNR2_53_L    (REG_SCL_DNR2_BASE + 0xA6)
#define REG_SCL_DNR2_53_H    (REG_SCL_DNR2_BASE + 0xA7)
#define REG_SCL_DNR2_54_L    (REG_SCL_DNR2_BASE + 0xA8)
#define REG_SCL_DNR2_54_H    (REG_SCL_DNR2_BASE + 0xA9)
#define REG_SCL_DNR2_55_L    (REG_SCL_DNR2_BASE + 0xAA)
#define REG_SCL_DNR2_55_H    (REG_SCL_DNR2_BASE + 0xAB)
#define REG_SCL_DNR2_56_L    (REG_SCL_DNR2_BASE + 0xAC)
#define REG_SCL_DNR2_56_H    (REG_SCL_DNR2_BASE + 0xAD)
#define REG_SCL_DNR2_57_L    (REG_SCL_DNR2_BASE + 0xAE)
#define REG_SCL_DNR2_57_H    (REG_SCL_DNR2_BASE + 0xAF)
#define REG_SCL_DNR2_58_L    (REG_SCL_DNR2_BASE + 0xB0)
#define REG_SCL_DNR2_58_H    (REG_SCL_DNR2_BASE + 0xB1)
#define REG_SCL_DNR2_59_L    (REG_SCL_DNR2_BASE + 0xB2)
#define REG_SCL_DNR2_59_H    (REG_SCL_DNR2_BASE + 0xB3)
#define REG_SCL_DNR2_5A_L    (REG_SCL_DNR2_BASE + 0xB4)
#define REG_SCL_DNR2_5A_H    (REG_SCL_DNR2_BASE + 0xB5)
#define REG_SCL_DNR2_5B_L    (REG_SCL_DNR2_BASE + 0xB6)
#define REG_SCL_DNR2_5B_H    (REG_SCL_DNR2_BASE + 0xB7)
#define REG_SCL_DNR2_5C_L    (REG_SCL_DNR2_BASE + 0xB8)
#define REG_SCL_DNR2_5C_H    (REG_SCL_DNR2_BASE + 0xB9)
#define REG_SCL_DNR2_5D_L    (REG_SCL_DNR2_BASE + 0xBA)
#define REG_SCL_DNR2_5D_H    (REG_SCL_DNR2_BASE + 0xBB)
#define REG_SCL_DNR2_5E_L    (REG_SCL_DNR2_BASE + 0xBC)
#define REG_SCL_DNR2_5E_H    (REG_SCL_DNR2_BASE + 0xBD)
#define REG_SCL_DNR2_5F_L    (REG_SCL_DNR2_BASE + 0xBE)
#define REG_SCL_DNR2_5F_H    (REG_SCL_DNR2_BASE + 0xBF)
#define REG_SCL_DNR2_60_L    (REG_SCL_DNR2_BASE + 0xC0)
#define REG_SCL_DNR2_60_H    (REG_SCL_DNR2_BASE + 0xC1)
#define REG_SCL_DNR2_61_L    (REG_SCL_DNR2_BASE + 0xC2)
#define REG_SCL_DNR2_61_H    (REG_SCL_DNR2_BASE + 0xC3)
#define REG_SCL_DNR2_62_L    (REG_SCL_DNR2_BASE + 0xC4)
#define REG_SCL_DNR2_62_H    (REG_SCL_DNR2_BASE + 0xC5)
#define REG_SCL_DNR2_63_L    (REG_SCL_DNR2_BASE + 0xC6)
#define REG_SCL_DNR2_63_H    (REG_SCL_DNR2_BASE + 0xC7)
#define REG_SCL_DNR2_64_L    (REG_SCL_DNR2_BASE + 0xC8)
#define REG_SCL_DNR2_64_H    (REG_SCL_DNR2_BASE + 0xC9)
#define REG_SCL_DNR2_65_L    (REG_SCL_DNR2_BASE + 0xCA)
#define REG_SCL_DNR2_65_H    (REG_SCL_DNR2_BASE + 0xCB)
#define REG_SCL_DNR2_66_L    (REG_SCL_DNR2_BASE + 0xCC)
#define REG_SCL_DNR2_66_H    (REG_SCL_DNR2_BASE + 0xCD)
#define REG_SCL_DNR2_67_L    (REG_SCL_DNR2_BASE + 0xCE)
#define REG_SCL_DNR2_67_H    (REG_SCL_DNR2_BASE + 0xCF)
#define REG_SCL_DNR2_68_L    (REG_SCL_DNR2_BASE + 0xD0)
#define REG_SCL_DNR2_68_H    (REG_SCL_DNR2_BASE + 0xD1)
#define REG_SCL_DNR2_69_L    (REG_SCL_DNR2_BASE + 0xD2)
#define REG_SCL_DNR2_69_H    (REG_SCL_DNR2_BASE + 0xD3)
#define REG_SCL_DNR2_6A_L    (REG_SCL_DNR2_BASE + 0xD4)
#define REG_SCL_DNR2_6A_H    (REG_SCL_DNR2_BASE + 0xD5)
#define REG_SCL_DNR2_6B_L    (REG_SCL_DNR2_BASE + 0xD6)
#define REG_SCL_DNR2_6B_H    (REG_SCL_DNR2_BASE + 0xD7)
#define REG_SCL_DNR2_6C_L    (REG_SCL_DNR2_BASE + 0xD8)
#define REG_SCL_DNR2_6C_H    (REG_SCL_DNR2_BASE + 0xD9)
#define REG_SCL_DNR2_6D_L    (REG_SCL_DNR2_BASE + 0xDA)
#define REG_SCL_DNR2_6D_H    (REG_SCL_DNR2_BASE + 0xDB)
#define REG_SCL_DNR2_6E_L    (REG_SCL_DNR2_BASE + 0xDC)
#define REG_SCL_DNR2_6E_H    (REG_SCL_DNR2_BASE + 0xDD)
#define REG_SCL_DNR2_6F_L    (REG_SCL_DNR2_BASE + 0xDE)
#define REG_SCL_DNR2_6F_H    (REG_SCL_DNR2_BASE + 0xDF)
#define REG_SCL_DNR2_70_L    (REG_SCL_DNR2_BASE + 0xE0)
#define REG_SCL_DNR2_70_H    (REG_SCL_DNR2_BASE + 0xE1)
#define REG_SCL_DNR2_71_L    (REG_SCL_DNR2_BASE + 0xE2)
#define REG_SCL_DNR2_71_H    (REG_SCL_DNR2_BASE + 0xE3)
#define REG_SCL_DNR2_72_L    (REG_SCL_DNR2_BASE + 0xE4)
#define REG_SCL_DNR2_72_H    (REG_SCL_DNR2_BASE + 0xE5)
#define REG_SCL_DNR2_73_L    (REG_SCL_DNR2_BASE + 0xE6)
#define REG_SCL_DNR2_73_H    (REG_SCL_DNR2_BASE + 0xE7)
#define REG_SCL_DNR2_74_L    (REG_SCL_DNR2_BASE + 0xE8)
#define REG_SCL_DNR2_74_H    (REG_SCL_DNR2_BASE + 0xE9)
#define REG_SCL_DNR2_75_L    (REG_SCL_DNR2_BASE + 0xEA)
#define REG_SCL_DNR2_75_H    (REG_SCL_DNR2_BASE + 0xEB)
#define REG_SCL_DNR2_76_L    (REG_SCL_DNR2_BASE + 0xEC)
#define REG_SCL_DNR2_76_H    (REG_SCL_DNR2_BASE + 0xED)
#define REG_SCL_DNR2_77_L    (REG_SCL_DNR2_BASE + 0xEE)
#define REG_SCL_DNR2_77_H    (REG_SCL_DNR2_BASE + 0xEF)
#define REG_SCL_DNR2_78_L    (REG_SCL_DNR2_BASE + 0xF0)
#define REG_SCL_DNR2_78_H    (REG_SCL_DNR2_BASE + 0xF1)
#define REG_SCL_DNR2_79_L    (REG_SCL_DNR2_BASE + 0xF2)
#define REG_SCL_DNR2_79_H    (REG_SCL_DNR2_BASE + 0xF3)
#define REG_SCL_DNR2_7A_L    (REG_SCL_DNR2_BASE + 0xF4)
#define REG_SCL_DNR2_7A_H    (REG_SCL_DNR2_BASE + 0xF5)
#define REG_SCL_DNR2_7B_L    (REG_SCL_DNR2_BASE + 0xF6)
#define REG_SCL_DNR2_7B_H    (REG_SCL_DNR2_BASE + 0xF7)
#define REG_SCL_DNR2_7C_L    (REG_SCL_DNR2_BASE + 0xF8)
#define REG_SCL_DNR2_7C_H    (REG_SCL_DNR2_BASE + 0xF9)
#define REG_SCL_DNR2_7D_L    (REG_SCL_DNR2_BASE + 0xFA)
#define REG_SCL_DNR2_7D_H    (REG_SCL_DNR2_BASE + 0xFB)
#define REG_SCL_DNR2_7E_L    (REG_SCL_DNR2_BASE + 0xFC)
#define REG_SCL_DNR2_7E_H    (REG_SCL_DNR2_BASE + 0xFD)
#define REG_SCL_DNR2_7F_L    (REG_SCL_DNR2_BASE + 0xFE)
#define REG_SCL_DNR2_7F_H    (REG_SCL_DNR2_BASE + 0xFF)

#define REG_SCL_NLM0_00_L    (REG_SCL_NLM0_BASE + 0x00)
#define REG_SCL_NLM0_00_H    (REG_SCL_NLM0_BASE + 0x01)
#define REG_SCL_NLM0_01_L    (REG_SCL_NLM0_BASE + 0x02)
#define REG_SCL_NLM0_01_H    (REG_SCL_NLM0_BASE + 0x03)
#define REG_SCL_NLM0_02_L    (REG_SCL_NLM0_BASE + 0x04)
#define REG_SCL_NLM0_02_H    (REG_SCL_NLM0_BASE + 0x05)
#define REG_SCL_NLM0_03_L    (REG_SCL_NLM0_BASE + 0x06)
#define REG_SCL_NLM0_03_H    (REG_SCL_NLM0_BASE + 0x07)
#define REG_SCL_NLM0_04_L    (REG_SCL_NLM0_BASE + 0x08)
#define REG_SCL_NLM0_04_H    (REG_SCL_NLM0_BASE + 0x09)
#define REG_SCL_NLM0_05_L    (REG_SCL_NLM0_BASE + 0x0A)
#define REG_SCL_NLM0_05_H    (REG_SCL_NLM0_BASE + 0x0B)
#define REG_SCL_NLM0_06_L    (REG_SCL_NLM0_BASE + 0x0C)
#define REG_SCL_NLM0_06_H    (REG_SCL_NLM0_BASE + 0x0D)
#define REG_SCL_NLM0_07_L    (REG_SCL_NLM0_BASE + 0x0E)
#define REG_SCL_NLM0_07_H    (REG_SCL_NLM0_BASE + 0x0F)
#define REG_SCL_NLM0_08_L    (REG_SCL_NLM0_BASE + 0x10)
#define REG_SCL_NLM0_08_H    (REG_SCL_NLM0_BASE + 0x11)
#define REG_SCL_NLM0_09_L    (REG_SCL_NLM0_BASE + 0x12)
#define REG_SCL_NLM0_09_H    (REG_SCL_NLM0_BASE + 0x13)
#define REG_SCL_NLM0_0A_L    (REG_SCL_NLM0_BASE + 0x14)
#define REG_SCL_NLM0_0A_H    (REG_SCL_NLM0_BASE + 0x15)
#define REG_SCL_NLM0_0B_L    (REG_SCL_NLM0_BASE + 0x16)
#define REG_SCL_NLM0_0B_H    (REG_SCL_NLM0_BASE + 0x17)
#define REG_SCL_NLM0_0C_L    (REG_SCL_NLM0_BASE + 0x18)
#define REG_SCL_NLM0_0C_H    (REG_SCL_NLM0_BASE + 0x19)
#define REG_SCL_NLM0_0D_L    (REG_SCL_NLM0_BASE + 0x1A)
#define REG_SCL_NLM0_0D_H    (REG_SCL_NLM0_BASE + 0x1B)
#define REG_SCL_NLM0_0E_L    (REG_SCL_NLM0_BASE + 0x1C)
#define REG_SCL_NLM0_0E_H    (REG_SCL_NLM0_BASE + 0x1D)
#define REG_SCL_NLM0_0F_L    (REG_SCL_NLM0_BASE + 0x1E)
#define REG_SCL_NLM0_0F_H    (REG_SCL_NLM0_BASE + 0x1F)
#define REG_SCL_NLM0_10_L    (REG_SCL_NLM0_BASE + 0x20)
#define REG_SCL_NLM0_10_H    (REG_SCL_NLM0_BASE + 0x21)
#define REG_SCL_NLM0_11_L    (REG_SCL_NLM0_BASE + 0x22)
#define REG_SCL_NLM0_11_H    (REG_SCL_NLM0_BASE + 0x23)
#define REG_SCL_NLM0_12_L    (REG_SCL_NLM0_BASE + 0x24)
#define REG_SCL_NLM0_12_H    (REG_SCL_NLM0_BASE + 0x25)
#define REG_SCL_NLM0_13_L    (REG_SCL_NLM0_BASE + 0x26)
#define REG_SCL_NLM0_13_H    (REG_SCL_NLM0_BASE + 0x27)
#define REG_SCL_NLM0_14_L    (REG_SCL_NLM0_BASE + 0x28)
#define REG_SCL_NLM0_14_H    (REG_SCL_NLM0_BASE + 0x29)
#define REG_SCL_NLM0_15_L    (REG_SCL_NLM0_BASE + 0x2A)
#define REG_SCL_NLM0_15_H    (REG_SCL_NLM0_BASE + 0x2B)
#define REG_SCL_NLM0_16_L    (REG_SCL_NLM0_BASE + 0x2C)
#define REG_SCL_NLM0_16_H    (REG_SCL_NLM0_BASE + 0x2D)
#define REG_SCL_NLM0_17_L    (REG_SCL_NLM0_BASE + 0x2E)
#define REG_SCL_NLM0_17_H    (REG_SCL_NLM0_BASE + 0x2F)
#define REG_SCL_NLM0_18_L    (REG_SCL_NLM0_BASE + 0x30)
#define REG_SCL_NLM0_18_H    (REG_SCL_NLM0_BASE + 0x31)
#define REG_SCL_NLM0_19_L    (REG_SCL_NLM0_BASE + 0x32)
#define REG_SCL_NLM0_19_H    (REG_SCL_NLM0_BASE + 0x33)
#define REG_SCL_NLM0_1A_L    (REG_SCL_NLM0_BASE + 0x34)
#define REG_SCL_NLM0_1A_H    (REG_SCL_NLM0_BASE + 0x35)
#define REG_SCL_NLM0_1B_L    (REG_SCL_NLM0_BASE + 0x36)
#define REG_SCL_NLM0_1B_H    (REG_SCL_NLM0_BASE + 0x37)
#define REG_SCL_NLM0_1C_L    (REG_SCL_NLM0_BASE + 0x38)
#define REG_SCL_NLM0_1C_H    (REG_SCL_NLM0_BASE + 0x39)
#define REG_SCL_NLM0_1D_L    (REG_SCL_NLM0_BASE + 0x3A)
#define REG_SCL_NLM0_1D_H    (REG_SCL_NLM0_BASE + 0x3B)
#define REG_SCL_NLM0_1E_L    (REG_SCL_NLM0_BASE + 0x3C)
#define REG_SCL_NLM0_1E_H    (REG_SCL_NLM0_BASE + 0x3D)
#define REG_SCL_NLM0_1F_L    (REG_SCL_NLM0_BASE + 0x3E)
#define REG_SCL_NLM0_1F_H    (REG_SCL_NLM0_BASE + 0x3F)
#define REG_SCL_NLM0_20_L    (REG_SCL_NLM0_BASE + 0x40)
#define REG_SCL_NLM0_20_H    (REG_SCL_NLM0_BASE + 0x41)
#define REG_SCL_NLM0_21_L    (REG_SCL_NLM0_BASE + 0x42)
#define REG_SCL_NLM0_21_H    (REG_SCL_NLM0_BASE + 0x43)
#define REG_SCL_NLM0_22_L    (REG_SCL_NLM0_BASE + 0x44)
#define REG_SCL_NLM0_22_H    (REG_SCL_NLM0_BASE + 0x45)
#define REG_SCL_NLM0_23_L    (REG_SCL_NLM0_BASE + 0x46)
#define REG_SCL_NLM0_23_H    (REG_SCL_NLM0_BASE + 0x47)
#define REG_SCL_NLM0_24_L    (REG_SCL_NLM0_BASE + 0x48)
#define REG_SCL_NLM0_24_H    (REG_SCL_NLM0_BASE + 0x49)
#define REG_SCL_NLM0_25_L    (REG_SCL_NLM0_BASE + 0x4A)
#define REG_SCL_NLM0_25_H    (REG_SCL_NLM0_BASE + 0x4B)
#define REG_SCL_NLM0_26_L    (REG_SCL_NLM0_BASE + 0x4C)
#define REG_SCL_NLM0_26_H    (REG_SCL_NLM0_BASE + 0x4D)
#define REG_SCL_NLM0_27_L    (REG_SCL_NLM0_BASE + 0x4E)
#define REG_SCL_NLM0_27_H    (REG_SCL_NLM0_BASE + 0x4F)
#define REG_SCL_NLM0_28_L    (REG_SCL_NLM0_BASE + 0x50)
#define REG_SCL_NLM0_28_H    (REG_SCL_NLM0_BASE + 0x51)
#define REG_SCL_NLM0_29_L    (REG_SCL_NLM0_BASE + 0x52)
#define REG_SCL_NLM0_29_H    (REG_SCL_NLM0_BASE + 0x53)
#define REG_SCL_NLM0_2A_L    (REG_SCL_NLM0_BASE + 0x54)
#define REG_SCL_NLM0_2A_H    (REG_SCL_NLM0_BASE + 0x55)
#define REG_SCL_NLM0_2B_L    (REG_SCL_NLM0_BASE + 0x56)
#define REG_SCL_NLM0_2B_H    (REG_SCL_NLM0_BASE + 0x57)
#define REG_SCL_NLM0_2C_L    (REG_SCL_NLM0_BASE + 0x58)
#define REG_SCL_NLM0_2C_H    (REG_SCL_NLM0_BASE + 0x59)
#define REG_SCL_NLM0_2D_L    (REG_SCL_NLM0_BASE + 0x5A)
#define REG_SCL_NLM0_2D_H    (REG_SCL_NLM0_BASE + 0x5B)
#define REG_SCL_NLM0_2E_L    (REG_SCL_NLM0_BASE + 0x5C)
#define REG_SCL_NLM0_2E_H    (REG_SCL_NLM0_BASE + 0x5D)
#define REG_SCL_NLM0_2F_L    (REG_SCL_NLM0_BASE + 0x5E)
#define REG_SCL_NLM0_2F_H    (REG_SCL_NLM0_BASE + 0x5F)
#define REG_SCL_NLM0_30_L    (REG_SCL_NLM0_BASE + 0x60)
#define REG_SCL_NLM0_30_H    (REG_SCL_NLM0_BASE + 0x61)
#define REG_SCL_NLM0_31_L    (REG_SCL_NLM0_BASE + 0x62)
#define REG_SCL_NLM0_31_H    (REG_SCL_NLM0_BASE + 0x63)
#define REG_SCL_NLM0_32_L    (REG_SCL_NLM0_BASE + 0x64)
#define REG_SCL_NLM0_32_H    (REG_SCL_NLM0_BASE + 0x65)
#define REG_SCL_NLM0_33_L    (REG_SCL_NLM0_BASE + 0x66)
#define REG_SCL_NLM0_33_H    (REG_SCL_NLM0_BASE + 0x67)
#define REG_SCL_NLM0_34_L    (REG_SCL_NLM0_BASE + 0x68)
#define REG_SCL_NLM0_34_H    (REG_SCL_NLM0_BASE + 0x69)
#define REG_SCL_NLM0_35_L    (REG_SCL_NLM0_BASE + 0x6A)
#define REG_SCL_NLM0_35_H    (REG_SCL_NLM0_BASE + 0x6B)
#define REG_SCL_NLM0_36_L    (REG_SCL_NLM0_BASE + 0x6C)
#define REG_SCL_NLM0_36_H    (REG_SCL_NLM0_BASE + 0x6D)
#define REG_SCL_NLM0_37_L    (REG_SCL_NLM0_BASE + 0x6E)
#define REG_SCL_NLM0_37_H    (REG_SCL_NLM0_BASE + 0x6F)
#define REG_SCL_NLM0_38_L    (REG_SCL_NLM0_BASE + 0x70)
#define REG_SCL_NLM0_38_H    (REG_SCL_NLM0_BASE + 0x71)
#define REG_SCL_NLM0_39_L    (REG_SCL_NLM0_BASE + 0x72)
#define REG_SCL_NLM0_39_H    (REG_SCL_NLM0_BASE + 0x73)
#define REG_SCL_NLM0_3A_L    (REG_SCL_NLM0_BASE + 0x74)
#define REG_SCL_NLM0_3A_H    (REG_SCL_NLM0_BASE + 0x75)
#define REG_SCL_NLM0_3B_L    (REG_SCL_NLM0_BASE + 0x76)
#define REG_SCL_NLM0_3B_H    (REG_SCL_NLM0_BASE + 0x77)
#define REG_SCL_NLM0_3C_L    (REG_SCL_NLM0_BASE + 0x78)
#define REG_SCL_NLM0_3C_H    (REG_SCL_NLM0_BASE + 0x79)
#define REG_SCL_NLM0_3D_L    (REG_SCL_NLM0_BASE + 0x7A)
#define REG_SCL_NLM0_3D_H    (REG_SCL_NLM0_BASE + 0x7B)
#define REG_SCL_NLM0_3E_L    (REG_SCL_NLM0_BASE + 0x7C)
#define REG_SCL_NLM0_3E_H    (REG_SCL_NLM0_BASE + 0x7D)
#define REG_SCL_NLM0_3F_L    (REG_SCL_NLM0_BASE + 0x7E)
#define REG_SCL_NLM0_3F_H    (REG_SCL_NLM0_BASE + 0x7F)
#define REG_SCL_NLM0_40_L    (REG_SCL_NLM0_BASE + 0x80)
#define REG_SCL_NLM0_40_H    (REG_SCL_NLM0_BASE + 0x81)
#define REG_SCL_NLM0_41_L    (REG_SCL_NLM0_BASE + 0x82)
#define REG_SCL_NLM0_41_H    (REG_SCL_NLM0_BASE + 0x83)
#define REG_SCL_NLM0_42_L    (REG_SCL_NLM0_BASE + 0x84)
#define REG_SCL_NLM0_42_H    (REG_SCL_NLM0_BASE + 0x85)
#define REG_SCL_NLM0_43_L    (REG_SCL_NLM0_BASE + 0x86)
#define REG_SCL_NLM0_43_H    (REG_SCL_NLM0_BASE + 0x87)
#define REG_SCL_NLM0_44_L    (REG_SCL_NLM0_BASE + 0x88)
#define REG_SCL_NLM0_44_H    (REG_SCL_NLM0_BASE + 0x89)
#define REG_SCL_NLM0_45_L    (REG_SCL_NLM0_BASE + 0x8A)
#define REG_SCL_NLM0_45_H    (REG_SCL_NLM0_BASE + 0x8B)
#define REG_SCL_NLM0_46_L    (REG_SCL_NLM0_BASE + 0x8C)
#define REG_SCL_NLM0_46_H    (REG_SCL_NLM0_BASE + 0x8D)
#define REG_SCL_NLM0_47_L    (REG_SCL_NLM0_BASE + 0x8E)
#define REG_SCL_NLM0_47_H    (REG_SCL_NLM0_BASE + 0x8F)
#define REG_SCL_NLM0_48_L    (REG_SCL_NLM0_BASE + 0x90)
#define REG_SCL_NLM0_48_H    (REG_SCL_NLM0_BASE + 0x91)
#define REG_SCL_NLM0_49_L    (REG_SCL_NLM0_BASE + 0x92)
#define REG_SCL_NLM0_49_H    (REG_SCL_NLM0_BASE + 0x93)
#define REG_SCL_NLM0_4A_L    (REG_SCL_NLM0_BASE + 0x94)
#define REG_SCL_NLM0_4A_H    (REG_SCL_NLM0_BASE + 0x95)
#define REG_SCL_NLM0_4B_L    (REG_SCL_NLM0_BASE + 0x96)
#define REG_SCL_NLM0_4B_H    (REG_SCL_NLM0_BASE + 0x97)
#define REG_SCL_NLM0_4C_L    (REG_SCL_NLM0_BASE + 0x98)
#define REG_SCL_NLM0_4C_H    (REG_SCL_NLM0_BASE + 0x99)
#define REG_SCL_NLM0_4D_L    (REG_SCL_NLM0_BASE + 0x9A)
#define REG_SCL_NLM0_4D_H    (REG_SCL_NLM0_BASE + 0x9B)
#define REG_SCL_NLM0_4E_L    (REG_SCL_NLM0_BASE + 0x9C)
#define REG_SCL_NLM0_4E_H    (REG_SCL_NLM0_BASE + 0x9D)
#define REG_SCL_NLM0_4F_L    (REG_SCL_NLM0_BASE + 0x9E)
#define REG_SCL_NLM0_4F_H    (REG_SCL_NLM0_BASE + 0x9F)
#define REG_SCL_NLM0_50_L    (REG_SCL_NLM0_BASE + 0xA0)
#define REG_SCL_NLM0_50_H    (REG_SCL_NLM0_BASE + 0xA1)
#define REG_SCL_NLM0_51_L    (REG_SCL_NLM0_BASE + 0xA2)
#define REG_SCL_NLM0_51_H    (REG_SCL_NLM0_BASE + 0xA3)
#define REG_SCL_NLM0_52_L    (REG_SCL_NLM0_BASE + 0xA4)
#define REG_SCL_NLM0_52_H    (REG_SCL_NLM0_BASE + 0xA5)
#define REG_SCL_NLM0_53_L    (REG_SCL_NLM0_BASE + 0xA6)
#define REG_SCL_NLM0_53_H    (REG_SCL_NLM0_BASE + 0xA7)
#define REG_SCL_NLM0_54_L    (REG_SCL_NLM0_BASE + 0xA8)
#define REG_SCL_NLM0_54_H    (REG_SCL_NLM0_BASE + 0xA9)
#define REG_SCL_NLM0_55_L    (REG_SCL_NLM0_BASE + 0xAA)
#define REG_SCL_NLM0_55_H    (REG_SCL_NLM0_BASE + 0xAB)
#define REG_SCL_NLM0_56_L    (REG_SCL_NLM0_BASE + 0xAC)
#define REG_SCL_NLM0_56_H    (REG_SCL_NLM0_BASE + 0xAD)
#define REG_SCL_NLM0_57_L    (REG_SCL_NLM0_BASE + 0xAE)
#define REG_SCL_NLM0_57_H    (REG_SCL_NLM0_BASE + 0xAF)
#define REG_SCL_NLM0_58_L    (REG_SCL_NLM0_BASE + 0xB0)
#define REG_SCL_NLM0_58_H    (REG_SCL_NLM0_BASE + 0xB1)
#define REG_SCL_NLM0_59_L    (REG_SCL_NLM0_BASE + 0xB2)
#define REG_SCL_NLM0_59_H    (REG_SCL_NLM0_BASE + 0xB3)
#define REG_SCL_NLM0_5A_L    (REG_SCL_NLM0_BASE + 0xB4)
#define REG_SCL_NLM0_5A_H    (REG_SCL_NLM0_BASE + 0xB5)
#define REG_SCL_NLM0_5B_L    (REG_SCL_NLM0_BASE + 0xB6)
#define REG_SCL_NLM0_5B_H    (REG_SCL_NLM0_BASE + 0xB7)
#define REG_SCL_NLM0_5C_L    (REG_SCL_NLM0_BASE + 0xB8)
#define REG_SCL_NLM0_5C_H    (REG_SCL_NLM0_BASE + 0xB9)
#define REG_SCL_NLM0_5D_L    (REG_SCL_NLM0_BASE + 0xBA)
#define REG_SCL_NLM0_5D_H    (REG_SCL_NLM0_BASE + 0xBB)
#define REG_SCL_NLM0_5E_L    (REG_SCL_NLM0_BASE + 0xBC)
#define REG_SCL_NLM0_5E_H    (REG_SCL_NLM0_BASE + 0xBD)
#define REG_SCL_NLM0_5F_L    (REG_SCL_NLM0_BASE + 0xBE)
#define REG_SCL_NLM0_5F_H    (REG_SCL_NLM0_BASE + 0xBF)
#define REG_SCL_NLM0_60_L    (REG_SCL_NLM0_BASE + 0xC0)
#define REG_SCL_NLM0_60_H    (REG_SCL_NLM0_BASE + 0xC1)
#define REG_SCL_NLM0_61_L    (REG_SCL_NLM0_BASE + 0xC2)
#define REG_SCL_NLM0_61_H    (REG_SCL_NLM0_BASE + 0xC3)
#define REG_SCL_NLM0_62_L    (REG_SCL_NLM0_BASE + 0xC4)
#define REG_SCL_NLM0_62_H    (REG_SCL_NLM0_BASE + 0xC5)
#define REG_SCL_NLM0_63_L    (REG_SCL_NLM0_BASE + 0xC6)
#define REG_SCL_NLM0_63_H    (REG_SCL_NLM0_BASE + 0xC7)
#define REG_SCL_NLM0_64_L    (REG_SCL_NLM0_BASE + 0xC8)
#define REG_SCL_NLM0_64_H    (REG_SCL_NLM0_BASE + 0xC9)
#define REG_SCL_NLM0_65_L    (REG_SCL_NLM0_BASE + 0xCA)
#define REG_SCL_NLM0_65_H    (REG_SCL_NLM0_BASE + 0xCB)
#define REG_SCL_NLM0_66_L    (REG_SCL_NLM0_BASE + 0xCC)
#define REG_SCL_NLM0_66_H    (REG_SCL_NLM0_BASE + 0xCD)
#define REG_SCL_NLM0_67_L    (REG_SCL_NLM0_BASE + 0xCE)
#define REG_SCL_NLM0_67_H    (REG_SCL_NLM0_BASE + 0xCF)
#define REG_SCL_NLM0_68_L    (REG_SCL_NLM0_BASE + 0xD0)
#define REG_SCL_NLM0_68_H    (REG_SCL_NLM0_BASE + 0xD1)
#define REG_SCL_NLM0_69_L    (REG_SCL_NLM0_BASE + 0xD2)
#define REG_SCL_NLM0_69_H    (REG_SCL_NLM0_BASE + 0xD3)
#define REG_SCL_NLM0_6A_L    (REG_SCL_NLM0_BASE + 0xD4)
#define REG_SCL_NLM0_6A_H    (REG_SCL_NLM0_BASE + 0xD5)
#define REG_SCL_NLM0_6B_L    (REG_SCL_NLM0_BASE + 0xD6)
#define REG_SCL_NLM0_6B_H    (REG_SCL_NLM0_BASE + 0xD7)
#define REG_SCL_NLM0_6C_L    (REG_SCL_NLM0_BASE + 0xD8)
#define REG_SCL_NLM0_6C_H    (REG_SCL_NLM0_BASE + 0xD9)
#define REG_SCL_NLM0_6D_L    (REG_SCL_NLM0_BASE + 0xDA)
#define REG_SCL_NLM0_6D_H    (REG_SCL_NLM0_BASE + 0xDB)
#define REG_SCL_NLM0_6E_L    (REG_SCL_NLM0_BASE + 0xDC)
#define REG_SCL_NLM0_6E_H    (REG_SCL_NLM0_BASE + 0xDD)
#define REG_SCL_NLM0_6F_L    (REG_SCL_NLM0_BASE + 0xDE)
#define REG_SCL_NLM0_6F_H    (REG_SCL_NLM0_BASE + 0xDF)
#define REG_SCL_NLM0_70_L    (REG_SCL_NLM0_BASE + 0xE0)
#define REG_SCL_NLM0_70_H    (REG_SCL_NLM0_BASE + 0xE1)
#define REG_SCL_NLM0_71_L    (REG_SCL_NLM0_BASE + 0xE2)
#define REG_SCL_NLM0_71_H    (REG_SCL_NLM0_BASE + 0xE3)
#define REG_SCL_NLM0_72_L    (REG_SCL_NLM0_BASE + 0xE4)
#define REG_SCL_NLM0_72_H    (REG_SCL_NLM0_BASE + 0xE5)
#define REG_SCL_NLM0_73_L    (REG_SCL_NLM0_BASE + 0xE6)
#define REG_SCL_NLM0_73_H    (REG_SCL_NLM0_BASE + 0xE7)
#define REG_SCL_NLM0_74_L    (REG_SCL_NLM0_BASE + 0xE8)
#define REG_SCL_NLM0_74_H    (REG_SCL_NLM0_BASE + 0xE9)
#define REG_SCL_NLM0_75_L    (REG_SCL_NLM0_BASE + 0xEA)
#define REG_SCL_NLM0_75_H    (REG_SCL_NLM0_BASE + 0xEB)
#define REG_SCL_NLM0_76_L    (REG_SCL_NLM0_BASE + 0xEC)
#define REG_SCL_NLM0_76_H    (REG_SCL_NLM0_BASE + 0xED)
#define REG_SCL_NLM0_77_L    (REG_SCL_NLM0_BASE + 0xEE)
#define REG_SCL_NLM0_77_H    (REG_SCL_NLM0_BASE + 0xEF)
#define REG_SCL_NLM0_78_L    (REG_SCL_NLM0_BASE + 0xF0)
#define REG_SCL_NLM0_78_H    (REG_SCL_NLM0_BASE + 0xF1)
#define REG_SCL_NLM0_79_L    (REG_SCL_NLM0_BASE + 0xF2)
#define REG_SCL_NLM0_79_H    (REG_SCL_NLM0_BASE + 0xF3)
#define REG_SCL_NLM0_7A_L    (REG_SCL_NLM0_BASE + 0xF4)
#define REG_SCL_NLM0_7A_H    (REG_SCL_NLM0_BASE + 0xF5)
#define REG_SCL_NLM0_7B_L    (REG_SCL_NLM0_BASE + 0xF6)
#define REG_SCL_NLM0_7B_H    (REG_SCL_NLM0_BASE + 0xF7)
#define REG_SCL_NLM0_7C_L    (REG_SCL_NLM0_BASE + 0xF8)
#define REG_SCL_NLM0_7C_H    (REG_SCL_NLM0_BASE + 0xF9)
#define REG_SCL_NLM0_7D_L    (REG_SCL_NLM0_BASE + 0xFA)
#define REG_SCL_NLM0_7D_H    (REG_SCL_NLM0_BASE + 0xFB)
#define REG_SCL_NLM0_7E_L    (REG_SCL_NLM0_BASE + 0xFC)
#define REG_SCL_NLM0_7E_H    (REG_SCL_NLM0_BASE + 0xFD)
#define REG_SCL_NLM0_7F_L    (REG_SCL_NLM0_BASE + 0xFE)
#define REG_SCL_NLM0_7F_H    (REG_SCL_NLM0_BASE + 0xFF)

#define REG_SCL0_00_L        (REG_SCL0_BASE + 0x00)
#define REG_SCL0_00_H        (REG_SCL0_BASE + 0x01)
#define REG_SCL0_01_L        (REG_SCL0_BASE + 0x02)
#define REG_SCL0_01_H        (REG_SCL0_BASE + 0x03)
#define REG_SCL0_02_L        (REG_SCL0_BASE + 0x04)
#define REG_SCL0_02_H        (REG_SCL0_BASE + 0x05)
#define REG_SCL0_03_L        (REG_SCL0_BASE + 0x06)
#define REG_SCL0_03_H        (REG_SCL0_BASE + 0x07)
#define REG_SCL0_04_L        (REG_SCL0_BASE + 0x08)
#define REG_SCL0_04_H        (REG_SCL0_BASE + 0x09)
#define REG_SCL0_05_L        (REG_SCL0_BASE + 0x0A)
#define REG_SCL0_05_H        (REG_SCL0_BASE + 0x0B)
#define REG_SCL0_06_L        (REG_SCL0_BASE + 0x0C)
#define REG_SCL0_06_H        (REG_SCL0_BASE + 0x0D)
#define REG_SCL0_07_L        (REG_SCL0_BASE + 0x0E)
#define REG_SCL0_07_H        (REG_SCL0_BASE + 0x0F)
#define REG_SCL0_08_L        (REG_SCL0_BASE + 0x10)
#define REG_SCL0_08_H        (REG_SCL0_BASE + 0x11)
#define REG_SCL0_09_L        (REG_SCL0_BASE + 0x12)
#define REG_SCL0_09_H        (REG_SCL0_BASE + 0x13)
#define REG_SCL0_0A_L        (REG_SCL0_BASE + 0x14)
#define REG_SCL0_0A_H        (REG_SCL0_BASE + 0x15)
#define REG_SCL0_0B_L        (REG_SCL0_BASE + 0x16)
#define REG_SCL0_0B_H        (REG_SCL0_BASE + 0x17)
#define REG_SCL0_0C_L        (REG_SCL0_BASE + 0x18)
#define REG_SCL0_0C_H        (REG_SCL0_BASE + 0x19)
#define REG_SCL0_0D_L        (REG_SCL0_BASE + 0x1A)
#define REG_SCL0_0D_H        (REG_SCL0_BASE + 0x1B)
#define REG_SCL0_0E_L        (REG_SCL0_BASE + 0x1C)
#define REG_SCL0_0E_H        (REG_SCL0_BASE + 0x1D)
#define REG_SCL0_0F_L        (REG_SCL0_BASE + 0x1E)
#define REG_SCL0_0F_H        (REG_SCL0_BASE + 0x1F)
#define REG_SCL0_10_L        (REG_SCL0_BASE + 0x20)
#define REG_SCL0_10_H        (REG_SCL0_BASE + 0x21)
#define REG_SCL0_11_L        (REG_SCL0_BASE + 0x22)
#define REG_SCL0_11_H        (REG_SCL0_BASE + 0x23)
#define REG_SCL0_12_L        (REG_SCL0_BASE + 0x24)
#define REG_SCL0_12_H        (REG_SCL0_BASE + 0x25)
#define REG_SCL0_13_L        (REG_SCL0_BASE + 0x26)
#define REG_SCL0_13_H        (REG_SCL0_BASE + 0x27)
#define REG_SCL0_14_L        (REG_SCL0_BASE + 0x28)
#define REG_SCL0_14_H        (REG_SCL0_BASE + 0x29)
#define REG_SCL0_15_L        (REG_SCL0_BASE + 0x2A)
#define REG_SCL0_15_H        (REG_SCL0_BASE + 0x2B)
#define REG_SCL0_16_L        (REG_SCL0_BASE + 0x2C)
#define REG_SCL0_16_H        (REG_SCL0_BASE + 0x2D)
#define REG_SCL0_17_L        (REG_SCL0_BASE + 0x2E)
#define REG_SCL0_17_H        (REG_SCL0_BASE + 0x2F)
#define REG_SCL0_18_L        (REG_SCL0_BASE + 0x30)
#define REG_SCL0_18_H        (REG_SCL0_BASE + 0x31)
#define REG_SCL0_19_L        (REG_SCL0_BASE + 0x32)
#define REG_SCL0_19_H        (REG_SCL0_BASE + 0x33)
#define REG_SCL0_1A_L        (REG_SCL0_BASE + 0x34)
#define REG_SCL0_1A_H        (REG_SCL0_BASE + 0x35)
#define REG_SCL0_1B_L        (REG_SCL0_BASE + 0x36)
#define REG_SCL0_1B_H        (REG_SCL0_BASE + 0x37)
#define REG_SCL0_1C_L        (REG_SCL0_BASE + 0x38)
#define REG_SCL0_1C_H        (REG_SCL0_BASE + 0x39)
#define REG_SCL0_1D_L        (REG_SCL0_BASE + 0x3A)
#define REG_SCL0_1D_H        (REG_SCL0_BASE + 0x3B)
#define REG_SCL0_1E_L        (REG_SCL0_BASE + 0x3C)
#define REG_SCL0_1E_H        (REG_SCL0_BASE + 0x3D)
#define REG_SCL0_1F_L        (REG_SCL0_BASE + 0x3E)
#define REG_SCL0_1F_H        (REG_SCL0_BASE + 0x3F)
#define REG_SCL0_20_L        (REG_SCL0_BASE + 0x40)
#define REG_SCL0_20_H        (REG_SCL0_BASE + 0x41)
#define REG_SCL0_21_L        (REG_SCL0_BASE + 0x42)
#define REG_SCL0_21_H        (REG_SCL0_BASE + 0x43)
#define REG_SCL0_22_L        (REG_SCL0_BASE + 0x44)
#define REG_SCL0_22_H        (REG_SCL0_BASE + 0x45)
#define REG_SCL0_23_L        (REG_SCL0_BASE + 0x46)
#define REG_SCL0_23_H        (REG_SCL0_BASE + 0x47)
#define REG_SCL0_24_L        (REG_SCL0_BASE + 0x48)
#define REG_SCL0_24_H        (REG_SCL0_BASE + 0x49)
#define REG_SCL0_25_L        (REG_SCL0_BASE + 0x4A)
#define REG_SCL0_25_H        (REG_SCL0_BASE + 0x4B)
#define REG_SCL0_26_L        (REG_SCL0_BASE + 0x4C)
#define REG_SCL0_26_H        (REG_SCL0_BASE + 0x4D)
#define REG_SCL0_27_L        (REG_SCL0_BASE + 0x4E)
#define REG_SCL0_27_H        (REG_SCL0_BASE + 0x4F)
#define REG_SCL0_28_L        (REG_SCL0_BASE + 0x50)
#define REG_SCL0_28_H        (REG_SCL0_BASE + 0x51)
#define REG_SCL0_29_L        (REG_SCL0_BASE + 0x52)
#define REG_SCL0_29_H        (REG_SCL0_BASE + 0x53)
#define REG_SCL0_2A_L        (REG_SCL0_BASE + 0x54)
#define REG_SCL0_2A_H        (REG_SCL0_BASE + 0x55)
#define REG_SCL0_2B_L        (REG_SCL0_BASE + 0x56)
#define REG_SCL0_2B_H        (REG_SCL0_BASE + 0x57)
#define REG_SCL0_2C_L        (REG_SCL0_BASE + 0x58)
#define REG_SCL0_2C_H        (REG_SCL0_BASE + 0x59)
#define REG_SCL0_2D_L        (REG_SCL0_BASE + 0x5A)
#define REG_SCL0_2D_H        (REG_SCL0_BASE + 0x5B)
#define REG_SCL0_2E_L        (REG_SCL0_BASE + 0x5C)
#define REG_SCL0_2E_H        (REG_SCL0_BASE + 0x5D)
#define REG_SCL0_2F_L        (REG_SCL0_BASE + 0x5E)
#define REG_SCL0_2F_H        (REG_SCL0_BASE + 0x5F)
#define REG_SCL0_30_L        (REG_SCL0_BASE + 0x60)
#define REG_SCL0_30_H        (REG_SCL0_BASE + 0x61)
#define REG_SCL0_31_L        (REG_SCL0_BASE + 0x62)
#define REG_SCL0_31_H        (REG_SCL0_BASE + 0x63)
#define REG_SCL0_32_L        (REG_SCL0_BASE + 0x64)
#define REG_SCL0_32_H        (REG_SCL0_BASE + 0x65)
#define REG_SCL0_33_L        (REG_SCL0_BASE + 0x66)
#define REG_SCL0_33_H        (REG_SCL0_BASE + 0x67)
#define REG_SCL0_34_L        (REG_SCL0_BASE + 0x68)
#define REG_SCL0_34_H        (REG_SCL0_BASE + 0x69)
#define REG_SCL0_35_L        (REG_SCL0_BASE + 0x6A)
#define REG_SCL0_35_H        (REG_SCL0_BASE + 0x6B)
#define REG_SCL0_36_L        (REG_SCL0_BASE + 0x6C)
#define REG_SCL0_36_H        (REG_SCL0_BASE + 0x6D)
#define REG_SCL0_37_L        (REG_SCL0_BASE + 0x6E)
#define REG_SCL0_37_H        (REG_SCL0_BASE + 0x6F)
#define REG_SCL0_38_L        (REG_SCL0_BASE + 0x70)
#define REG_SCL0_38_H        (REG_SCL0_BASE + 0x71)
#define REG_SCL0_39_L        (REG_SCL0_BASE + 0x72)
#define REG_SCL0_39_H        (REG_SCL0_BASE + 0x73)
#define REG_SCL0_3A_L        (REG_SCL0_BASE + 0x74)
#define REG_SCL0_3A_H        (REG_SCL0_BASE + 0x75)
#define REG_SCL0_3B_L        (REG_SCL0_BASE + 0x76)
#define REG_SCL0_3B_H        (REG_SCL0_BASE + 0x77)
#define REG_SCL0_3C_L        (REG_SCL0_BASE + 0x78)
#define REG_SCL0_3C_H        (REG_SCL0_BASE + 0x79)
#define REG_SCL0_3D_L        (REG_SCL0_BASE + 0x7A)
#define REG_SCL0_3D_H        (REG_SCL0_BASE + 0x7B)
#define REG_SCL0_3E_L        (REG_SCL0_BASE + 0x7C)
#define REG_SCL0_3E_H        (REG_SCL0_BASE + 0x7D)
#define REG_SCL0_3F_L        (REG_SCL0_BASE + 0x7E)
#define REG_SCL0_3F_H        (REG_SCL0_BASE + 0x7F)
#define REG_SCL0_40_L        (REG_SCL0_BASE + 0x80)
#define REG_SCL0_40_H        (REG_SCL0_BASE + 0x81)
#define REG_SCL0_41_L        (REG_SCL0_BASE + 0x82)
#define REG_SCL0_41_H        (REG_SCL0_BASE + 0x83)
#define REG_SCL0_42_L        (REG_SCL0_BASE + 0x84)
#define REG_SCL0_42_H        (REG_SCL0_BASE + 0x85)
#define REG_SCL0_43_L        (REG_SCL0_BASE + 0x86)
#define REG_SCL0_43_H        (REG_SCL0_BASE + 0x87)
#define REG_SCL0_44_L        (REG_SCL0_BASE + 0x88)
#define REG_SCL0_44_H        (REG_SCL0_BASE + 0x89)
#define REG_SCL0_45_L        (REG_SCL0_BASE + 0x8A)
#define REG_SCL0_45_H        (REG_SCL0_BASE + 0x8B)
#define REG_SCL0_46_L        (REG_SCL0_BASE + 0x8C)
#define REG_SCL0_46_H        (REG_SCL0_BASE + 0x8D)
#define REG_SCL0_47_L        (REG_SCL0_BASE + 0x8E)
#define REG_SCL0_47_H        (REG_SCL0_BASE + 0x8F)
#define REG_SCL0_48_L        (REG_SCL0_BASE + 0x90)
#define REG_SCL0_48_H        (REG_SCL0_BASE + 0x91)
#define REG_SCL0_49_L        (REG_SCL0_BASE + 0x92)
#define REG_SCL0_49_H        (REG_SCL0_BASE + 0x93)
#define REG_SCL0_4A_L        (REG_SCL0_BASE + 0x94)
#define REG_SCL0_4A_H        (REG_SCL0_BASE + 0x95)
#define REG_SCL0_4B_L        (REG_SCL0_BASE + 0x96)
#define REG_SCL0_4B_H        (REG_SCL0_BASE + 0x97)
#define REG_SCL0_4C_L        (REG_SCL0_BASE + 0x98)
#define REG_SCL0_4C_H        (REG_SCL0_BASE + 0x99)
#define REG_SCL0_4D_L        (REG_SCL0_BASE + 0x9A)
#define REG_SCL0_4D_H        (REG_SCL0_BASE + 0x9B)
#define REG_SCL0_4E_L        (REG_SCL0_BASE + 0x9C)
#define REG_SCL0_4E_H        (REG_SCL0_BASE + 0x9D)
#define REG_SCL0_4F_L        (REG_SCL0_BASE + 0x9E)
#define REG_SCL0_4F_H        (REG_SCL0_BASE + 0x9F)
#define REG_SCL0_50_L        (REG_SCL0_BASE + 0xA0)
#define REG_SCL0_50_H        (REG_SCL0_BASE + 0xA1)
#define REG_SCL0_51_L        (REG_SCL0_BASE + 0xA2)
#define REG_SCL0_51_H        (REG_SCL0_BASE + 0xA3)
#define REG_SCL0_52_L        (REG_SCL0_BASE + 0xA4)
#define REG_SCL0_52_H        (REG_SCL0_BASE + 0xA5)
#define REG_SCL0_53_L        (REG_SCL0_BASE + 0xA6)
#define REG_SCL0_53_H        (REG_SCL0_BASE + 0xA7)
#define REG_SCL0_54_L        (REG_SCL0_BASE + 0xA8)
#define REG_SCL0_54_H        (REG_SCL0_BASE + 0xA9)
#define REG_SCL0_55_L        (REG_SCL0_BASE + 0xAA)
#define REG_SCL0_55_H        (REG_SCL0_BASE + 0xAB)
#define REG_SCL0_56_L        (REG_SCL0_BASE + 0xAC)
#define REG_SCL0_56_H        (REG_SCL0_BASE + 0xAD)
#define REG_SCL0_57_L        (REG_SCL0_BASE + 0xAE)
#define REG_SCL0_57_H        (REG_SCL0_BASE + 0xAF)
#define REG_SCL0_58_L        (REG_SCL0_BASE + 0xB0)
#define REG_SCL0_58_H        (REG_SCL0_BASE + 0xB1)
#define REG_SCL0_59_L        (REG_SCL0_BASE + 0xB2)
#define REG_SCL0_59_H        (REG_SCL0_BASE + 0xB3)
#define REG_SCL0_5A_L        (REG_SCL0_BASE + 0xB4)
#define REG_SCL0_5A_H        (REG_SCL0_BASE + 0xB5)
#define REG_SCL0_5B_L        (REG_SCL0_BASE + 0xB6)
#define REG_SCL0_5B_H        (REG_SCL0_BASE + 0xB7)
#define REG_SCL0_5C_L        (REG_SCL0_BASE + 0xB8)
#define REG_SCL0_5C_H        (REG_SCL0_BASE + 0xB9)
#define REG_SCL0_5D_L        (REG_SCL0_BASE + 0xBA)
#define REG_SCL0_5D_H        (REG_SCL0_BASE + 0xBB)
#define REG_SCL0_5E_L        (REG_SCL0_BASE + 0xBC)
#define REG_SCL0_5E_H        (REG_SCL0_BASE + 0xBD)
#define REG_SCL0_5F_L        (REG_SCL0_BASE + 0xBE)
#define REG_SCL0_5F_H        (REG_SCL0_BASE + 0xBF)
#define REG_SCL0_60_L        (REG_SCL0_BASE + 0xC0)
#define REG_SCL0_60_H        (REG_SCL0_BASE + 0xC1)
#define REG_SCL0_61_L        (REG_SCL0_BASE + 0xC2)
#define REG_SCL0_61_H        (REG_SCL0_BASE + 0xC3)
#define REG_SCL0_62_L        (REG_SCL0_BASE + 0xC4)
#define REG_SCL0_62_H        (REG_SCL0_BASE + 0xC5)
#define REG_SCL0_63_L        (REG_SCL0_BASE + 0xC6)
#define REG_SCL0_63_H        (REG_SCL0_BASE + 0xC7)
#define REG_SCL0_64_L        (REG_SCL0_BASE + 0xC8)
#define REG_SCL0_64_H        (REG_SCL0_BASE + 0xC9)
#define REG_SCL0_65_L        (REG_SCL0_BASE + 0xCA)
#define REG_SCL0_65_H        (REG_SCL0_BASE + 0xCB)
#define REG_SCL0_66_L        (REG_SCL0_BASE + 0xCC)
#define REG_SCL0_66_H        (REG_SCL0_BASE + 0xCD)
#define REG_SCL0_67_L        (REG_SCL0_BASE + 0xCE)
#define REG_SCL0_67_H        (REG_SCL0_BASE + 0xCF)
#define REG_SCL0_68_L        (REG_SCL0_BASE + 0xD0)
#define REG_SCL0_68_H        (REG_SCL0_BASE + 0xD1)
#define REG_SCL0_69_L        (REG_SCL0_BASE + 0xD2)
#define REG_SCL0_69_H        (REG_SCL0_BASE + 0xD3)
#define REG_SCL0_6A_L        (REG_SCL0_BASE + 0xD4)
#define REG_SCL0_6A_H        (REG_SCL0_BASE + 0xD5)
#define REG_SCL0_6B_L        (REG_SCL0_BASE + 0xD6)
#define REG_SCL0_6B_H        (REG_SCL0_BASE + 0xD7)
#define REG_SCL0_6C_L        (REG_SCL0_BASE + 0xD8)
#define REG_SCL0_6C_H        (REG_SCL0_BASE + 0xD9)
#define REG_SCL0_6D_L        (REG_SCL0_BASE + 0xDA)
#define REG_SCL0_6D_H        (REG_SCL0_BASE + 0xDB)
#define REG_SCL0_6E_L        (REG_SCL0_BASE + 0xDC)
#define REG_SCL0_6E_H        (REG_SCL0_BASE + 0xDD)
#define REG_SCL0_6F_L        (REG_SCL0_BASE + 0xDE)
#define REG_SCL0_6F_H        (REG_SCL0_BASE + 0xDF)
#define REG_SCL0_70_L        (REG_SCL0_BASE + 0xE0)
#define REG_SCL0_70_H        (REG_SCL0_BASE + 0xE1)
#define REG_SCL0_71_L        (REG_SCL0_BASE + 0xE2)
#define REG_SCL0_71_H        (REG_SCL0_BASE + 0xE3)
#define REG_SCL0_72_L        (REG_SCL0_BASE + 0xE4)
#define REG_SCL0_72_H        (REG_SCL0_BASE + 0xE5)
#define REG_SCL0_73_L        (REG_SCL0_BASE + 0xE6)
#define REG_SCL0_73_H        (REG_SCL0_BASE + 0xE7)
#define REG_SCL0_74_L        (REG_SCL0_BASE + 0xE8)
#define REG_SCL0_74_H        (REG_SCL0_BASE + 0xE9)
#define REG_SCL0_75_L        (REG_SCL0_BASE + 0xEA)
#define REG_SCL0_75_H        (REG_SCL0_BASE + 0xEB)
#define REG_SCL0_76_L        (REG_SCL0_BASE + 0xEC)
#define REG_SCL0_76_H        (REG_SCL0_BASE + 0xED)
#define REG_SCL0_77_L        (REG_SCL0_BASE + 0xEE)
#define REG_SCL0_77_H        (REG_SCL0_BASE + 0xEF)
#define REG_SCL0_78_L        (REG_SCL0_BASE + 0xF0)
#define REG_SCL0_78_H        (REG_SCL0_BASE + 0xF1)
#define REG_SCL0_79_L        (REG_SCL0_BASE + 0xF2)
#define REG_SCL0_79_H        (REG_SCL0_BASE + 0xF3)
#define REG_SCL0_7A_L        (REG_SCL0_BASE + 0xF4)
#define REG_SCL0_7A_H        (REG_SCL0_BASE + 0xF5)
#define REG_SCL0_7B_L        (REG_SCL0_BASE + 0xF6)
#define REG_SCL0_7B_H        (REG_SCL0_BASE + 0xF7)
#define REG_SCL0_7C_L        (REG_SCL0_BASE + 0xF8)
#define REG_SCL0_7C_H        (REG_SCL0_BASE + 0xF9)
#define REG_SCL0_7D_L        (REG_SCL0_BASE + 0xFA)
#define REG_SCL0_7D_H        (REG_SCL0_BASE + 0xFB)
#define REG_SCL0_7E_L        (REG_SCL0_BASE + 0xFC)
#define REG_SCL0_7E_H        (REG_SCL0_BASE + 0xFD)
#define REG_SCL0_7F_L        (REG_SCL0_BASE + 0xFE)
#define REG_SCL0_7F_H        (REG_SCL0_BASE + 0xFF)

#define REG_SCL1_00_L        (REG_SCL1_BASE + 0x00)
#define REG_SCL1_00_H        (REG_SCL1_BASE + 0x01)
#define REG_SCL1_01_L        (REG_SCL1_BASE + 0x02)
#define REG_SCL1_01_H        (REG_SCL1_BASE + 0x03)
#define REG_SCL1_02_L        (REG_SCL1_BASE + 0x04)
#define REG_SCL1_02_H        (REG_SCL1_BASE + 0x05)
#define REG_SCL1_03_L        (REG_SCL1_BASE + 0x06)
#define REG_SCL1_03_H        (REG_SCL1_BASE + 0x07)
#define REG_SCL1_04_L        (REG_SCL1_BASE + 0x08)
#define REG_SCL1_04_H        (REG_SCL1_BASE + 0x09)
#define REG_SCL1_05_L        (REG_SCL1_BASE + 0x0A)
#define REG_SCL1_05_H        (REG_SCL1_BASE + 0x0B)
#define REG_SCL1_06_L        (REG_SCL1_BASE + 0x0C)
#define REG_SCL1_06_H        (REG_SCL1_BASE + 0x0D)
#define REG_SCL1_07_L        (REG_SCL1_BASE + 0x0E)
#define REG_SCL1_07_H        (REG_SCL1_BASE + 0x0F)
#define REG_SCL1_08_L        (REG_SCL1_BASE + 0x10)
#define REG_SCL1_08_H        (REG_SCL1_BASE + 0x11)
#define REG_SCL1_09_L        (REG_SCL1_BASE + 0x12)
#define REG_SCL1_09_H        (REG_SCL1_BASE + 0x13)
#define REG_SCL1_0A_L        (REG_SCL1_BASE + 0x14)
#define REG_SCL1_0A_H        (REG_SCL1_BASE + 0x15)
#define REG_SCL1_0B_L        (REG_SCL1_BASE + 0x16)
#define REG_SCL1_0B_H        (REG_SCL1_BASE + 0x17)
#define REG_SCL1_0C_L        (REG_SCL1_BASE + 0x18)
#define REG_SCL1_0C_H        (REG_SCL1_BASE + 0x19)
#define REG_SCL1_0D_L        (REG_SCL1_BASE + 0x1A)
#define REG_SCL1_0D_H        (REG_SCL1_BASE + 0x1B)
#define REG_SCL1_0E_L        (REG_SCL1_BASE + 0x1C)
#define REG_SCL1_0E_H        (REG_SCL1_BASE + 0x1D)
#define REG_SCL1_0F_L        (REG_SCL1_BASE + 0x1E)
#define REG_SCL1_0F_H        (REG_SCL1_BASE + 0x1F)
#define REG_SCL1_10_L        (REG_SCL1_BASE + 0x20)
#define REG_SCL1_10_H        (REG_SCL1_BASE + 0x21)
#define REG_SCL1_11_L        (REG_SCL1_BASE + 0x22)
#define REG_SCL1_11_H        (REG_SCL1_BASE + 0x23)
#define REG_SCL1_12_L        (REG_SCL1_BASE + 0x24)
#define REG_SCL1_12_H        (REG_SCL1_BASE + 0x25)
#define REG_SCL1_13_L        (REG_SCL1_BASE + 0x26)
#define REG_SCL1_13_H        (REG_SCL1_BASE + 0x27)
#define REG_SCL1_14_L        (REG_SCL1_BASE + 0x28)
#define REG_SCL1_14_H        (REG_SCL1_BASE + 0x29)
#define REG_SCL1_15_L        (REG_SCL1_BASE + 0x2A)
#define REG_SCL1_15_H        (REG_SCL1_BASE + 0x2B)
#define REG_SCL1_16_L        (REG_SCL1_BASE + 0x2C)
#define REG_SCL1_16_H        (REG_SCL1_BASE + 0x2D)
#define REG_SCL1_17_L        (REG_SCL1_BASE + 0x2E)
#define REG_SCL1_17_H        (REG_SCL1_BASE + 0x2F)
#define REG_SCL1_18_L        (REG_SCL1_BASE + 0x30)
#define REG_SCL1_18_H        (REG_SCL1_BASE + 0x31)
#define REG_SCL1_19_L        (REG_SCL1_BASE + 0x32)
#define REG_SCL1_19_H        (REG_SCL1_BASE + 0x33)
#define REG_SCL1_1A_L        (REG_SCL1_BASE + 0x34)
#define REG_SCL1_1A_H        (REG_SCL1_BASE + 0x35)
#define REG_SCL1_1B_L        (REG_SCL1_BASE + 0x36)
#define REG_SCL1_1B_H        (REG_SCL1_BASE + 0x37)
#define REG_SCL1_1C_L        (REG_SCL1_BASE + 0x38)
#define REG_SCL1_1C_H        (REG_SCL1_BASE + 0x39)
#define REG_SCL1_1D_L        (REG_SCL1_BASE + 0x3A)
#define REG_SCL1_1D_H        (REG_SCL1_BASE + 0x3B)
#define REG_SCL1_1E_L        (REG_SCL1_BASE + 0x3C)
#define REG_SCL1_1E_H        (REG_SCL1_BASE + 0x3D)
#define REG_SCL1_1F_L        (REG_SCL1_BASE + 0x3E)
#define REG_SCL1_1F_H        (REG_SCL1_BASE + 0x3F)
#define REG_SCL1_20_L        (REG_SCL1_BASE + 0x40)
#define REG_SCL1_20_H        (REG_SCL1_BASE + 0x41)
#define REG_SCL1_21_L        (REG_SCL1_BASE + 0x42)
#define REG_SCL1_21_H        (REG_SCL1_BASE + 0x43)
#define REG_SCL1_22_L        (REG_SCL1_BASE + 0x44)
#define REG_SCL1_22_H        (REG_SCL1_BASE + 0x45)
#define REG_SCL1_23_L        (REG_SCL1_BASE + 0x46)
#define REG_SCL1_23_H        (REG_SCL1_BASE + 0x47)
#define REG_SCL1_24_L        (REG_SCL1_BASE + 0x48)
#define REG_SCL1_24_H        (REG_SCL1_BASE + 0x49)
#define REG_SCL1_25_L        (REG_SCL1_BASE + 0x4A)
#define REG_SCL1_25_H        (REG_SCL1_BASE + 0x4B)
#define REG_SCL1_26_L        (REG_SCL1_BASE + 0x4C)
#define REG_SCL1_26_H        (REG_SCL1_BASE + 0x4D)
#define REG_SCL1_27_L        (REG_SCL1_BASE + 0x4E)
#define REG_SCL1_27_H        (REG_SCL1_BASE + 0x4F)
#define REG_SCL1_28_L        (REG_SCL1_BASE + 0x50)
#define REG_SCL1_28_H        (REG_SCL1_BASE + 0x51)
#define REG_SCL1_29_L        (REG_SCL1_BASE + 0x52)
#define REG_SCL1_29_H        (REG_SCL1_BASE + 0x53)
#define REG_SCL1_2A_L        (REG_SCL1_BASE + 0x54)
#define REG_SCL1_2A_H        (REG_SCL1_BASE + 0x55)
#define REG_SCL1_2B_L        (REG_SCL1_BASE + 0x56)
#define REG_SCL1_2B_H        (REG_SCL1_BASE + 0x57)
#define REG_SCL1_2C_L        (REG_SCL1_BASE + 0x58)
#define REG_SCL1_2C_H        (REG_SCL1_BASE + 0x59)
#define REG_SCL1_2D_L        (REG_SCL1_BASE + 0x5A)
#define REG_SCL1_2D_H        (REG_SCL1_BASE + 0x5B)
#define REG_SCL1_2E_L        (REG_SCL1_BASE + 0x5C)
#define REG_SCL1_2E_H        (REG_SCL1_BASE + 0x5D)
#define REG_SCL1_2F_L        (REG_SCL1_BASE + 0x5E)
#define REG_SCL1_2F_H        (REG_SCL1_BASE + 0x5F)
#define REG_SCL1_30_L        (REG_SCL1_BASE + 0x60)
#define REG_SCL1_30_H        (REG_SCL1_BASE + 0x61)
#define REG_SCL1_31_L        (REG_SCL1_BASE + 0x62)
#define REG_SCL1_31_H        (REG_SCL1_BASE + 0x63)
#define REG_SCL1_32_L        (REG_SCL1_BASE + 0x64)
#define REG_SCL1_32_H        (REG_SCL1_BASE + 0x65)
#define REG_SCL1_33_L        (REG_SCL1_BASE + 0x66)
#define REG_SCL1_33_H        (REG_SCL1_BASE + 0x67)
#define REG_SCL1_34_L        (REG_SCL1_BASE + 0x68)
#define REG_SCL1_34_H        (REG_SCL1_BASE + 0x69)
#define REG_SCL1_35_L        (REG_SCL1_BASE + 0x6A)
#define REG_SCL1_35_H        (REG_SCL1_BASE + 0x6B)
#define REG_SCL1_36_L        (REG_SCL1_BASE + 0x6C)
#define REG_SCL1_36_H        (REG_SCL1_BASE + 0x6D)
#define REG_SCL1_37_L        (REG_SCL1_BASE + 0x6E)
#define REG_SCL1_37_H        (REG_SCL1_BASE + 0x6F)
#define REG_SCL1_38_L        (REG_SCL1_BASE + 0x70)
#define REG_SCL1_38_H        (REG_SCL1_BASE + 0x71)
#define REG_SCL1_39_L        (REG_SCL1_BASE + 0x72)
#define REG_SCL1_39_H        (REG_SCL1_BASE + 0x73)
#define REG_SCL1_3A_L        (REG_SCL1_BASE + 0x74)
#define REG_SCL1_3A_H        (REG_SCL1_BASE + 0x75)
#define REG_SCL1_3B_L        (REG_SCL1_BASE + 0x76)
#define REG_SCL1_3B_H        (REG_SCL1_BASE + 0x77)
#define REG_SCL1_3C_L        (REG_SCL1_BASE + 0x78)
#define REG_SCL1_3C_H        (REG_SCL1_BASE + 0x79)
#define REG_SCL1_3D_L        (REG_SCL1_BASE + 0x7A)
#define REG_SCL1_3D_H        (REG_SCL1_BASE + 0x7B)
#define REG_SCL1_3E_L        (REG_SCL1_BASE + 0x7C)
#define REG_SCL1_3E_H        (REG_SCL1_BASE + 0x7D)
#define REG_SCL1_3F_L        (REG_SCL1_BASE + 0x7E)
#define REG_SCL1_3F_H        (REG_SCL1_BASE + 0x7F)
#define REG_SCL1_40_L        (REG_SCL1_BASE + 0x80)
#define REG_SCL1_40_H        (REG_SCL1_BASE + 0x81)
#define REG_SCL1_41_L        (REG_SCL1_BASE + 0x82)
#define REG_SCL1_41_H        (REG_SCL1_BASE + 0x83)
#define REG_SCL1_42_L        (REG_SCL1_BASE + 0x84)
#define REG_SCL1_42_H        (REG_SCL1_BASE + 0x85)
#define REG_SCL1_43_L        (REG_SCL1_BASE + 0x86)
#define REG_SCL1_43_H        (REG_SCL1_BASE + 0x87)
#define REG_SCL1_44_L        (REG_SCL1_BASE + 0x88)
#define REG_SCL1_44_H        (REG_SCL1_BASE + 0x89)
#define REG_SCL1_45_L        (REG_SCL1_BASE + 0x8A)
#define REG_SCL1_45_H        (REG_SCL1_BASE + 0x8B)
#define REG_SCL1_46_L        (REG_SCL1_BASE + 0x8C)
#define REG_SCL1_46_H        (REG_SCL1_BASE + 0x8D)
#define REG_SCL1_47_L        (REG_SCL1_BASE + 0x8E)
#define REG_SCL1_47_H        (REG_SCL1_BASE + 0x8F)
#define REG_SCL1_48_L        (REG_SCL1_BASE + 0x90)
#define REG_SCL1_48_H        (REG_SCL1_BASE + 0x91)
#define REG_SCL1_49_L        (REG_SCL1_BASE + 0x92)
#define REG_SCL1_49_H        (REG_SCL1_BASE + 0x93)
#define REG_SCL1_4A_L        (REG_SCL1_BASE + 0x94)
#define REG_SCL1_4A_H        (REG_SCL1_BASE + 0x95)
#define REG_SCL1_4B_L        (REG_SCL1_BASE + 0x96)
#define REG_SCL1_4B_H        (REG_SCL1_BASE + 0x97)
#define REG_SCL1_4C_L        (REG_SCL1_BASE + 0x98)
#define REG_SCL1_4C_H        (REG_SCL1_BASE + 0x99)
#define REG_SCL1_4D_L        (REG_SCL1_BASE + 0x9A)
#define REG_SCL1_4D_H        (REG_SCL1_BASE + 0x9B)
#define REG_SCL1_4E_L        (REG_SCL1_BASE + 0x9C)
#define REG_SCL1_4E_H        (REG_SCL1_BASE + 0x9D)
#define REG_SCL1_4F_L        (REG_SCL1_BASE + 0x9E)
#define REG_SCL1_4F_H        (REG_SCL1_BASE + 0x9F)
#define REG_SCL1_50_L        (REG_SCL1_BASE + 0xA0)
#define REG_SCL1_50_H        (REG_SCL1_BASE + 0xA1)
#define REG_SCL1_51_L        (REG_SCL1_BASE + 0xA2)
#define REG_SCL1_51_H        (REG_SCL1_BASE + 0xA3)
#define REG_SCL1_52_L        (REG_SCL1_BASE + 0xA4)
#define REG_SCL1_52_H        (REG_SCL1_BASE + 0xA5)
#define REG_SCL1_53_L        (REG_SCL1_BASE + 0xA6)
#define REG_SCL1_53_H        (REG_SCL1_BASE + 0xA7)
#define REG_SCL1_54_L        (REG_SCL1_BASE + 0xA8)
#define REG_SCL1_54_H        (REG_SCL1_BASE + 0xA9)
#define REG_SCL1_55_L        (REG_SCL1_BASE + 0xAA)
#define REG_SCL1_55_H        (REG_SCL1_BASE + 0xAB)
#define REG_SCL1_56_L        (REG_SCL1_BASE + 0xAC)
#define REG_SCL1_56_H        (REG_SCL1_BASE + 0xAD)
#define REG_SCL1_57_L        (REG_SCL1_BASE + 0xAE)
#define REG_SCL1_57_H        (REG_SCL1_BASE + 0xAF)
#define REG_SCL1_58_L        (REG_SCL1_BASE + 0xB0)
#define REG_SCL1_58_H        (REG_SCL1_BASE + 0xB1)
#define REG_SCL1_59_L        (REG_SCL1_BASE + 0xB2)
#define REG_SCL1_59_H        (REG_SCL1_BASE + 0xB3)
#define REG_SCL1_5A_L        (REG_SCL1_BASE + 0xB4)
#define REG_SCL1_5A_H        (REG_SCL1_BASE + 0xB5)
#define REG_SCL1_5B_L        (REG_SCL1_BASE + 0xB6)
#define REG_SCL1_5B_H        (REG_SCL1_BASE + 0xB7)
#define REG_SCL1_5C_L        (REG_SCL1_BASE + 0xB8)
#define REG_SCL1_5C_H        (REG_SCL1_BASE + 0xB9)
#define REG_SCL1_5D_L        (REG_SCL1_BASE + 0xBA)
#define REG_SCL1_5D_H        (REG_SCL1_BASE + 0xBB)
#define REG_SCL1_5E_L        (REG_SCL1_BASE + 0xBC)
#define REG_SCL1_5E_H        (REG_SCL1_BASE + 0xBD)
#define REG_SCL1_5F_L        (REG_SCL1_BASE + 0xBE)
#define REG_SCL1_5F_H        (REG_SCL1_BASE + 0xBF)
#define REG_SCL1_60_L        (REG_SCL1_BASE + 0xC0)
#define REG_SCL1_60_H        (REG_SCL1_BASE + 0xC1)
#define REG_SCL1_61_L        (REG_SCL1_BASE + 0xC2)
#define REG_SCL1_61_H        (REG_SCL1_BASE + 0xC3)
#define REG_SCL1_62_L        (REG_SCL1_BASE + 0xC4)
#define REG_SCL1_62_H        (REG_SCL1_BASE + 0xC5)
#define REG_SCL1_63_L        (REG_SCL1_BASE + 0xC6)
#define REG_SCL1_63_H        (REG_SCL1_BASE + 0xC7)
#define REG_SCL1_64_L        (REG_SCL1_BASE + 0xC8)
#define REG_SCL1_64_H        (REG_SCL1_BASE + 0xC9)
#define REG_SCL1_65_L        (REG_SCL1_BASE + 0xCA)
#define REG_SCL1_65_H        (REG_SCL1_BASE + 0xCB)
#define REG_SCL1_66_L        (REG_SCL1_BASE + 0xCC)
#define REG_SCL1_66_H        (REG_SCL1_BASE + 0xCD)
#define REG_SCL1_67_L        (REG_SCL1_BASE + 0xCE)
#define REG_SCL1_67_H        (REG_SCL1_BASE + 0xCF)
#define REG_SCL1_68_L        (REG_SCL1_BASE + 0xD0)
#define REG_SCL1_68_H        (REG_SCL1_BASE + 0xD1)
#define REG_SCL1_69_L        (REG_SCL1_BASE + 0xD2)
#define REG_SCL1_69_H        (REG_SCL1_BASE + 0xD3)
#define REG_SCL1_6A_L        (REG_SCL1_BASE + 0xD4)
#define REG_SCL1_6A_H        (REG_SCL1_BASE + 0xD5)
#define REG_SCL1_6B_L        (REG_SCL1_BASE + 0xD6)
#define REG_SCL1_6B_H        (REG_SCL1_BASE + 0xD7)
#define REG_SCL1_6C_L        (REG_SCL1_BASE + 0xD8)
#define REG_SCL1_6C_H        (REG_SCL1_BASE + 0xD9)
#define REG_SCL1_6D_L        (REG_SCL1_BASE + 0xDA)
#define REG_SCL1_6D_H        (REG_SCL1_BASE + 0xDB)
#define REG_SCL1_6E_L        (REG_SCL1_BASE + 0xDC)
#define REG_SCL1_6E_H        (REG_SCL1_BASE + 0xDD)
#define REG_SCL1_6F_L        (REG_SCL1_BASE + 0xDE)
#define REG_SCL1_6F_H        (REG_SCL1_BASE + 0xDF)
#define REG_SCL1_70_L        (REG_SCL1_BASE + 0xE0)
#define REG_SCL1_70_H        (REG_SCL1_BASE + 0xE1)
#define REG_SCL1_71_L        (REG_SCL1_BASE + 0xE2)
#define REG_SCL1_71_H        (REG_SCL1_BASE + 0xE3)
#define REG_SCL1_72_L        (REG_SCL1_BASE + 0xE4)
#define REG_SCL1_72_H        (REG_SCL1_BASE + 0xE5)
#define REG_SCL1_73_L        (REG_SCL1_BASE + 0xE6)
#define REG_SCL1_73_H        (REG_SCL1_BASE + 0xE7)
#define REG_SCL1_74_L        (REG_SCL1_BASE + 0xE8)
#define REG_SCL1_74_H        (REG_SCL1_BASE + 0xE9)
#define REG_SCL1_75_L        (REG_SCL1_BASE + 0xEA)
#define REG_SCL1_75_H        (REG_SCL1_BASE + 0xEB)
#define REG_SCL1_76_L        (REG_SCL1_BASE + 0xEC)
#define REG_SCL1_76_H        (REG_SCL1_BASE + 0xED)
#define REG_SCL1_77_L        (REG_SCL1_BASE + 0xEE)
#define REG_SCL1_77_H        (REG_SCL1_BASE + 0xEF)
#define REG_SCL1_78_L        (REG_SCL1_BASE + 0xF0)
#define REG_SCL1_78_H        (REG_SCL1_BASE + 0xF1)
#define REG_SCL1_79_L        (REG_SCL1_BASE + 0xF2)
#define REG_SCL1_79_H        (REG_SCL1_BASE + 0xF3)
#define REG_SCL1_7A_L        (REG_SCL1_BASE + 0xF4)
#define REG_SCL1_7A_H        (REG_SCL1_BASE + 0xF5)
#define REG_SCL1_7B_L        (REG_SCL1_BASE + 0xF6)
#define REG_SCL1_7B_H        (REG_SCL1_BASE + 0xF7)
#define REG_SCL1_7C_L        (REG_SCL1_BASE + 0xF8)
#define REG_SCL1_7C_H        (REG_SCL1_BASE + 0xF9)
#define REG_SCL1_7D_L        (REG_SCL1_BASE + 0xFA)
#define REG_SCL1_7D_H        (REG_SCL1_BASE + 0xFB)
#define REG_SCL1_7E_L        (REG_SCL1_BASE + 0xFC)
#define REG_SCL1_7E_H        (REG_SCL1_BASE + 0xFD)
#define REG_SCL1_7F_L        (REG_SCL1_BASE + 0xFE)
#define REG_SCL1_7F_H        (REG_SCL1_BASE + 0xFF)

#define REG_SCL2_00_L        (REG_SCL2_BASE + 0x00)
#define REG_SCL2_00_H        (REG_SCL2_BASE + 0x01)
#define REG_SCL2_01_L        (REG_SCL2_BASE + 0x02)
#define REG_SCL2_01_H        (REG_SCL2_BASE + 0x03)
#define REG_SCL2_02_L        (REG_SCL2_BASE + 0x04)
#define REG_SCL2_02_H        (REG_SCL2_BASE + 0x05)
#define REG_SCL2_03_L        (REG_SCL2_BASE + 0x06)
#define REG_SCL2_03_H        (REG_SCL2_BASE + 0x07)
#define REG_SCL2_04_L        (REG_SCL2_BASE + 0x08)
#define REG_SCL2_04_H        (REG_SCL2_BASE + 0x09)
#define REG_SCL2_05_L        (REG_SCL2_BASE + 0x0A)
#define REG_SCL2_05_H        (REG_SCL2_BASE + 0x0B)
#define REG_SCL2_06_L        (REG_SCL2_BASE + 0x0C)
#define REG_SCL2_06_H        (REG_SCL2_BASE + 0x0D)
#define REG_SCL2_07_L        (REG_SCL2_BASE + 0x0E)
#define REG_SCL2_07_H        (REG_SCL2_BASE + 0x0F)
#define REG_SCL2_08_L        (REG_SCL2_BASE + 0x10)
#define REG_SCL2_08_H        (REG_SCL2_BASE + 0x11)
#define REG_SCL2_09_L        (REG_SCL2_BASE + 0x12)
#define REG_SCL2_09_H        (REG_SCL2_BASE + 0x13)
#define REG_SCL2_0A_L        (REG_SCL2_BASE + 0x14)
#define REG_SCL2_0A_H        (REG_SCL2_BASE + 0x15)
#define REG_SCL2_0B_L        (REG_SCL2_BASE + 0x16)
#define REG_SCL2_0B_H        (REG_SCL2_BASE + 0x17)
#define REG_SCL2_0C_L        (REG_SCL2_BASE + 0x18)
#define REG_SCL2_0C_H        (REG_SCL2_BASE + 0x19)
#define REG_SCL2_0D_L        (REG_SCL2_BASE + 0x1A)
#define REG_SCL2_0D_H        (REG_SCL2_BASE + 0x1B)
#define REG_SCL2_0E_L        (REG_SCL2_BASE + 0x1C)
#define REG_SCL2_0E_H        (REG_SCL2_BASE + 0x1D)
#define REG_SCL2_0F_L        (REG_SCL2_BASE + 0x1E)
#define REG_SCL2_0F_H        (REG_SCL2_BASE + 0x1F)
#define REG_SCL2_10_L        (REG_SCL2_BASE + 0x20)
#define REG_SCL2_10_H        (REG_SCL2_BASE + 0x21)
#define REG_SCL2_11_L        (REG_SCL2_BASE + 0x22)
#define REG_SCL2_11_H        (REG_SCL2_BASE + 0x23)
#define REG_SCL2_12_L        (REG_SCL2_BASE + 0x24)
#define REG_SCL2_12_H        (REG_SCL2_BASE + 0x25)
#define REG_SCL2_13_L        (REG_SCL2_BASE + 0x26)
#define REG_SCL2_13_H        (REG_SCL2_BASE + 0x27)
#define REG_SCL2_14_L        (REG_SCL2_BASE + 0x28)
#define REG_SCL2_14_H        (REG_SCL2_BASE + 0x29)
#define REG_SCL2_15_L        (REG_SCL2_BASE + 0x2A)
#define REG_SCL2_15_H        (REG_SCL2_BASE + 0x2B)
#define REG_SCL2_16_L        (REG_SCL2_BASE + 0x2C)
#define REG_SCL2_16_H        (REG_SCL2_BASE + 0x2D)
#define REG_SCL2_17_L        (REG_SCL2_BASE + 0x2E)
#define REG_SCL2_17_H        (REG_SCL2_BASE + 0x2F)
#define REG_SCL2_18_L        (REG_SCL2_BASE + 0x30)
#define REG_SCL2_18_H        (REG_SCL2_BASE + 0x31)
#define REG_SCL2_19_L        (REG_SCL2_BASE + 0x32)
#define REG_SCL2_19_H        (REG_SCL2_BASE + 0x33)
#define REG_SCL2_1A_L        (REG_SCL2_BASE + 0x34)
#define REG_SCL2_1A_H        (REG_SCL2_BASE + 0x35)
#define REG_SCL2_1B_L        (REG_SCL2_BASE + 0x36)
#define REG_SCL2_1B_H        (REG_SCL2_BASE + 0x37)
#define REG_SCL2_1C_L        (REG_SCL2_BASE + 0x38)
#define REG_SCL2_1C_H        (REG_SCL2_BASE + 0x39)
#define REG_SCL2_1D_L        (REG_SCL2_BASE + 0x3A)
#define REG_SCL2_1D_H        (REG_SCL2_BASE + 0x3B)
#define REG_SCL2_1E_L        (REG_SCL2_BASE + 0x3C)
#define REG_SCL2_1E_H        (REG_SCL2_BASE + 0x3D)
#define REG_SCL2_1F_L        (REG_SCL2_BASE + 0x3E)
#define REG_SCL2_1F_H        (REG_SCL2_BASE + 0x3F)
#define REG_SCL2_20_L        (REG_SCL2_BASE + 0x40)
#define REG_SCL2_20_H        (REG_SCL2_BASE + 0x41)
#define REG_SCL2_21_L        (REG_SCL2_BASE + 0x42)
#define REG_SCL2_21_H        (REG_SCL2_BASE + 0x43)
#define REG_SCL2_22_L        (REG_SCL2_BASE + 0x44)
#define REG_SCL2_22_H        (REG_SCL2_BASE + 0x45)
#define REG_SCL2_23_L        (REG_SCL2_BASE + 0x46)
#define REG_SCL2_23_H        (REG_SCL2_BASE + 0x47)
#define REG_SCL2_24_L        (REG_SCL2_BASE + 0x48)
#define REG_SCL2_24_H        (REG_SCL2_BASE + 0x49)
#define REG_SCL2_25_L        (REG_SCL2_BASE + 0x4A)
#define REG_SCL2_25_H        (REG_SCL2_BASE + 0x4B)
#define REG_SCL2_26_L        (REG_SCL2_BASE + 0x4C)
#define REG_SCL2_26_H        (REG_SCL2_BASE + 0x4D)
#define REG_SCL2_27_L        (REG_SCL2_BASE + 0x4E)
#define REG_SCL2_27_H        (REG_SCL2_BASE + 0x4F)
#define REG_SCL2_28_L        (REG_SCL2_BASE + 0x50)
#define REG_SCL2_28_H        (REG_SCL2_BASE + 0x51)
#define REG_SCL2_29_L        (REG_SCL2_BASE + 0x52)
#define REG_SCL2_29_H        (REG_SCL2_BASE + 0x53)
#define REG_SCL2_2A_L        (REG_SCL2_BASE + 0x54)
#define REG_SCL2_2A_H        (REG_SCL2_BASE + 0x55)
#define REG_SCL2_2B_L        (REG_SCL2_BASE + 0x56)
#define REG_SCL2_2B_H        (REG_SCL2_BASE + 0x57)
#define REG_SCL2_2C_L        (REG_SCL2_BASE + 0x58)
#define REG_SCL2_2C_H        (REG_SCL2_BASE + 0x59)
#define REG_SCL2_2D_L        (REG_SCL2_BASE + 0x5A)
#define REG_SCL2_2D_H        (REG_SCL2_BASE + 0x5B)
#define REG_SCL2_2E_L        (REG_SCL2_BASE + 0x5C)
#define REG_SCL2_2E_H        (REG_SCL2_BASE + 0x5D)
#define REG_SCL2_2F_L        (REG_SCL2_BASE + 0x5E)
#define REG_SCL2_2F_H        (REG_SCL2_BASE + 0x5F)
#define REG_SCL2_30_L        (REG_SCL2_BASE + 0x60)
#define REG_SCL2_30_H        (REG_SCL2_BASE + 0x61)
#define REG_SCL2_31_L        (REG_SCL2_BASE + 0x62)
#define REG_SCL2_31_H        (REG_SCL2_BASE + 0x63)
#define REG_SCL2_32_L        (REG_SCL2_BASE + 0x64)
#define REG_SCL2_32_H        (REG_SCL2_BASE + 0x65)
#define REG_SCL2_33_L        (REG_SCL2_BASE + 0x66)
#define REG_SCL2_33_H        (REG_SCL2_BASE + 0x67)
#define REG_SCL2_34_L        (REG_SCL2_BASE + 0x68)
#define REG_SCL2_34_H        (REG_SCL2_BASE + 0x69)
#define REG_SCL2_35_L        (REG_SCL2_BASE + 0x6A)
#define REG_SCL2_35_H        (REG_SCL2_BASE + 0x6B)
#define REG_SCL2_36_L        (REG_SCL2_BASE + 0x6C)
#define REG_SCL2_36_H        (REG_SCL2_BASE + 0x6D)
#define REG_SCL2_37_L        (REG_SCL2_BASE + 0x6E)
#define REG_SCL2_37_H        (REG_SCL2_BASE + 0x6F)
#define REG_SCL2_38_L        (REG_SCL2_BASE + 0x70)
#define REG_SCL2_38_H        (REG_SCL2_BASE + 0x71)
#define REG_SCL2_39_L        (REG_SCL2_BASE + 0x72)
#define REG_SCL2_39_H        (REG_SCL2_BASE + 0x73)
#define REG_SCL2_3A_L        (REG_SCL2_BASE + 0x74)
#define REG_SCL2_3A_H        (REG_SCL2_BASE + 0x75)
#define REG_SCL2_3B_L        (REG_SCL2_BASE + 0x76)
#define REG_SCL2_3B_H        (REG_SCL2_BASE + 0x77)
#define REG_SCL2_3C_L        (REG_SCL2_BASE + 0x78)
#define REG_SCL2_3C_H        (REG_SCL2_BASE + 0x79)
#define REG_SCL2_3D_L        (REG_SCL2_BASE + 0x7A)
#define REG_SCL2_3D_H        (REG_SCL2_BASE + 0x7B)
#define REG_SCL2_3E_L        (REG_SCL2_BASE + 0x7C)
#define REG_SCL2_3E_H        (REG_SCL2_BASE + 0x7D)
#define REG_SCL2_3F_L        (REG_SCL2_BASE + 0x7E)
#define REG_SCL2_3F_H        (REG_SCL2_BASE + 0x7F)
#define REG_SCL2_40_L        (REG_SCL2_BASE + 0x80)
#define REG_SCL2_40_H        (REG_SCL2_BASE + 0x81)
#define REG_SCL2_41_L        (REG_SCL2_BASE + 0x82)
#define REG_SCL2_41_H        (REG_SCL2_BASE + 0x83)
#define REG_SCL2_42_L        (REG_SCL2_BASE + 0x84)
#define REG_SCL2_42_H        (REG_SCL2_BASE + 0x85)
#define REG_SCL2_43_L        (REG_SCL2_BASE + 0x86)
#define REG_SCL2_43_H        (REG_SCL2_BASE + 0x87)
#define REG_SCL2_44_L        (REG_SCL2_BASE + 0x88)
#define REG_SCL2_44_H        (REG_SCL2_BASE + 0x89)
#define REG_SCL2_45_L        (REG_SCL2_BASE + 0x8A)
#define REG_SCL2_45_H        (REG_SCL2_BASE + 0x8B)
#define REG_SCL2_46_L        (REG_SCL2_BASE + 0x8C)
#define REG_SCL2_46_H        (REG_SCL2_BASE + 0x8D)
#define REG_SCL2_47_L        (REG_SCL2_BASE + 0x8E)
#define REG_SCL2_47_H        (REG_SCL2_BASE + 0x8F)
#define REG_SCL2_48_L        (REG_SCL2_BASE + 0x90)
#define REG_SCL2_48_H        (REG_SCL2_BASE + 0x91)
#define REG_SCL2_49_L        (REG_SCL2_BASE + 0x92)
#define REG_SCL2_49_H        (REG_SCL2_BASE + 0x93)
#define REG_SCL2_4A_L        (REG_SCL2_BASE + 0x94)
#define REG_SCL2_4A_H        (REG_SCL2_BASE + 0x95)
#define REG_SCL2_4B_L        (REG_SCL2_BASE + 0x96)
#define REG_SCL2_4B_H        (REG_SCL2_BASE + 0x97)
#define REG_SCL2_4C_L        (REG_SCL2_BASE + 0x98)
#define REG_SCL2_4C_H        (REG_SCL2_BASE + 0x99)
#define REG_SCL2_4D_L        (REG_SCL2_BASE + 0x9A)
#define REG_SCL2_4D_H        (REG_SCL2_BASE + 0x9B)
#define REG_SCL2_4E_L        (REG_SCL2_BASE + 0x9C)
#define REG_SCL2_4E_H        (REG_SCL2_BASE + 0x9D)
#define REG_SCL2_4F_L        (REG_SCL2_BASE + 0x9E)
#define REG_SCL2_4F_H        (REG_SCL2_BASE + 0x9F)
#define REG_SCL2_50_L        (REG_SCL2_BASE + 0xA0)
#define REG_SCL2_50_H        (REG_SCL2_BASE + 0xA1)
#define REG_SCL2_51_L        (REG_SCL2_BASE + 0xA2)
#define REG_SCL2_51_H        (REG_SCL2_BASE + 0xA3)
#define REG_SCL2_52_L        (REG_SCL2_BASE + 0xA4)
#define REG_SCL2_52_H        (REG_SCL2_BASE + 0xA5)
#define REG_SCL2_53_L        (REG_SCL2_BASE + 0xA6)
#define REG_SCL2_53_H        (REG_SCL2_BASE + 0xA7)
#define REG_SCL2_54_L        (REG_SCL2_BASE + 0xA8)
#define REG_SCL2_54_H        (REG_SCL2_BASE + 0xA9)
#define REG_SCL2_55_L        (REG_SCL2_BASE + 0xAA)
#define REG_SCL2_55_H        (REG_SCL2_BASE + 0xAB)
#define REG_SCL2_56_L        (REG_SCL2_BASE + 0xAC)
#define REG_SCL2_56_H        (REG_SCL2_BASE + 0xAD)
#define REG_SCL2_57_L        (REG_SCL2_BASE + 0xAE)
#define REG_SCL2_57_H        (REG_SCL2_BASE + 0xAF)
#define REG_SCL2_58_L        (REG_SCL2_BASE + 0xB0)
#define REG_SCL2_58_H        (REG_SCL2_BASE + 0xB1)
#define REG_SCL2_59_L        (REG_SCL2_BASE + 0xB2)
#define REG_SCL2_59_H        (REG_SCL2_BASE + 0xB3)
#define REG_SCL2_5A_L        (REG_SCL2_BASE + 0xB4)
#define REG_SCL2_5A_H        (REG_SCL2_BASE + 0xB5)
#define REG_SCL2_5B_L        (REG_SCL2_BASE + 0xB6)
#define REG_SCL2_5B_H        (REG_SCL2_BASE + 0xB7)
#define REG_SCL2_5C_L        (REG_SCL2_BASE + 0xB8)
#define REG_SCL2_5C_H        (REG_SCL2_BASE + 0xB9)
#define REG_SCL2_5D_L        (REG_SCL2_BASE + 0xBA)
#define REG_SCL2_5D_H        (REG_SCL2_BASE + 0xBB)
#define REG_SCL2_5E_L        (REG_SCL2_BASE + 0xBC)
#define REG_SCL2_5E_H        (REG_SCL2_BASE + 0xBD)
#define REG_SCL2_5F_L        (REG_SCL2_BASE + 0xBE)
#define REG_SCL2_5F_H        (REG_SCL2_BASE + 0xBF)
#define REG_SCL2_60_L        (REG_SCL2_BASE + 0xC0)
#define REG_SCL2_60_H        (REG_SCL2_BASE + 0xC1)
#define REG_SCL2_61_L        (REG_SCL2_BASE + 0xC2)
#define REG_SCL2_61_H        (REG_SCL2_BASE + 0xC3)
#define REG_SCL2_62_L        (REG_SCL2_BASE + 0xC4)
#define REG_SCL2_62_H        (REG_SCL2_BASE + 0xC5)
#define REG_SCL2_63_L        (REG_SCL2_BASE + 0xC6)
#define REG_SCL2_63_H        (REG_SCL2_BASE + 0xC7)
#define REG_SCL2_64_L        (REG_SCL2_BASE + 0xC8)
#define REG_SCL2_64_H        (REG_SCL2_BASE + 0xC9)
#define REG_SCL2_65_L        (REG_SCL2_BASE + 0xCA)
#define REG_SCL2_65_H        (REG_SCL2_BASE + 0xCB)
#define REG_SCL2_66_L        (REG_SCL2_BASE + 0xCC)
#define REG_SCL2_66_H        (REG_SCL2_BASE + 0xCD)
#define REG_SCL2_67_L        (REG_SCL2_BASE + 0xCE)
#define REG_SCL2_67_H        (REG_SCL2_BASE + 0xCF)
#define REG_SCL2_68_L        (REG_SCL2_BASE + 0xD0)
#define REG_SCL2_68_H        (REG_SCL2_BASE + 0xD1)
#define REG_SCL2_69_L        (REG_SCL2_BASE + 0xD2)
#define REG_SCL2_69_H        (REG_SCL2_BASE + 0xD3)
#define REG_SCL2_6A_L        (REG_SCL2_BASE + 0xD4)
#define REG_SCL2_6A_H        (REG_SCL2_BASE + 0xD5)
#define REG_SCL2_6B_L        (REG_SCL2_BASE + 0xD6)
#define REG_SCL2_6B_H        (REG_SCL2_BASE + 0xD7)
#define REG_SCL2_6C_L        (REG_SCL2_BASE + 0xD8)
#define REG_SCL2_6C_H        (REG_SCL2_BASE + 0xD9)
#define REG_SCL2_6D_L        (REG_SCL2_BASE + 0xDA)
#define REG_SCL2_6D_H        (REG_SCL2_BASE + 0xDB)
#define REG_SCL2_6E_L        (REG_SCL2_BASE + 0xDC)
#define REG_SCL2_6E_H        (REG_SCL2_BASE + 0xDD)
#define REG_SCL2_6F_L        (REG_SCL2_BASE + 0xDE)
#define REG_SCL2_6F_H        (REG_SCL2_BASE + 0xDF)
#define REG_SCL2_70_L        (REG_SCL2_BASE + 0xE0)
#define REG_SCL2_70_H        (REG_SCL2_BASE + 0xE1)
#define REG_SCL2_71_L        (REG_SCL2_BASE + 0xE2)
#define REG_SCL2_71_H        (REG_SCL2_BASE + 0xE3)
#define REG_SCL2_72_L        (REG_SCL2_BASE + 0xE4)
#define REG_SCL2_72_H        (REG_SCL2_BASE + 0xE5)
#define REG_SCL2_73_L        (REG_SCL2_BASE + 0xE6)
#define REG_SCL2_73_H        (REG_SCL2_BASE + 0xE7)
#define REG_SCL2_74_L        (REG_SCL2_BASE + 0xE8)
#define REG_SCL2_74_H        (REG_SCL2_BASE + 0xE9)
#define REG_SCL2_75_L        (REG_SCL2_BASE + 0xEA)
#define REG_SCL2_75_H        (REG_SCL2_BASE + 0xEB)
#define REG_SCL2_76_L        (REG_SCL2_BASE + 0xEC)
#define REG_SCL2_76_H        (REG_SCL2_BASE + 0xED)
#define REG_SCL2_77_L        (REG_SCL2_BASE + 0xEE)
#define REG_SCL2_77_H        (REG_SCL2_BASE + 0xEF)
#define REG_SCL2_78_L        (REG_SCL2_BASE + 0xF0)
#define REG_SCL2_78_H        (REG_SCL2_BASE + 0xF1)
#define REG_SCL2_79_L        (REG_SCL2_BASE + 0xF2)
#define REG_SCL2_79_H        (REG_SCL2_BASE + 0xF3)
#define REG_SCL2_7A_L        (REG_SCL2_BASE + 0xF4)
#define REG_SCL2_7A_H        (REG_SCL2_BASE + 0xF5)
#define REG_SCL2_7B_L        (REG_SCL2_BASE + 0xF6)
#define REG_SCL2_7B_H        (REG_SCL2_BASE + 0xF7)
#define REG_SCL2_7C_L        (REG_SCL2_BASE + 0xF8)
#define REG_SCL2_7C_H        (REG_SCL2_BASE + 0xF9)
#define REG_SCL2_7D_L        (REG_SCL2_BASE + 0xFA)
#define REG_SCL2_7D_H        (REG_SCL2_BASE + 0xFB)
#define REG_SCL2_7E_L        (REG_SCL2_BASE + 0xFC)
#define REG_SCL2_7E_H        (REG_SCL2_BASE + 0xFD)
#define REG_SCL2_7F_L        (REG_SCL2_BASE + 0xFE)
#define REG_SCL2_7F_H        (REG_SCL2_BASE + 0xFF)

#define REG_SCL3_00_L        (REG_SCL3_BASE + 0x00)
#define REG_SCL3_00_H        (REG_SCL3_BASE + 0x01)
#define REG_SCL3_01_L        (REG_SCL3_BASE + 0x02)
#define REG_SCL3_01_H        (REG_SCL3_BASE + 0x03)
#define REG_SCL3_02_L        (REG_SCL3_BASE + 0x04)
#define REG_SCL3_02_H        (REG_SCL3_BASE + 0x05)
#define REG_SCL3_03_L        (REG_SCL3_BASE + 0x06)
#define REG_SCL3_03_H        (REG_SCL3_BASE + 0x07)
#define REG_SCL3_04_L        (REG_SCL3_BASE + 0x08)
#define REG_SCL3_04_H        (REG_SCL3_BASE + 0x09)
#define REG_SCL3_05_L        (REG_SCL3_BASE + 0x0A)
#define REG_SCL3_05_H        (REG_SCL3_BASE + 0x0B)
#define REG_SCL3_06_L        (REG_SCL3_BASE + 0x0C)
#define REG_SCL3_06_H        (REG_SCL3_BASE + 0x0D)
#define REG_SCL3_07_L        (REG_SCL3_BASE + 0x0E)
#define REG_SCL3_07_H        (REG_SCL3_BASE + 0x0F)
#define REG_SCL3_08_L        (REG_SCL3_BASE + 0x10)
#define REG_SCL3_08_H        (REG_SCL3_BASE + 0x11)
#define REG_SCL3_09_L        (REG_SCL3_BASE + 0x12)
#define REG_SCL3_09_H        (REG_SCL3_BASE + 0x13)
#define REG_SCL3_0A_L        (REG_SCL3_BASE + 0x14)
#define REG_SCL3_0A_H        (REG_SCL3_BASE + 0x15)
#define REG_SCL3_0B_L        (REG_SCL3_BASE + 0x16)
#define REG_SCL3_0B_H        (REG_SCL3_BASE + 0x17)
#define REG_SCL3_0C_L        (REG_SCL3_BASE + 0x18)
#define REG_SCL3_0C_H        (REG_SCL3_BASE + 0x19)
#define REG_SCL3_0D_L        (REG_SCL3_BASE + 0x1A)
#define REG_SCL3_0D_H        (REG_SCL3_BASE + 0x1B)
#define REG_SCL3_0E_L        (REG_SCL3_BASE + 0x1C)
#define REG_SCL3_0E_H        (REG_SCL3_BASE + 0x1D)
#define REG_SCL3_0F_L        (REG_SCL3_BASE + 0x1E)
#define REG_SCL3_0F_H        (REG_SCL3_BASE + 0x1F)
#define REG_SCL3_10_L        (REG_SCL3_BASE + 0x20)
#define REG_SCL3_10_H        (REG_SCL3_BASE + 0x21)
#define REG_SCL3_11_L        (REG_SCL3_BASE + 0x22)
#define REG_SCL3_11_H        (REG_SCL3_BASE + 0x23)
#define REG_SCL3_12_L        (REG_SCL3_BASE + 0x24)
#define REG_SCL3_12_H        (REG_SCL3_BASE + 0x25)
#define REG_SCL3_13_L        (REG_SCL3_BASE + 0x26)
#define REG_SCL3_13_H        (REG_SCL3_BASE + 0x27)
#define REG_SCL3_14_L        (REG_SCL3_BASE + 0x28)
#define REG_SCL3_14_H        (REG_SCL3_BASE + 0x29)
#define REG_SCL3_15_L        (REG_SCL3_BASE + 0x2A)
#define REG_SCL3_15_H        (REG_SCL3_BASE + 0x2B)
#define REG_SCL3_16_L        (REG_SCL3_BASE + 0x2C)
#define REG_SCL3_16_H        (REG_SCL3_BASE + 0x2D)
#define REG_SCL3_17_L        (REG_SCL3_BASE + 0x2E)
#define REG_SCL3_17_H        (REG_SCL3_BASE + 0x2F)
#define REG_SCL3_18_L        (REG_SCL3_BASE + 0x30)
#define REG_SCL3_18_H        (REG_SCL3_BASE + 0x31)
#define REG_SCL3_19_L        (REG_SCL3_BASE + 0x32)
#define REG_SCL3_19_H        (REG_SCL3_BASE + 0x33)
#define REG_SCL3_1A_L        (REG_SCL3_BASE + 0x34)
#define REG_SCL3_1A_H        (REG_SCL3_BASE + 0x35)
#define REG_SCL3_1B_L        (REG_SCL3_BASE + 0x36)
#define REG_SCL3_1B_H        (REG_SCL3_BASE + 0x37)
#define REG_SCL3_1C_L        (REG_SCL3_BASE + 0x38)
#define REG_SCL3_1C_H        (REG_SCL3_BASE + 0x39)
#define REG_SCL3_1D_L        (REG_SCL3_BASE + 0x3A)
#define REG_SCL3_1D_H        (REG_SCL3_BASE + 0x3B)
#define REG_SCL3_1E_L        (REG_SCL3_BASE + 0x3C)
#define REG_SCL3_1E_H        (REG_SCL3_BASE + 0x3D)
#define REG_SCL3_1F_L        (REG_SCL3_BASE + 0x3E)
#define REG_SCL3_1F_H        (REG_SCL3_BASE + 0x3F)
#define REG_SCL3_20_L        (REG_SCL3_BASE + 0x40)
#define REG_SCL3_20_H        (REG_SCL3_BASE + 0x41)
#define REG_SCL3_21_L        (REG_SCL3_BASE + 0x42)
#define REG_SCL3_21_H        (REG_SCL3_BASE + 0x43)
#define REG_SCL3_22_L        (REG_SCL3_BASE + 0x44)
#define REG_SCL3_22_H        (REG_SCL3_BASE + 0x45)
#define REG_SCL3_23_L        (REG_SCL3_BASE + 0x46)
#define REG_SCL3_23_H        (REG_SCL3_BASE + 0x47)
#define REG_SCL3_24_L        (REG_SCL3_BASE + 0x48)
#define REG_SCL3_24_H        (REG_SCL3_BASE + 0x49)
#define REG_SCL3_25_L        (REG_SCL3_BASE + 0x4A)
#define REG_SCL3_25_H        (REG_SCL3_BASE + 0x4B)
#define REG_SCL3_26_L        (REG_SCL3_BASE + 0x4C)
#define REG_SCL3_26_H        (REG_SCL3_BASE + 0x4D)
#define REG_SCL3_27_L        (REG_SCL3_BASE + 0x4E)
#define REG_SCL3_27_H        (REG_SCL3_BASE + 0x4F)
#define REG_SCL3_28_L        (REG_SCL3_BASE + 0x50)
#define REG_SCL3_28_H        (REG_SCL3_BASE + 0x51)
#define REG_SCL3_29_L        (REG_SCL3_BASE + 0x52)
#define REG_SCL3_29_H        (REG_SCL3_BASE + 0x53)
#define REG_SCL3_2A_L        (REG_SCL3_BASE + 0x54)
#define REG_SCL3_2A_H        (REG_SCL3_BASE + 0x55)
#define REG_SCL3_2B_L        (REG_SCL3_BASE + 0x56)
#define REG_SCL3_2B_H        (REG_SCL3_BASE + 0x57)
#define REG_SCL3_2C_L        (REG_SCL3_BASE + 0x58)
#define REG_SCL3_2C_H        (REG_SCL3_BASE + 0x59)
#define REG_SCL3_2D_L        (REG_SCL3_BASE + 0x5A)
#define REG_SCL3_2D_H        (REG_SCL3_BASE + 0x5B)
#define REG_SCL3_2E_L        (REG_SCL3_BASE + 0x5C)
#define REG_SCL3_2E_H        (REG_SCL3_BASE + 0x5D)
#define REG_SCL3_2F_L        (REG_SCL3_BASE + 0x5E)
#define REG_SCL3_2F_H        (REG_SCL3_BASE + 0x5F)
#define REG_SCL3_30_L        (REG_SCL3_BASE + 0x60)
#define REG_SCL3_30_H        (REG_SCL3_BASE + 0x61)
#define REG_SCL3_31_L        (REG_SCL3_BASE + 0x62)
#define REG_SCL3_31_H        (REG_SCL3_BASE + 0x63)
#define REG_SCL3_32_L        (REG_SCL3_BASE + 0x64)
#define REG_SCL3_32_H        (REG_SCL3_BASE + 0x65)
#define REG_SCL3_33_L        (REG_SCL3_BASE + 0x66)
#define REG_SCL3_33_H        (REG_SCL3_BASE + 0x67)
#define REG_SCL3_34_L        (REG_SCL3_BASE + 0x68)
#define REG_SCL3_34_H        (REG_SCL3_BASE + 0x69)
#define REG_SCL3_35_L        (REG_SCL3_BASE + 0x6A)
#define REG_SCL3_35_H        (REG_SCL3_BASE + 0x6B)
#define REG_SCL3_36_L        (REG_SCL3_BASE + 0x6C)
#define REG_SCL3_36_H        (REG_SCL3_BASE + 0x6D)
#define REG_SCL3_37_L        (REG_SCL3_BASE + 0x6E)
#define REG_SCL3_37_H        (REG_SCL3_BASE + 0x6F)
#define REG_SCL3_38_L        (REG_SCL3_BASE + 0x70)
#define REG_SCL3_38_H        (REG_SCL3_BASE + 0x71)
#define REG_SCL3_39_L        (REG_SCL3_BASE + 0x72)
#define REG_SCL3_39_H        (REG_SCL3_BASE + 0x73)
#define REG_SCL3_3A_L        (REG_SCL3_BASE + 0x74)
#define REG_SCL3_3A_H        (REG_SCL3_BASE + 0x75)
#define REG_SCL3_3B_L        (REG_SCL3_BASE + 0x76)
#define REG_SCL3_3B_H        (REG_SCL3_BASE + 0x77)
#define REG_SCL3_3C_L        (REG_SCL3_BASE + 0x78)
#define REG_SCL3_3C_H        (REG_SCL3_BASE + 0x79)
#define REG_SCL3_3D_L        (REG_SCL3_BASE + 0x7A)
#define REG_SCL3_3D_H        (REG_SCL3_BASE + 0x7B)
#define REG_SCL3_3E_L        (REG_SCL3_BASE + 0x7C)
#define REG_SCL3_3E_H        (REG_SCL3_BASE + 0x7D)
#define REG_SCL3_3F_L        (REG_SCL3_BASE + 0x7E)
#define REG_SCL3_3F_H        (REG_SCL3_BASE + 0x7F)
#define REG_SCL3_40_L        (REG_SCL3_BASE + 0x80)
#define REG_SCL3_40_H        (REG_SCL3_BASE + 0x81)
#define REG_SCL3_41_L        (REG_SCL3_BASE + 0x82)
#define REG_SCL3_41_H        (REG_SCL3_BASE + 0x83)
#define REG_SCL3_42_L        (REG_SCL3_BASE + 0x84)
#define REG_SCL3_42_H        (REG_SCL3_BASE + 0x85)
#define REG_SCL3_43_L        (REG_SCL3_BASE + 0x86)
#define REG_SCL3_43_H        (REG_SCL3_BASE + 0x87)
#define REG_SCL3_44_L        (REG_SCL3_BASE + 0x88)
#define REG_SCL3_44_H        (REG_SCL3_BASE + 0x89)
#define REG_SCL3_45_L        (REG_SCL3_BASE + 0x8A)
#define REG_SCL3_45_H        (REG_SCL3_BASE + 0x8B)
#define REG_SCL3_46_L        (REG_SCL3_BASE + 0x8C)
#define REG_SCL3_46_H        (REG_SCL3_BASE + 0x8D)
#define REG_SCL3_47_L        (REG_SCL3_BASE + 0x8E)
#define REG_SCL3_47_H        (REG_SCL3_BASE + 0x8F)
#define REG_SCL3_48_L        (REG_SCL3_BASE + 0x90)
#define REG_SCL3_48_H        (REG_SCL3_BASE + 0x91)
#define REG_SCL3_49_L        (REG_SCL3_BASE + 0x92)
#define REG_SCL3_49_H        (REG_SCL3_BASE + 0x93)
#define REG_SCL3_4A_L        (REG_SCL3_BASE + 0x94)
#define REG_SCL3_4A_H        (REG_SCL3_BASE + 0x95)
#define REG_SCL3_4B_L        (REG_SCL3_BASE + 0x96)
#define REG_SCL3_4B_H        (REG_SCL3_BASE + 0x97)
#define REG_SCL3_4C_L        (REG_SCL3_BASE + 0x98)
#define REG_SCL3_4C_H        (REG_SCL3_BASE + 0x99)
#define REG_SCL3_4D_L        (REG_SCL3_BASE + 0x9A)
#define REG_SCL3_4D_H        (REG_SCL3_BASE + 0x9B)
#define REG_SCL3_4E_L        (REG_SCL3_BASE + 0x9C)
#define REG_SCL3_4E_H        (REG_SCL3_BASE + 0x9D)
#define REG_SCL3_4F_L        (REG_SCL3_BASE + 0x9E)
#define REG_SCL3_4F_H        (REG_SCL3_BASE + 0x9F)
#define REG_SCL3_50_L        (REG_SCL3_BASE + 0xA0)
#define REG_SCL3_50_H        (REG_SCL3_BASE + 0xA1)
#define REG_SCL3_51_L        (REG_SCL3_BASE + 0xA2)
#define REG_SCL3_51_H        (REG_SCL3_BASE + 0xA3)
#define REG_SCL3_52_L        (REG_SCL3_BASE + 0xA4)
#define REG_SCL3_52_H        (REG_SCL3_BASE + 0xA5)
#define REG_SCL3_53_L        (REG_SCL3_BASE + 0xA6)
#define REG_SCL3_53_H        (REG_SCL3_BASE + 0xA7)
#define REG_SCL3_54_L        (REG_SCL3_BASE + 0xA8)
#define REG_SCL3_54_H        (REG_SCL3_BASE + 0xA9)
#define REG_SCL3_55_L        (REG_SCL3_BASE + 0xAA)
#define REG_SCL3_55_H        (REG_SCL3_BASE + 0xAB)
#define REG_SCL3_56_L        (REG_SCL3_BASE + 0xAC)
#define REG_SCL3_56_H        (REG_SCL3_BASE + 0xAD)
#define REG_SCL3_57_L        (REG_SCL3_BASE + 0xAE)
#define REG_SCL3_57_H        (REG_SCL3_BASE + 0xAF)
#define REG_SCL3_58_L        (REG_SCL3_BASE + 0xB0)
#define REG_SCL3_58_H        (REG_SCL3_BASE + 0xB1)
#define REG_SCL3_59_L        (REG_SCL3_BASE + 0xB2)
#define REG_SCL3_59_H        (REG_SCL3_BASE + 0xB3)
#define REG_SCL3_5A_L        (REG_SCL3_BASE + 0xB4)
#define REG_SCL3_5A_H        (REG_SCL3_BASE + 0xB5)
#define REG_SCL3_5B_L        (REG_SCL3_BASE + 0xB6)
#define REG_SCL3_5B_H        (REG_SCL3_BASE + 0xB7)
#define REG_SCL3_5C_L        (REG_SCL3_BASE + 0xB8)
#define REG_SCL3_5C_H        (REG_SCL3_BASE + 0xB9)
#define REG_SCL3_5D_L        (REG_SCL3_BASE + 0xBA)
#define REG_SCL3_5D_H        (REG_SCL3_BASE + 0xBB)
#define REG_SCL3_5E_L        (REG_SCL3_BASE + 0xBC)
#define REG_SCL3_5E_H        (REG_SCL3_BASE + 0xBD)
#define REG_SCL3_5F_L        (REG_SCL3_BASE + 0xBE)
#define REG_SCL3_5F_H        (REG_SCL3_BASE + 0xBF)
#define REG_SCL3_60_L        (REG_SCL3_BASE + 0xC0)
#define REG_SCL3_60_H        (REG_SCL3_BASE + 0xC1)
#define REG_SCL3_61_L        (REG_SCL3_BASE + 0xC2)
#define REG_SCL3_61_H        (REG_SCL3_BASE + 0xC3)
#define REG_SCL3_62_L        (REG_SCL3_BASE + 0xC4)
#define REG_SCL3_62_H        (REG_SCL3_BASE + 0xC5)
#define REG_SCL3_63_L        (REG_SCL3_BASE + 0xC6)
#define REG_SCL3_63_H        (REG_SCL3_BASE + 0xC7)
#define REG_SCL3_64_L        (REG_SCL3_BASE + 0xC8)
#define REG_SCL3_64_H        (REG_SCL3_BASE + 0xC9)
#define REG_SCL3_65_L        (REG_SCL3_BASE + 0xCA)
#define REG_SCL3_65_H        (REG_SCL3_BASE + 0xCB)
#define REG_SCL3_66_L        (REG_SCL3_BASE + 0xCC)
#define REG_SCL3_66_H        (REG_SCL3_BASE + 0xCD)
#define REG_SCL3_67_L        (REG_SCL3_BASE + 0xCE)
#define REG_SCL3_67_H        (REG_SCL3_BASE + 0xCF)
#define REG_SCL3_68_L        (REG_SCL3_BASE + 0xD0)
#define REG_SCL3_68_H        (REG_SCL3_BASE + 0xD1)
#define REG_SCL3_69_L        (REG_SCL3_BASE + 0xD2)
#define REG_SCL3_69_H        (REG_SCL3_BASE + 0xD3)
#define REG_SCL3_6A_L        (REG_SCL3_BASE + 0xD4)
#define REG_SCL3_6A_H        (REG_SCL3_BASE + 0xD5)
#define REG_SCL3_6B_L        (REG_SCL3_BASE + 0xD6)
#define REG_SCL3_6B_H        (REG_SCL3_BASE + 0xD7)
#define REG_SCL3_6C_L        (REG_SCL3_BASE + 0xD8)
#define REG_SCL3_6C_H        (REG_SCL3_BASE + 0xD9)
#define REG_SCL3_6D_L        (REG_SCL3_BASE + 0xDA)
#define REG_SCL3_6D_H        (REG_SCL3_BASE + 0xDB)
#define REG_SCL3_6E_L        (REG_SCL3_BASE + 0xDC)
#define REG_SCL3_6E_H        (REG_SCL3_BASE + 0xDD)
#define REG_SCL3_6F_L        (REG_SCL3_BASE + 0xDE)
#define REG_SCL3_6F_H        (REG_SCL3_BASE + 0xDF)
#define REG_SCL3_70_L        (REG_SCL3_BASE + 0xE0)
#define REG_SCL3_70_H        (REG_SCL3_BASE + 0xE1)
#define REG_SCL3_71_L        (REG_SCL3_BASE + 0xE2)
#define REG_SCL3_71_H        (REG_SCL3_BASE + 0xE3)
#define REG_SCL3_72_L        (REG_SCL3_BASE + 0xE4)
#define REG_SCL3_72_H        (REG_SCL3_BASE + 0xE5)
#define REG_SCL3_73_L        (REG_SCL3_BASE + 0xE6)
#define REG_SCL3_73_H        (REG_SCL3_BASE + 0xE7)
#define REG_SCL3_74_L        (REG_SCL3_BASE + 0xE8)
#define REG_SCL3_74_H        (REG_SCL3_BASE + 0xE9)
#define REG_SCL3_75_L        (REG_SCL3_BASE + 0xEA)
#define REG_SCL3_75_H        (REG_SCL3_BASE + 0xEB)
#define REG_SCL3_76_L        (REG_SCL3_BASE + 0xEC)
#define REG_SCL3_76_H        (REG_SCL3_BASE + 0xED)
#define REG_SCL3_77_L        (REG_SCL3_BASE + 0xEE)
#define REG_SCL3_77_H        (REG_SCL3_BASE + 0xEF)
#define REG_SCL3_78_L        (REG_SCL3_BASE + 0xF0)
#define REG_SCL3_78_H        (REG_SCL3_BASE + 0xF1)
#define REG_SCL3_79_L        (REG_SCL3_BASE + 0xF2)
#define REG_SCL3_79_H        (REG_SCL3_BASE + 0xF3)
#define REG_SCL3_7A_L        (REG_SCL3_BASE + 0xF4)
#define REG_SCL3_7A_H        (REG_SCL3_BASE + 0xF5)
#define REG_SCL3_7B_L        (REG_SCL3_BASE + 0xF6)
#define REG_SCL3_7B_H        (REG_SCL3_BASE + 0xF7)
#define REG_SCL3_7C_L        (REG_SCL3_BASE + 0xF8)
#define REG_SCL3_7C_H        (REG_SCL3_BASE + 0xF9)
#define REG_SCL3_7D_L        (REG_SCL3_BASE + 0xFA)
#define REG_SCL3_7D_H        (REG_SCL3_BASE + 0xFB)
#define REG_SCL3_7E_L        (REG_SCL3_BASE + 0xFC)
#define REG_SCL3_7E_H        (REG_SCL3_BASE + 0xFD)
#define REG_SCL3_7F_L        (REG_SCL3_BASE + 0xFE)
#define REG_SCL3_7F_H        (REG_SCL3_BASE + 0xFF)

#define REG_VIP_ACE3_00_L    (REG_VIP_ACE3_BASE + 0x00)
#define REG_VIP_ACE3_00_H    (REG_VIP_ACE3_BASE + 0x01)
#define REG_VIP_ACE3_01_L    (REG_VIP_ACE3_BASE + 0x02)
#define REG_VIP_ACE3_01_H    (REG_VIP_ACE3_BASE + 0x03)
#define REG_VIP_ACE3_02_L    (REG_VIP_ACE3_BASE + 0x04)
#define REG_VIP_ACE3_02_H    (REG_VIP_ACE3_BASE + 0x05)
#define REG_VIP_ACE3_03_L    (REG_VIP_ACE3_BASE + 0x06)
#define REG_VIP_ACE3_03_H    (REG_VIP_ACE3_BASE + 0x07)
#define REG_VIP_ACE3_04_L    (REG_VIP_ACE3_BASE + 0x08)
#define REG_VIP_ACE3_04_H    (REG_VIP_ACE3_BASE + 0x09)
#define REG_VIP_ACE3_05_L    (REG_VIP_ACE3_BASE + 0x0A)
#define REG_VIP_ACE3_05_H    (REG_VIP_ACE3_BASE + 0x0B)
#define REG_VIP_ACE3_06_L    (REG_VIP_ACE3_BASE + 0x0C)
#define REG_VIP_ACE3_06_H    (REG_VIP_ACE3_BASE + 0x0D)
#define REG_VIP_ACE3_07_L    (REG_VIP_ACE3_BASE + 0x0E)
#define REG_VIP_ACE3_07_H    (REG_VIP_ACE3_BASE + 0x0F)
#define REG_VIP_ACE3_08_L    (REG_VIP_ACE3_BASE + 0x10)
#define REG_VIP_ACE3_08_H    (REG_VIP_ACE3_BASE + 0x11)
#define REG_VIP_ACE3_09_L    (REG_VIP_ACE3_BASE + 0x12)
#define REG_VIP_ACE3_09_H    (REG_VIP_ACE3_BASE + 0x13)
#define REG_VIP_ACE3_0A_L    (REG_VIP_ACE3_BASE + 0x14)
#define REG_VIP_ACE3_0A_H    (REG_VIP_ACE3_BASE + 0x15)
#define REG_VIP_ACE3_0B_L    (REG_VIP_ACE3_BASE + 0x16)
#define REG_VIP_ACE3_0B_H    (REG_VIP_ACE3_BASE + 0x17)
#define REG_VIP_ACE3_0C_L    (REG_VIP_ACE3_BASE + 0x18)
#define REG_VIP_ACE3_0C_H    (REG_VIP_ACE3_BASE + 0x19)
#define REG_VIP_ACE3_0D_L    (REG_VIP_ACE3_BASE + 0x1A)
#define REG_VIP_ACE3_0D_H    (REG_VIP_ACE3_BASE + 0x1B)
#define REG_VIP_ACE3_0E_L    (REG_VIP_ACE3_BASE + 0x1C)
#define REG_VIP_ACE3_0E_H    (REG_VIP_ACE3_BASE + 0x1D)
#define REG_VIP_ACE3_0F_L    (REG_VIP_ACE3_BASE + 0x1E)
#define REG_VIP_ACE3_0F_H    (REG_VIP_ACE3_BASE + 0x1F)
#define REG_VIP_ACE3_10_L    (REG_VIP_ACE3_BASE + 0x20)
#define REG_VIP_ACE3_10_H    (REG_VIP_ACE3_BASE + 0x21)
#define REG_VIP_ACE3_11_L    (REG_VIP_ACE3_BASE + 0x22)
#define REG_VIP_ACE3_11_H    (REG_VIP_ACE3_BASE + 0x23)
#define REG_VIP_ACE3_12_L    (REG_VIP_ACE3_BASE + 0x24)
#define REG_VIP_ACE3_12_H    (REG_VIP_ACE3_BASE + 0x25)
#define REG_VIP_ACE3_13_L    (REG_VIP_ACE3_BASE + 0x26)
#define REG_VIP_ACE3_13_H    (REG_VIP_ACE3_BASE + 0x27)
#define REG_VIP_ACE3_14_L    (REG_VIP_ACE3_BASE + 0x28)
#define REG_VIP_ACE3_14_H    (REG_VIP_ACE3_BASE + 0x29)
#define REG_VIP_ACE3_15_L    (REG_VIP_ACE3_BASE + 0x2A)
#define REG_VIP_ACE3_15_H    (REG_VIP_ACE3_BASE + 0x2B)
#define REG_VIP_ACE3_16_L    (REG_VIP_ACE3_BASE + 0x2C)
#define REG_VIP_ACE3_16_H    (REG_VIP_ACE3_BASE + 0x2D)
#define REG_VIP_ACE3_17_L    (REG_VIP_ACE3_BASE + 0x2E)
#define REG_VIP_ACE3_17_H    (REG_VIP_ACE3_BASE + 0x2F)
#define REG_VIP_ACE3_18_L    (REG_VIP_ACE3_BASE + 0x30)
#define REG_VIP_ACE3_18_H    (REG_VIP_ACE3_BASE + 0x31)
#define REG_VIP_ACE3_19_L    (REG_VIP_ACE3_BASE + 0x32)
#define REG_VIP_ACE3_19_H    (REG_VIP_ACE3_BASE + 0x33)
#define REG_VIP_ACE3_1A_L    (REG_VIP_ACE3_BASE + 0x34)
#define REG_VIP_ACE3_1A_H    (REG_VIP_ACE3_BASE + 0x35)
#define REG_VIP_ACE3_1B_L    (REG_VIP_ACE3_BASE + 0x36)
#define REG_VIP_ACE3_1B_H    (REG_VIP_ACE3_BASE + 0x37)
#define REG_VIP_ACE3_1C_L    (REG_VIP_ACE3_BASE + 0x38)
#define REG_VIP_ACE3_1C_H    (REG_VIP_ACE3_BASE + 0x39)
#define REG_VIP_ACE3_1D_L    (REG_VIP_ACE3_BASE + 0x3A)
#define REG_VIP_ACE3_1D_H    (REG_VIP_ACE3_BASE + 0x3B)
#define REG_VIP_ACE3_1E_L    (REG_VIP_ACE3_BASE + 0x3C)
#define REG_VIP_ACE3_1E_H    (REG_VIP_ACE3_BASE + 0x3D)
#define REG_VIP_ACE3_1F_L    (REG_VIP_ACE3_BASE + 0x3E)
#define REG_VIP_ACE3_1F_H    (REG_VIP_ACE3_BASE + 0x3F)
#define REG_VIP_ACE3_20_L    (REG_VIP_ACE3_BASE + 0x40)
#define REG_VIP_ACE3_20_H    (REG_VIP_ACE3_BASE + 0x41)
#define REG_VIP_ACE3_21_L    (REG_VIP_ACE3_BASE + 0x42)
#define REG_VIP_ACE3_21_H    (REG_VIP_ACE3_BASE + 0x43)
#define REG_VIP_ACE3_22_L    (REG_VIP_ACE3_BASE + 0x44)
#define REG_VIP_ACE3_22_H    (REG_VIP_ACE3_BASE + 0x45)
#define REG_VIP_ACE3_23_L    (REG_VIP_ACE3_BASE + 0x46)
#define REG_VIP_ACE3_23_H    (REG_VIP_ACE3_BASE + 0x47)
#define REG_VIP_ACE3_24_L    (REG_VIP_ACE3_BASE + 0x48)
#define REG_VIP_ACE3_24_H    (REG_VIP_ACE3_BASE + 0x49)
#define REG_VIP_ACE3_25_L    (REG_VIP_ACE3_BASE + 0x4A)
#define REG_VIP_ACE3_25_H    (REG_VIP_ACE3_BASE + 0x4B)
#define REG_VIP_ACE3_26_L    (REG_VIP_ACE3_BASE + 0x4C)
#define REG_VIP_ACE3_26_H    (REG_VIP_ACE3_BASE + 0x4D)
#define REG_VIP_ACE3_27_L    (REG_VIP_ACE3_BASE + 0x4E)
#define REG_VIP_ACE3_27_H    (REG_VIP_ACE3_BASE + 0x4F)
#define REG_VIP_ACE3_28_L    (REG_VIP_ACE3_BASE + 0x50)
#define REG_VIP_ACE3_28_H    (REG_VIP_ACE3_BASE + 0x51)
#define REG_VIP_ACE3_29_L    (REG_VIP_ACE3_BASE + 0x52)
#define REG_VIP_ACE3_29_H    (REG_VIP_ACE3_BASE + 0x53)
#define REG_VIP_ACE3_2A_L    (REG_VIP_ACE3_BASE + 0x54)
#define REG_VIP_ACE3_2A_H    (REG_VIP_ACE3_BASE + 0x55)
#define REG_VIP_ACE3_2B_L    (REG_VIP_ACE3_BASE + 0x56)
#define REG_VIP_ACE3_2B_H    (REG_VIP_ACE3_BASE + 0x57)
#define REG_VIP_ACE3_2C_L    (REG_VIP_ACE3_BASE + 0x58)
#define REG_VIP_ACE3_2C_H    (REG_VIP_ACE3_BASE + 0x59)
#define REG_VIP_ACE3_2D_L    (REG_VIP_ACE3_BASE + 0x5A)
#define REG_VIP_ACE3_2D_H    (REG_VIP_ACE3_BASE + 0x5B)
#define REG_VIP_ACE3_2E_L    (REG_VIP_ACE3_BASE + 0x5C)
#define REG_VIP_ACE3_2E_H    (REG_VIP_ACE3_BASE + 0x5D)
#define REG_VIP_ACE3_2F_L    (REG_VIP_ACE3_BASE + 0x5E)
#define REG_VIP_ACE3_2F_H    (REG_VIP_ACE3_BASE + 0x5F)
#define REG_VIP_ACE3_30_L    (REG_VIP_ACE3_BASE + 0x60)
#define REG_VIP_ACE3_30_H    (REG_VIP_ACE3_BASE + 0x61)
#define REG_VIP_ACE3_31_L    (REG_VIP_ACE3_BASE + 0x62)
#define REG_VIP_ACE3_31_H    (REG_VIP_ACE3_BASE + 0x63)
#define REG_VIP_ACE3_32_L    (REG_VIP_ACE3_BASE + 0x64)
#define REG_VIP_ACE3_32_H    (REG_VIP_ACE3_BASE + 0x65)
#define REG_VIP_ACE3_33_L    (REG_VIP_ACE3_BASE + 0x66)
#define REG_VIP_ACE3_33_H    (REG_VIP_ACE3_BASE + 0x67)
#define REG_VIP_ACE3_34_L    (REG_VIP_ACE3_BASE + 0x68)
#define REG_VIP_ACE3_34_H    (REG_VIP_ACE3_BASE + 0x69)
#define REG_VIP_ACE3_35_L    (REG_VIP_ACE3_BASE + 0x6A)
#define REG_VIP_ACE3_35_H    (REG_VIP_ACE3_BASE + 0x6B)
#define REG_VIP_ACE3_36_L    (REG_VIP_ACE3_BASE + 0x6C)
#define REG_VIP_ACE3_36_H    (REG_VIP_ACE3_BASE + 0x6D)
#define REG_VIP_ACE3_37_L    (REG_VIP_ACE3_BASE + 0x6E)
#define REG_VIP_ACE3_37_H    (REG_VIP_ACE3_BASE + 0x6F)
#define REG_VIP_ACE3_38_L    (REG_VIP_ACE3_BASE + 0x70)
#define REG_VIP_ACE3_38_H    (REG_VIP_ACE3_BASE + 0x71)
#define REG_VIP_ACE3_39_L    (REG_VIP_ACE3_BASE + 0x72)
#define REG_VIP_ACE3_39_H    (REG_VIP_ACE3_BASE + 0x73)
#define REG_VIP_ACE3_3A_L    (REG_VIP_ACE3_BASE + 0x74)
#define REG_VIP_ACE3_3A_H    (REG_VIP_ACE3_BASE + 0x75)
#define REG_VIP_ACE3_3B_L    (REG_VIP_ACE3_BASE + 0x76)
#define REG_VIP_ACE3_3B_H    (REG_VIP_ACE3_BASE + 0x77)
#define REG_VIP_ACE3_3C_L    (REG_VIP_ACE3_BASE + 0x78)
#define REG_VIP_ACE3_3C_H    (REG_VIP_ACE3_BASE + 0x79)
#define REG_VIP_ACE3_3D_L    (REG_VIP_ACE3_BASE + 0x7A)
#define REG_VIP_ACE3_3D_H    (REG_VIP_ACE3_BASE + 0x7B)
#define REG_VIP_ACE3_3E_L    (REG_VIP_ACE3_BASE + 0x7C)
#define REG_VIP_ACE3_3E_H    (REG_VIP_ACE3_BASE + 0x7D)
#define REG_VIP_ACE3_3F_L    (REG_VIP_ACE3_BASE + 0x7E)
#define REG_VIP_ACE3_3F_H    (REG_VIP_ACE3_BASE + 0x7F)
#define REG_VIP_ACE3_40_L    (REG_VIP_ACE3_BASE + 0x80)
#define REG_VIP_ACE3_40_H    (REG_VIP_ACE3_BASE + 0x81)
#define REG_VIP_ACE3_41_L    (REG_VIP_ACE3_BASE + 0x82)
#define REG_VIP_ACE3_41_H    (REG_VIP_ACE3_BASE + 0x83)
#define REG_VIP_ACE3_42_L    (REG_VIP_ACE3_BASE + 0x84)
#define REG_VIP_ACE3_42_H    (REG_VIP_ACE3_BASE + 0x85)
#define REG_VIP_ACE3_43_L    (REG_VIP_ACE3_BASE + 0x86)
#define REG_VIP_ACE3_43_H    (REG_VIP_ACE3_BASE + 0x87)
#define REG_VIP_ACE3_44_L    (REG_VIP_ACE3_BASE + 0x88)
#define REG_VIP_ACE3_44_H    (REG_VIP_ACE3_BASE + 0x89)
#define REG_VIP_ACE3_45_L    (REG_VIP_ACE3_BASE + 0x8A)
#define REG_VIP_ACE3_45_H    (REG_VIP_ACE3_BASE + 0x8B)
#define REG_VIP_ACE3_46_L    (REG_VIP_ACE3_BASE + 0x8C)
#define REG_VIP_ACE3_46_H    (REG_VIP_ACE3_BASE + 0x8D)
#define REG_VIP_ACE3_47_L    (REG_VIP_ACE3_BASE + 0x8E)
#define REG_VIP_ACE3_47_H    (REG_VIP_ACE3_BASE + 0x8F)
#define REG_VIP_ACE3_48_L    (REG_VIP_ACE3_BASE + 0x90)
#define REG_VIP_ACE3_48_H    (REG_VIP_ACE3_BASE + 0x91)
#define REG_VIP_ACE3_49_L    (REG_VIP_ACE3_BASE + 0x92)
#define REG_VIP_ACE3_49_H    (REG_VIP_ACE3_BASE + 0x93)
#define REG_VIP_ACE3_4A_L    (REG_VIP_ACE3_BASE + 0x94)
#define REG_VIP_ACE3_4A_H    (REG_VIP_ACE3_BASE + 0x95)
#define REG_VIP_ACE3_4B_L    (REG_VIP_ACE3_BASE + 0x96)
#define REG_VIP_ACE3_4B_H    (REG_VIP_ACE3_BASE + 0x97)
#define REG_VIP_ACE3_4C_L    (REG_VIP_ACE3_BASE + 0x98)
#define REG_VIP_ACE3_4C_H    (REG_VIP_ACE3_BASE + 0x99)
#define REG_VIP_ACE3_4D_L    (REG_VIP_ACE3_BASE + 0x9A)
#define REG_VIP_ACE3_4D_H    (REG_VIP_ACE3_BASE + 0x9B)
#define REG_VIP_ACE3_4E_L    (REG_VIP_ACE3_BASE + 0x9C)
#define REG_VIP_ACE3_4E_H    (REG_VIP_ACE3_BASE + 0x9D)
#define REG_VIP_ACE3_4F_L    (REG_VIP_ACE3_BASE + 0x9E)
#define REG_VIP_ACE3_4F_H    (REG_VIP_ACE3_BASE + 0x9F)
#define REG_VIP_ACE3_50_L    (REG_VIP_ACE3_BASE + 0xA0)
#define REG_VIP_ACE3_50_H    (REG_VIP_ACE3_BASE + 0xA1)
#define REG_VIP_ACE3_51_L    (REG_VIP_ACE3_BASE + 0xA2)
#define REG_VIP_ACE3_51_H    (REG_VIP_ACE3_BASE + 0xA3)
#define REG_VIP_ACE3_52_L    (REG_VIP_ACE3_BASE + 0xA4)
#define REG_VIP_ACE3_52_H    (REG_VIP_ACE3_BASE + 0xA5)
#define REG_VIP_ACE3_53_L    (REG_VIP_ACE3_BASE + 0xA6)
#define REG_VIP_ACE3_53_H    (REG_VIP_ACE3_BASE + 0xA7)
#define REG_VIP_ACE3_54_L    (REG_VIP_ACE3_BASE + 0xA8)
#define REG_VIP_ACE3_54_H    (REG_VIP_ACE3_BASE + 0xA9)
#define REG_VIP_ACE3_55_L    (REG_VIP_ACE3_BASE + 0xAA)
#define REG_VIP_ACE3_55_H    (REG_VIP_ACE3_BASE + 0xAB)
#define REG_VIP_ACE3_56_L    (REG_VIP_ACE3_BASE + 0xAC)
#define REG_VIP_ACE3_56_H    (REG_VIP_ACE3_BASE + 0xAD)
#define REG_VIP_ACE3_57_L    (REG_VIP_ACE3_BASE + 0xAE)
#define REG_VIP_ACE3_57_H    (REG_VIP_ACE3_BASE + 0xAF)
#define REG_VIP_ACE3_58_L    (REG_VIP_ACE3_BASE + 0xB0)
#define REG_VIP_ACE3_58_H    (REG_VIP_ACE3_BASE + 0xB1)
#define REG_VIP_ACE3_59_L    (REG_VIP_ACE3_BASE + 0xB2)
#define REG_VIP_ACE3_59_H    (REG_VIP_ACE3_BASE + 0xB3)
#define REG_VIP_ACE3_5A_L    (REG_VIP_ACE3_BASE + 0xB4)
#define REG_VIP_ACE3_5A_H    (REG_VIP_ACE3_BASE + 0xB5)
#define REG_VIP_ACE3_5B_L    (REG_VIP_ACE3_BASE + 0xB6)
#define REG_VIP_ACE3_5B_H    (REG_VIP_ACE3_BASE + 0xB7)
#define REG_VIP_ACE3_5C_L    (REG_VIP_ACE3_BASE + 0xB8)
#define REG_VIP_ACE3_5C_H    (REG_VIP_ACE3_BASE + 0xB9)
#define REG_VIP_ACE3_5D_L    (REG_VIP_ACE3_BASE + 0xBA)
#define REG_VIP_ACE3_5D_H    (REG_VIP_ACE3_BASE + 0xBB)
#define REG_VIP_ACE3_5E_L    (REG_VIP_ACE3_BASE + 0xBC)
#define REG_VIP_ACE3_5E_H    (REG_VIP_ACE3_BASE + 0xBD)
#define REG_VIP_ACE3_5F_L    (REG_VIP_ACE3_BASE + 0xBE)
#define REG_VIP_ACE3_5F_H    (REG_VIP_ACE3_BASE + 0xBF)
#define REG_VIP_ACE3_60_L    (REG_VIP_ACE3_BASE + 0xC0)
#define REG_VIP_ACE3_60_H    (REG_VIP_ACE3_BASE + 0xC1)
#define REG_VIP_ACE3_61_L    (REG_VIP_ACE3_BASE + 0xC2)
#define REG_VIP_ACE3_61_H    (REG_VIP_ACE3_BASE + 0xC3)
#define REG_VIP_ACE3_62_L    (REG_VIP_ACE3_BASE + 0xC4)
#define REG_VIP_ACE3_62_H    (REG_VIP_ACE3_BASE + 0xC5)
#define REG_VIP_ACE3_63_L    (REG_VIP_ACE3_BASE + 0xC6)
#define REG_VIP_ACE3_63_H    (REG_VIP_ACE3_BASE + 0xC7)
#define REG_VIP_ACE3_64_L    (REG_VIP_ACE3_BASE + 0xC8)
#define REG_VIP_ACE3_64_H    (REG_VIP_ACE3_BASE + 0xC9)
#define REG_VIP_ACE3_65_L    (REG_VIP_ACE3_BASE + 0xCA)
#define REG_VIP_ACE3_65_H    (REG_VIP_ACE3_BASE + 0xCB)
#define REG_VIP_ACE3_66_L    (REG_VIP_ACE3_BASE + 0xCC)
#define REG_VIP_ACE3_66_H    (REG_VIP_ACE3_BASE + 0xCD)
#define REG_VIP_ACE3_67_L    (REG_VIP_ACE3_BASE + 0xCE)
#define REG_VIP_ACE3_67_H    (REG_VIP_ACE3_BASE + 0xCF)
#define REG_VIP_ACE3_68_L    (REG_VIP_ACE3_BASE + 0xD0)
#define REG_VIP_ACE3_68_H    (REG_VIP_ACE3_BASE + 0xD1)
#define REG_VIP_ACE3_69_L    (REG_VIP_ACE3_BASE + 0xD2)
#define REG_VIP_ACE3_69_H    (REG_VIP_ACE3_BASE + 0xD3)
#define REG_VIP_ACE3_6A_L    (REG_VIP_ACE3_BASE + 0xD4)
#define REG_VIP_ACE3_6A_H    (REG_VIP_ACE3_BASE + 0xD5)
#define REG_VIP_ACE3_6B_L    (REG_VIP_ACE3_BASE + 0xD6)
#define REG_VIP_ACE3_6B_H    (REG_VIP_ACE3_BASE + 0xD7)
#define REG_VIP_ACE3_6C_L    (REG_VIP_ACE3_BASE + 0xD8)
#define REG_VIP_ACE3_6C_H    (REG_VIP_ACE3_BASE + 0xD9)
#define REG_VIP_ACE3_6D_L    (REG_VIP_ACE3_BASE + 0xDA)
#define REG_VIP_ACE3_6D_H    (REG_VIP_ACE3_BASE + 0xDB)
#define REG_VIP_ACE3_6E_L    (REG_VIP_ACE3_BASE + 0xDC)
#define REG_VIP_ACE3_6E_H    (REG_VIP_ACE3_BASE + 0xDD)
#define REG_VIP_ACE3_6F_L    (REG_VIP_ACE3_BASE + 0xDE)
#define REG_VIP_ACE3_6F_H    (REG_VIP_ACE3_BASE + 0xDF)
#define REG_VIP_ACE3_70_L    (REG_VIP_ACE3_BASE + 0xE0)
#define REG_VIP_ACE3_70_H    (REG_VIP_ACE3_BASE + 0xE1)
#define REG_VIP_ACE3_71_L    (REG_VIP_ACE3_BASE + 0xE2)
#define REG_VIP_ACE3_71_H    (REG_VIP_ACE3_BASE + 0xE3)
#define REG_VIP_ACE3_72_L    (REG_VIP_ACE3_BASE + 0xE4)
#define REG_VIP_ACE3_72_H    (REG_VIP_ACE3_BASE + 0xE5)
#define REG_VIP_ACE3_73_L    (REG_VIP_ACE3_BASE + 0xE6)
#define REG_VIP_ACE3_73_H    (REG_VIP_ACE3_BASE + 0xE7)
#define REG_VIP_ACE3_74_L    (REG_VIP_ACE3_BASE + 0xE8)
#define REG_VIP_ACE3_74_H    (REG_VIP_ACE3_BASE + 0xE9)
#define REG_VIP_ACE3_75_L    (REG_VIP_ACE3_BASE + 0xEA)
#define REG_VIP_ACE3_75_H    (REG_VIP_ACE3_BASE + 0xEB)
#define REG_VIP_ACE3_76_L    (REG_VIP_ACE3_BASE + 0xEC)
#define REG_VIP_ACE3_76_H    (REG_VIP_ACE3_BASE + 0xED)
#define REG_VIP_ACE3_77_L    (REG_VIP_ACE3_BASE + 0xEE)
#define REG_VIP_ACE3_77_H    (REG_VIP_ACE3_BASE + 0xEF)
#define REG_VIP_ACE3_78_L    (REG_VIP_ACE3_BASE + 0xF0)
#define REG_VIP_ACE3_78_H    (REG_VIP_ACE3_BASE + 0xF1)
#define REG_VIP_ACE3_79_L    (REG_VIP_ACE3_BASE + 0xF2)
#define REG_VIP_ACE3_79_H    (REG_VIP_ACE3_BASE + 0xF3)
#define REG_VIP_ACE3_7A_L    (REG_VIP_ACE3_BASE + 0xF4)
#define REG_VIP_ACE3_7A_H    (REG_VIP_ACE3_BASE + 0xF5)
#define REG_VIP_ACE3_7B_L    (REG_VIP_ACE3_BASE + 0xF6)
#define REG_VIP_ACE3_7B_H    (REG_VIP_ACE3_BASE + 0xF7)
#define REG_VIP_ACE3_7C_L    (REG_VIP_ACE3_BASE + 0xF8)
#define REG_VIP_ACE3_7C_H    (REG_VIP_ACE3_BASE + 0xF9)
#define REG_VIP_ACE3_7D_L    (REG_VIP_ACE3_BASE + 0xFA)
#define REG_VIP_ACE3_7D_H    (REG_VIP_ACE3_BASE + 0xFB)
#define REG_VIP_ACE3_7E_L    (REG_VIP_ACE3_BASE + 0xFC)
#define REG_VIP_ACE3_7E_H    (REG_VIP_ACE3_BASE + 0xFD)
#define REG_VIP_ACE3_7F_L    (REG_VIP_ACE3_BASE + 0xFE)
#define REG_VIP_ACE3_7F_H    (REG_VIP_ACE3_BASE + 0xFF)

#define REG_VIP_ACE2_00_L    (REG_VIP_ACE2_BASE + 0x00)
#define REG_VIP_ACE2_00_H    (REG_VIP_ACE2_BASE + 0x01)
#define REG_VIP_ACE2_01_L    (REG_VIP_ACE2_BASE + 0x02)
#define REG_VIP_ACE2_01_H    (REG_VIP_ACE2_BASE + 0x03)
#define REG_VIP_ACE2_02_L    (REG_VIP_ACE2_BASE + 0x04)
#define REG_VIP_ACE2_02_H    (REG_VIP_ACE2_BASE + 0x05)
#define REG_VIP_ACE2_03_L    (REG_VIP_ACE2_BASE + 0x06)
#define REG_VIP_ACE2_03_H    (REG_VIP_ACE2_BASE + 0x07)
#define REG_VIP_ACE2_04_L    (REG_VIP_ACE2_BASE + 0x08)
#define REG_VIP_ACE2_04_H    (REG_VIP_ACE2_BASE + 0x09)
#define REG_VIP_ACE2_05_L    (REG_VIP_ACE2_BASE + 0x0A)
#define REG_VIP_ACE2_05_H    (REG_VIP_ACE2_BASE + 0x0B)
#define REG_VIP_ACE2_06_L    (REG_VIP_ACE2_BASE + 0x0C)
#define REG_VIP_ACE2_06_H    (REG_VIP_ACE2_BASE + 0x0D)
#define REG_VIP_ACE2_07_L    (REG_VIP_ACE2_BASE + 0x0E)
#define REG_VIP_ACE2_07_H    (REG_VIP_ACE2_BASE + 0x0F)
#define REG_VIP_ACE2_08_L    (REG_VIP_ACE2_BASE + 0x10)
#define REG_VIP_ACE2_08_H    (REG_VIP_ACE2_BASE + 0x11)
#define REG_VIP_ACE2_09_L    (REG_VIP_ACE2_BASE + 0x12)
#define REG_VIP_ACE2_09_H    (REG_VIP_ACE2_BASE + 0x13)
#define REG_VIP_ACE2_0A_L    (REG_VIP_ACE2_BASE + 0x14)
#define REG_VIP_ACE2_0A_H    (REG_VIP_ACE2_BASE + 0x15)
#define REG_VIP_ACE2_0B_L    (REG_VIP_ACE2_BASE + 0x16)
#define REG_VIP_ACE2_0B_H    (REG_VIP_ACE2_BASE + 0x17)
#define REG_VIP_ACE2_0C_L    (REG_VIP_ACE2_BASE + 0x18)
#define REG_VIP_ACE2_0C_H    (REG_VIP_ACE2_BASE + 0x19)
#define REG_VIP_ACE2_0D_L    (REG_VIP_ACE2_BASE + 0x1A)
#define REG_VIP_ACE2_0D_H    (REG_VIP_ACE2_BASE + 0x1B)
#define REG_VIP_ACE2_0E_L    (REG_VIP_ACE2_BASE + 0x1C)
#define REG_VIP_ACE2_0E_H    (REG_VIP_ACE2_BASE + 0x1D)
#define REG_VIP_ACE2_0F_L    (REG_VIP_ACE2_BASE + 0x1E)
#define REG_VIP_ACE2_0F_H    (REG_VIP_ACE2_BASE + 0x1F)
#define REG_VIP_ACE2_10_L    (REG_VIP_ACE2_BASE + 0x20)
#define REG_VIP_ACE2_10_H    (REG_VIP_ACE2_BASE + 0x21)
#define REG_VIP_ACE2_11_L    (REG_VIP_ACE2_BASE + 0x22)
#define REG_VIP_ACE2_11_H    (REG_VIP_ACE2_BASE + 0x23)
#define REG_VIP_ACE2_12_L    (REG_VIP_ACE2_BASE + 0x24)
#define REG_VIP_ACE2_12_H    (REG_VIP_ACE2_BASE + 0x25)
#define REG_VIP_ACE2_13_L    (REG_VIP_ACE2_BASE + 0x26)
#define REG_VIP_ACE2_13_H    (REG_VIP_ACE2_BASE + 0x27)
#define REG_VIP_ACE2_14_L    (REG_VIP_ACE2_BASE + 0x28)
#define REG_VIP_ACE2_14_H    (REG_VIP_ACE2_BASE + 0x29)
#define REG_VIP_ACE2_15_L    (REG_VIP_ACE2_BASE + 0x2A)
#define REG_VIP_ACE2_15_H    (REG_VIP_ACE2_BASE + 0x2B)
#define REG_VIP_ACE2_16_L    (REG_VIP_ACE2_BASE + 0x2C)
#define REG_VIP_ACE2_16_H    (REG_VIP_ACE2_BASE + 0x2D)
#define REG_VIP_ACE2_17_L    (REG_VIP_ACE2_BASE + 0x2E)
#define REG_VIP_ACE2_17_H    (REG_VIP_ACE2_BASE + 0x2F)
#define REG_VIP_ACE2_18_L    (REG_VIP_ACE2_BASE + 0x30)
#define REG_VIP_ACE2_18_H    (REG_VIP_ACE2_BASE + 0x31)
#define REG_VIP_ACE2_19_L    (REG_VIP_ACE2_BASE + 0x32)
#define REG_VIP_ACE2_19_H    (REG_VIP_ACE2_BASE + 0x33)
#define REG_VIP_ACE2_1A_L    (REG_VIP_ACE2_BASE + 0x34)
#define REG_VIP_ACE2_1A_H    (REG_VIP_ACE2_BASE + 0x35)
#define REG_VIP_ACE2_1B_L    (REG_VIP_ACE2_BASE + 0x36)
#define REG_VIP_ACE2_1B_H    (REG_VIP_ACE2_BASE + 0x37)
#define REG_VIP_ACE2_1C_L    (REG_VIP_ACE2_BASE + 0x38)
#define REG_VIP_ACE2_1C_H    (REG_VIP_ACE2_BASE + 0x39)
#define REG_VIP_ACE2_1D_L    (REG_VIP_ACE2_BASE + 0x3A)
#define REG_VIP_ACE2_1D_H    (REG_VIP_ACE2_BASE + 0x3B)
#define REG_VIP_ACE2_1E_L    (REG_VIP_ACE2_BASE + 0x3C)
#define REG_VIP_ACE2_1E_H    (REG_VIP_ACE2_BASE + 0x3D)
#define REG_VIP_ACE2_1F_L    (REG_VIP_ACE2_BASE + 0x3E)
#define REG_VIP_ACE2_1F_H    (REG_VIP_ACE2_BASE + 0x3F)
#define REG_VIP_ACE2_20_L    (REG_VIP_ACE2_BASE + 0x40)
#define REG_VIP_ACE2_20_H    (REG_VIP_ACE2_BASE + 0x41)
#define REG_VIP_ACE2_21_L    (REG_VIP_ACE2_BASE + 0x42)
#define REG_VIP_ACE2_21_H    (REG_VIP_ACE2_BASE + 0x43)
#define REG_VIP_ACE2_22_L    (REG_VIP_ACE2_BASE + 0x44)
#define REG_VIP_ACE2_22_H    (REG_VIP_ACE2_BASE + 0x45)
#define REG_VIP_ACE2_23_L    (REG_VIP_ACE2_BASE + 0x46)
#define REG_VIP_ACE2_23_H    (REG_VIP_ACE2_BASE + 0x47)
#define REG_VIP_ACE2_24_L    (REG_VIP_ACE2_BASE + 0x48)
#define REG_VIP_ACE2_24_H    (REG_VIP_ACE2_BASE + 0x49)
#define REG_VIP_ACE2_25_L    (REG_VIP_ACE2_BASE + 0x4A)
#define REG_VIP_ACE2_25_H    (REG_VIP_ACE2_BASE + 0x4B)
#define REG_VIP_ACE2_26_L    (REG_VIP_ACE2_BASE + 0x4C)
#define REG_VIP_ACE2_26_H    (REG_VIP_ACE2_BASE + 0x4D)
#define REG_VIP_ACE2_27_L    (REG_VIP_ACE2_BASE + 0x4E)
#define REG_VIP_ACE2_27_H    (REG_VIP_ACE2_BASE + 0x4F)
#define REG_VIP_ACE2_28_L    (REG_VIP_ACE2_BASE + 0x50)
#define REG_VIP_ACE2_28_H    (REG_VIP_ACE2_BASE + 0x51)
#define REG_VIP_ACE2_29_L    (REG_VIP_ACE2_BASE + 0x52)
#define REG_VIP_ACE2_29_H    (REG_VIP_ACE2_BASE + 0x53)
#define REG_VIP_ACE2_2A_L    (REG_VIP_ACE2_BASE + 0x54)
#define REG_VIP_ACE2_2A_H    (REG_VIP_ACE2_BASE + 0x55)
#define REG_VIP_ACE2_2B_L    (REG_VIP_ACE2_BASE + 0x56)
#define REG_VIP_ACE2_2B_H    (REG_VIP_ACE2_BASE + 0x57)
#define REG_VIP_ACE2_2C_L    (REG_VIP_ACE2_BASE + 0x58)
#define REG_VIP_ACE2_2C_H    (REG_VIP_ACE2_BASE + 0x59)
#define REG_VIP_ACE2_2D_L    (REG_VIP_ACE2_BASE + 0x5A)
#define REG_VIP_ACE2_2D_H    (REG_VIP_ACE2_BASE + 0x5B)
#define REG_VIP_ACE2_2E_L    (REG_VIP_ACE2_BASE + 0x5C)
#define REG_VIP_ACE2_2E_H    (REG_VIP_ACE2_BASE + 0x5D)
#define REG_VIP_ACE2_2F_L    (REG_VIP_ACE2_BASE + 0x5E)
#define REG_VIP_ACE2_2F_H    (REG_VIP_ACE2_BASE + 0x5F)
#define REG_VIP_ACE2_30_L    (REG_VIP_ACE2_BASE + 0x60)
#define REG_VIP_ACE2_30_H    (REG_VIP_ACE2_BASE + 0x61)
#define REG_VIP_ACE2_31_L    (REG_VIP_ACE2_BASE + 0x62)
#define REG_VIP_ACE2_31_H    (REG_VIP_ACE2_BASE + 0x63)
#define REG_VIP_ACE2_32_L    (REG_VIP_ACE2_BASE + 0x64)
#define REG_VIP_ACE2_32_H    (REG_VIP_ACE2_BASE + 0x65)
#define REG_VIP_ACE2_33_L    (REG_VIP_ACE2_BASE + 0x66)
#define REG_VIP_ACE2_33_H    (REG_VIP_ACE2_BASE + 0x67)
#define REG_VIP_ACE2_34_L    (REG_VIP_ACE2_BASE + 0x68)
#define REG_VIP_ACE2_34_H    (REG_VIP_ACE2_BASE + 0x69)
#define REG_VIP_ACE2_35_L    (REG_VIP_ACE2_BASE + 0x6A)
#define REG_VIP_ACE2_35_H    (REG_VIP_ACE2_BASE + 0x6B)
#define REG_VIP_ACE2_36_L    (REG_VIP_ACE2_BASE + 0x6C)
#define REG_VIP_ACE2_36_H    (REG_VIP_ACE2_BASE + 0x6D)
#define REG_VIP_ACE2_37_L    (REG_VIP_ACE2_BASE + 0x6E)
#define REG_VIP_ACE2_37_H    (REG_VIP_ACE2_BASE + 0x6F)
#define REG_VIP_ACE2_38_L    (REG_VIP_ACE2_BASE + 0x70)
#define REG_VIP_ACE2_38_H    (REG_VIP_ACE2_BASE + 0x71)
#define REG_VIP_ACE2_39_L    (REG_VIP_ACE2_BASE + 0x72)
#define REG_VIP_ACE2_39_H    (REG_VIP_ACE2_BASE + 0x73)
#define REG_VIP_ACE2_3A_L    (REG_VIP_ACE2_BASE + 0x74)
#define REG_VIP_ACE2_3A_H    (REG_VIP_ACE2_BASE + 0x75)
#define REG_VIP_ACE2_3B_L    (REG_VIP_ACE2_BASE + 0x76)
#define REG_VIP_ACE2_3B_H    (REG_VIP_ACE2_BASE + 0x77)
#define REG_VIP_ACE2_3C_L    (REG_VIP_ACE2_BASE + 0x78)
#define REG_VIP_ACE2_3C_H    (REG_VIP_ACE2_BASE + 0x79)
#define REG_VIP_ACE2_3D_L    (REG_VIP_ACE2_BASE + 0x7A)
#define REG_VIP_ACE2_3D_H    (REG_VIP_ACE2_BASE + 0x7B)
#define REG_VIP_ACE2_3E_L    (REG_VIP_ACE2_BASE + 0x7C)
#define REG_VIP_ACE2_3E_H    (REG_VIP_ACE2_BASE + 0x7D)
#define REG_VIP_ACE2_3F_L    (REG_VIP_ACE2_BASE + 0x7E)
#define REG_VIP_ACE2_3F_H    (REG_VIP_ACE2_BASE + 0x7F)
#define REG_VIP_ACE2_40_L    (REG_VIP_ACE2_BASE + 0x80)
#define REG_VIP_ACE2_40_H    (REG_VIP_ACE2_BASE + 0x81)
#define REG_VIP_ACE2_41_L    (REG_VIP_ACE2_BASE + 0x82)
#define REG_VIP_ACE2_41_H    (REG_VIP_ACE2_BASE + 0x83)
#define REG_VIP_ACE2_42_L    (REG_VIP_ACE2_BASE + 0x84)
#define REG_VIP_ACE2_42_H    (REG_VIP_ACE2_BASE + 0x85)
#define REG_VIP_ACE2_43_L    (REG_VIP_ACE2_BASE + 0x86)
#define REG_VIP_ACE2_43_H    (REG_VIP_ACE2_BASE + 0x87)
#define REG_VIP_ACE2_44_L    (REG_VIP_ACE2_BASE + 0x88)
#define REG_VIP_ACE2_44_H    (REG_VIP_ACE2_BASE + 0x89)
#define REG_VIP_ACE2_45_L    (REG_VIP_ACE2_BASE + 0x8A)
#define REG_VIP_ACE2_45_H    (REG_VIP_ACE2_BASE + 0x8B)
#define REG_VIP_ACE2_46_L    (REG_VIP_ACE2_BASE + 0x8C)
#define REG_VIP_ACE2_46_H    (REG_VIP_ACE2_BASE + 0x8D)
#define REG_VIP_ACE2_47_L    (REG_VIP_ACE2_BASE + 0x8E)
#define REG_VIP_ACE2_47_H    (REG_VIP_ACE2_BASE + 0x8F)
#define REG_VIP_ACE2_48_L    (REG_VIP_ACE2_BASE + 0x90)
#define REG_VIP_ACE2_48_H    (REG_VIP_ACE2_BASE + 0x91)
#define REG_VIP_ACE2_49_L    (REG_VIP_ACE2_BASE + 0x92)
#define REG_VIP_ACE2_49_H    (REG_VIP_ACE2_BASE + 0x93)
#define REG_VIP_ACE2_4A_L    (REG_VIP_ACE2_BASE + 0x94)
#define REG_VIP_ACE2_4A_H    (REG_VIP_ACE2_BASE + 0x95)
#define REG_VIP_ACE2_4B_L    (REG_VIP_ACE2_BASE + 0x96)
#define REG_VIP_ACE2_4B_H    (REG_VIP_ACE2_BASE + 0x97)
#define REG_VIP_ACE2_4C_L    (REG_VIP_ACE2_BASE + 0x98)
#define REG_VIP_ACE2_4C_H    (REG_VIP_ACE2_BASE + 0x99)
#define REG_VIP_ACE2_4D_L    (REG_VIP_ACE2_BASE + 0x9A)
#define REG_VIP_ACE2_4D_H    (REG_VIP_ACE2_BASE + 0x9B)
#define REG_VIP_ACE2_4E_L    (REG_VIP_ACE2_BASE + 0x9C)
#define REG_VIP_ACE2_4E_H    (REG_VIP_ACE2_BASE + 0x9D)
#define REG_VIP_ACE2_4F_L    (REG_VIP_ACE2_BASE + 0x9E)
#define REG_VIP_ACE2_4F_H    (REG_VIP_ACE2_BASE + 0x9F)
#define REG_VIP_ACE2_50_L    (REG_VIP_ACE2_BASE + 0xA0)
#define REG_VIP_ACE2_50_H    (REG_VIP_ACE2_BASE + 0xA1)
#define REG_VIP_ACE2_51_L    (REG_VIP_ACE2_BASE + 0xA2)
#define REG_VIP_ACE2_51_H    (REG_VIP_ACE2_BASE + 0xA3)
#define REG_VIP_ACE2_52_L    (REG_VIP_ACE2_BASE + 0xA4)
#define REG_VIP_ACE2_52_H    (REG_VIP_ACE2_BASE + 0xA5)
#define REG_VIP_ACE2_53_L    (REG_VIP_ACE2_BASE + 0xA6)
#define REG_VIP_ACE2_53_H    (REG_VIP_ACE2_BASE + 0xA7)
#define REG_VIP_ACE2_54_L    (REG_VIP_ACE2_BASE + 0xA8)
#define REG_VIP_ACE2_54_H    (REG_VIP_ACE2_BASE + 0xA9)
#define REG_VIP_ACE2_55_L    (REG_VIP_ACE2_BASE + 0xAA)
#define REG_VIP_ACE2_55_H    (REG_VIP_ACE2_BASE + 0xAB)
#define REG_VIP_ACE2_56_L    (REG_VIP_ACE2_BASE + 0xAC)
#define REG_VIP_ACE2_56_H    (REG_VIP_ACE2_BASE + 0xAD)
#define REG_VIP_ACE2_57_L    (REG_VIP_ACE2_BASE + 0xAE)
#define REG_VIP_ACE2_57_H    (REG_VIP_ACE2_BASE + 0xAF)
#define REG_VIP_ACE2_58_L    (REG_VIP_ACE2_BASE + 0xB0)
#define REG_VIP_ACE2_58_H    (REG_VIP_ACE2_BASE + 0xB1)
#define REG_VIP_ACE2_59_L    (REG_VIP_ACE2_BASE + 0xB2)
#define REG_VIP_ACE2_59_H    (REG_VIP_ACE2_BASE + 0xB3)
#define REG_VIP_ACE2_5A_L    (REG_VIP_ACE2_BASE + 0xB4)
#define REG_VIP_ACE2_5A_H    (REG_VIP_ACE2_BASE + 0xB5)
#define REG_VIP_ACE2_5B_L    (REG_VIP_ACE2_BASE + 0xB6)
#define REG_VIP_ACE2_5B_H    (REG_VIP_ACE2_BASE + 0xB7)
#define REG_VIP_ACE2_5C_L    (REG_VIP_ACE2_BASE + 0xB8)
#define REG_VIP_ACE2_5C_H    (REG_VIP_ACE2_BASE + 0xB9)
#define REG_VIP_ACE2_5D_L    (REG_VIP_ACE2_BASE + 0xBA)
#define REG_VIP_ACE2_5D_H    (REG_VIP_ACE2_BASE + 0xBB)
#define REG_VIP_ACE2_5E_L    (REG_VIP_ACE2_BASE + 0xBC)
#define REG_VIP_ACE2_5E_H    (REG_VIP_ACE2_BASE + 0xBD)
#define REG_VIP_ACE2_5F_L    (REG_VIP_ACE2_BASE + 0xBE)
#define REG_VIP_ACE2_5F_H    (REG_VIP_ACE2_BASE + 0xBF)
#define REG_VIP_ACE2_60_L    (REG_VIP_ACE2_BASE + 0xC0)
#define REG_VIP_ACE2_60_H    (REG_VIP_ACE2_BASE + 0xC1)
#define REG_VIP_ACE2_61_L    (REG_VIP_ACE2_BASE + 0xC2)
#define REG_VIP_ACE2_61_H    (REG_VIP_ACE2_BASE + 0xC3)
#define REG_VIP_ACE2_62_L    (REG_VIP_ACE2_BASE + 0xC4)
#define REG_VIP_ACE2_62_H    (REG_VIP_ACE2_BASE + 0xC5)
#define REG_VIP_ACE2_63_L    (REG_VIP_ACE2_BASE + 0xC6)
#define REG_VIP_ACE2_63_H    (REG_VIP_ACE2_BASE + 0xC7)
#define REG_VIP_ACE2_64_L    (REG_VIP_ACE2_BASE + 0xC8)
#define REG_VIP_ACE2_64_H    (REG_VIP_ACE2_BASE + 0xC9)
#define REG_VIP_ACE2_65_L    (REG_VIP_ACE2_BASE + 0xCA)
#define REG_VIP_ACE2_65_H    (REG_VIP_ACE2_BASE + 0xCB)
#define REG_VIP_ACE2_66_L    (REG_VIP_ACE2_BASE + 0xCC)
#define REG_VIP_ACE2_66_H    (REG_VIP_ACE2_BASE + 0xCD)
#define REG_VIP_ACE2_67_L    (REG_VIP_ACE2_BASE + 0xCE)
#define REG_VIP_ACE2_67_H    (REG_VIP_ACE2_BASE + 0xCF)
#define REG_VIP_ACE2_68_L    (REG_VIP_ACE2_BASE + 0xD0)
#define REG_VIP_ACE2_68_H    (REG_VIP_ACE2_BASE + 0xD1)
#define REG_VIP_ACE2_69_L    (REG_VIP_ACE2_BASE + 0xD2)
#define REG_VIP_ACE2_69_H    (REG_VIP_ACE2_BASE + 0xD3)
#define REG_VIP_ACE2_6A_L    (REG_VIP_ACE2_BASE + 0xD4)
#define REG_VIP_ACE2_6A_H    (REG_VIP_ACE2_BASE + 0xD5)
#define REG_VIP_ACE2_6B_L    (REG_VIP_ACE2_BASE + 0xD6)
#define REG_VIP_ACE2_6B_H    (REG_VIP_ACE2_BASE + 0xD7)
#define REG_VIP_ACE2_6C_L    (REG_VIP_ACE2_BASE + 0xD8)
#define REG_VIP_ACE2_6C_H    (REG_VIP_ACE2_BASE + 0xD9)
#define REG_VIP_ACE2_6D_L    (REG_VIP_ACE2_BASE + 0xDA)
#define REG_VIP_ACE2_6D_H    (REG_VIP_ACE2_BASE + 0xDB)
#define REG_VIP_ACE2_6E_L    (REG_VIP_ACE2_BASE + 0xDC)
#define REG_VIP_ACE2_6E_H    (REG_VIP_ACE2_BASE + 0xDD)
#define REG_VIP_ACE2_6F_L    (REG_VIP_ACE2_BASE + 0xDE)
#define REG_VIP_ACE2_6F_H    (REG_VIP_ACE2_BASE + 0xDF)
#define REG_VIP_ACE2_70_L    (REG_VIP_ACE2_BASE + 0xE0)
#define REG_VIP_ACE2_70_H    (REG_VIP_ACE2_BASE + 0xE1)
#define REG_VIP_ACE2_71_L    (REG_VIP_ACE2_BASE + 0xE2)
#define REG_VIP_ACE2_71_H    (REG_VIP_ACE2_BASE + 0xE3)
#define REG_VIP_ACE2_72_L    (REG_VIP_ACE2_BASE + 0xE4)
#define REG_VIP_ACE2_72_H    (REG_VIP_ACE2_BASE + 0xE5)
#define REG_VIP_ACE2_73_L    (REG_VIP_ACE2_BASE + 0xE6)
#define REG_VIP_ACE2_73_H    (REG_VIP_ACE2_BASE + 0xE7)
#define REG_VIP_ACE2_74_L    (REG_VIP_ACE2_BASE + 0xE8)
#define REG_VIP_ACE2_74_H    (REG_VIP_ACE2_BASE + 0xE9)
#define REG_VIP_ACE2_75_L    (REG_VIP_ACE2_BASE + 0xEA)
#define REG_VIP_ACE2_75_H    (REG_VIP_ACE2_BASE + 0xEB)
#define REG_VIP_ACE2_76_L    (REG_VIP_ACE2_BASE + 0xEC)
#define REG_VIP_ACE2_76_H    (REG_VIP_ACE2_BASE + 0xED)
#define REG_VIP_ACE2_77_L    (REG_VIP_ACE2_BASE + 0xEE)
#define REG_VIP_ACE2_77_H    (REG_VIP_ACE2_BASE + 0xEF)
#define REG_VIP_ACE2_78_L    (REG_VIP_ACE2_BASE + 0xF0)
#define REG_VIP_ACE2_78_H    (REG_VIP_ACE2_BASE + 0xF1)
#define REG_VIP_ACE2_79_L    (REG_VIP_ACE2_BASE + 0xF2)
#define REG_VIP_ACE2_79_H    (REG_VIP_ACE2_BASE + 0xF3)
#define REG_VIP_ACE2_7A_L    (REG_VIP_ACE2_BASE + 0xF4)
#define REG_VIP_ACE2_7A_H    (REG_VIP_ACE2_BASE + 0xF5)
#define REG_VIP_ACE2_7B_L    (REG_VIP_ACE2_BASE + 0xF6)
#define REG_VIP_ACE2_7B_H    (REG_VIP_ACE2_BASE + 0xF7)
#define REG_VIP_ACE2_7C_L    (REG_VIP_ACE2_BASE + 0xF8)
#define REG_VIP_ACE2_7C_H    (REG_VIP_ACE2_BASE + 0xF9)
#define REG_VIP_ACE2_7D_L    (REG_VIP_ACE2_BASE + 0xFA)
#define REG_VIP_ACE2_7D_H    (REG_VIP_ACE2_BASE + 0xFB)
#define REG_VIP_ACE2_7E_L    (REG_VIP_ACE2_BASE + 0xFC)
#define REG_VIP_ACE2_7E_H    (REG_VIP_ACE2_BASE + 0xFD)
#define REG_VIP_ACE2_7F_L    (REG_VIP_ACE2_BASE + 0xFE)
#define REG_VIP_ACE2_7F_H    (REG_VIP_ACE2_BASE + 0xFF)

#define REG_VIP_ACE_00_L    (REG_VIP_ACE_BASE + 0x00)
#define REG_VIP_ACE_00_H    (REG_VIP_ACE_BASE + 0x01)
#define REG_VIP_ACE_01_L    (REG_VIP_ACE_BASE + 0x02)
#define REG_VIP_ACE_01_H    (REG_VIP_ACE_BASE + 0x03)
#define REG_VIP_ACE_02_L    (REG_VIP_ACE_BASE + 0x04)
#define REG_VIP_ACE_02_H    (REG_VIP_ACE_BASE + 0x05)
#define REG_VIP_ACE_03_L    (REG_VIP_ACE_BASE + 0x06)
#define REG_VIP_ACE_03_H    (REG_VIP_ACE_BASE + 0x07)
#define REG_VIP_ACE_04_L    (REG_VIP_ACE_BASE + 0x08)
#define REG_VIP_ACE_04_H    (REG_VIP_ACE_BASE + 0x09)
#define REG_VIP_ACE_05_L    (REG_VIP_ACE_BASE + 0x0A)
#define REG_VIP_ACE_05_H    (REG_VIP_ACE_BASE + 0x0B)
#define REG_VIP_ACE_06_L    (REG_VIP_ACE_BASE + 0x0C)
#define REG_VIP_ACE_06_H    (REG_VIP_ACE_BASE + 0x0D)
#define REG_VIP_ACE_07_L    (REG_VIP_ACE_BASE + 0x0E)
#define REG_VIP_ACE_07_H    (REG_VIP_ACE_BASE + 0x0F)
#define REG_VIP_ACE_08_L    (REG_VIP_ACE_BASE + 0x10)
#define REG_VIP_ACE_08_H    (REG_VIP_ACE_BASE + 0x11)
#define REG_VIP_ACE_09_L    (REG_VIP_ACE_BASE + 0x12)
#define REG_VIP_ACE_09_H    (REG_VIP_ACE_BASE + 0x13)
#define REG_VIP_ACE_0A_L    (REG_VIP_ACE_BASE + 0x14)
#define REG_VIP_ACE_0A_H    (REG_VIP_ACE_BASE + 0x15)
#define REG_VIP_ACE_0B_L    (REG_VIP_ACE_BASE + 0x16)
#define REG_VIP_ACE_0B_H    (REG_VIP_ACE_BASE + 0x17)
#define REG_VIP_ACE_0C_L    (REG_VIP_ACE_BASE + 0x18)
#define REG_VIP_ACE_0C_H    (REG_VIP_ACE_BASE + 0x19)
#define REG_VIP_ACE_0D_L    (REG_VIP_ACE_BASE + 0x1A)
#define REG_VIP_ACE_0D_H    (REG_VIP_ACE_BASE + 0x1B)
#define REG_VIP_ACE_0E_L    (REG_VIP_ACE_BASE + 0x1C)
#define REG_VIP_ACE_0E_H    (REG_VIP_ACE_BASE + 0x1D)
#define REG_VIP_ACE_0F_L    (REG_VIP_ACE_BASE + 0x1E)
#define REG_VIP_ACE_0F_H    (REG_VIP_ACE_BASE + 0x1F)
#define REG_VIP_ACE_10_L    (REG_VIP_ACE_BASE + 0x20)
#define REG_VIP_ACE_10_H    (REG_VIP_ACE_BASE + 0x21)
#define REG_VIP_ACE_11_L    (REG_VIP_ACE_BASE + 0x22)
#define REG_VIP_ACE_11_H    (REG_VIP_ACE_BASE + 0x23)
#define REG_VIP_ACE_12_L    (REG_VIP_ACE_BASE + 0x24)
#define REG_VIP_ACE_12_H    (REG_VIP_ACE_BASE + 0x25)
#define REG_VIP_ACE_13_L    (REG_VIP_ACE_BASE + 0x26)
#define REG_VIP_ACE_13_H    (REG_VIP_ACE_BASE + 0x27)
#define REG_VIP_ACE_14_L    (REG_VIP_ACE_BASE + 0x28)
#define REG_VIP_ACE_14_H    (REG_VIP_ACE_BASE + 0x29)
#define REG_VIP_ACE_15_L    (REG_VIP_ACE_BASE + 0x2A)
#define REG_VIP_ACE_15_H    (REG_VIP_ACE_BASE + 0x2B)
#define REG_VIP_ACE_16_L    (REG_VIP_ACE_BASE + 0x2C)
#define REG_VIP_ACE_16_H    (REG_VIP_ACE_BASE + 0x2D)
#define REG_VIP_ACE_17_L    (REG_VIP_ACE_BASE + 0x2E)
#define REG_VIP_ACE_17_H    (REG_VIP_ACE_BASE + 0x2F)
#define REG_VIP_ACE_18_L    (REG_VIP_ACE_BASE + 0x30)
#define REG_VIP_ACE_18_H    (REG_VIP_ACE_BASE + 0x31)
#define REG_VIP_ACE_19_L    (REG_VIP_ACE_BASE + 0x32)
#define REG_VIP_ACE_19_H    (REG_VIP_ACE_BASE + 0x33)
#define REG_VIP_ACE_1A_L    (REG_VIP_ACE_BASE + 0x34)
#define REG_VIP_ACE_1A_H    (REG_VIP_ACE_BASE + 0x35)
#define REG_VIP_ACE_1B_L    (REG_VIP_ACE_BASE + 0x36)
#define REG_VIP_ACE_1B_H    (REG_VIP_ACE_BASE + 0x37)
#define REG_VIP_ACE_1C_L    (REG_VIP_ACE_BASE + 0x38)
#define REG_VIP_ACE_1C_H    (REG_VIP_ACE_BASE + 0x39)
#define REG_VIP_ACE_1D_L    (REG_VIP_ACE_BASE + 0x3A)
#define REG_VIP_ACE_1D_H    (REG_VIP_ACE_BASE + 0x3B)
#define REG_VIP_ACE_1E_L    (REG_VIP_ACE_BASE + 0x3C)
#define REG_VIP_ACE_1E_H    (REG_VIP_ACE_BASE + 0x3D)
#define REG_VIP_ACE_1F_L    (REG_VIP_ACE_BASE + 0x3E)
#define REG_VIP_ACE_1F_H    (REG_VIP_ACE_BASE + 0x3F)
#define REG_VIP_ACE_20_L    (REG_VIP_ACE_BASE + 0x40)
#define REG_VIP_ACE_20_H    (REG_VIP_ACE_BASE + 0x41)
#define REG_VIP_ACE_21_L    (REG_VIP_ACE_BASE + 0x42)
#define REG_VIP_ACE_21_H    (REG_VIP_ACE_BASE + 0x43)
#define REG_VIP_ACE_22_L    (REG_VIP_ACE_BASE + 0x44)
#define REG_VIP_ACE_22_H    (REG_VIP_ACE_BASE + 0x45)
#define REG_VIP_ACE_23_L    (REG_VIP_ACE_BASE + 0x46)
#define REG_VIP_ACE_23_H    (REG_VIP_ACE_BASE + 0x47)
#define REG_VIP_ACE_24_L    (REG_VIP_ACE_BASE + 0x48)
#define REG_VIP_ACE_24_H    (REG_VIP_ACE_BASE + 0x49)
#define REG_VIP_ACE_25_L    (REG_VIP_ACE_BASE + 0x4A)
#define REG_VIP_ACE_25_H    (REG_VIP_ACE_BASE + 0x4B)
#define REG_VIP_ACE_26_L    (REG_VIP_ACE_BASE + 0x4C)
#define REG_VIP_ACE_26_H    (REG_VIP_ACE_BASE + 0x4D)
#define REG_VIP_ACE_27_L    (REG_VIP_ACE_BASE + 0x4E)
#define REG_VIP_ACE_27_H    (REG_VIP_ACE_BASE + 0x4F)
#define REG_VIP_ACE_28_L    (REG_VIP_ACE_BASE + 0x50)
#define REG_VIP_ACE_28_H    (REG_VIP_ACE_BASE + 0x51)
#define REG_VIP_ACE_29_L    (REG_VIP_ACE_BASE + 0x52)
#define REG_VIP_ACE_29_H    (REG_VIP_ACE_BASE + 0x53)
#define REG_VIP_ACE_2A_L    (REG_VIP_ACE_BASE + 0x54)
#define REG_VIP_ACE_2A_H    (REG_VIP_ACE_BASE + 0x55)
#define REG_VIP_ACE_2B_L    (REG_VIP_ACE_BASE + 0x56)
#define REG_VIP_ACE_2B_H    (REG_VIP_ACE_BASE + 0x57)
#define REG_VIP_ACE_2C_L    (REG_VIP_ACE_BASE + 0x58)
#define REG_VIP_ACE_2C_H    (REG_VIP_ACE_BASE + 0x59)
#define REG_VIP_ACE_2D_L    (REG_VIP_ACE_BASE + 0x5A)
#define REG_VIP_ACE_2D_H    (REG_VIP_ACE_BASE + 0x5B)
#define REG_VIP_ACE_2E_L    (REG_VIP_ACE_BASE + 0x5C)
#define REG_VIP_ACE_2E_H    (REG_VIP_ACE_BASE + 0x5D)
#define REG_VIP_ACE_2F_L    (REG_VIP_ACE_BASE + 0x5E)
#define REG_VIP_ACE_2F_H    (REG_VIP_ACE_BASE + 0x5F)
#define REG_VIP_ACE_30_L    (REG_VIP_ACE_BASE + 0x60)
#define REG_VIP_ACE_30_H    (REG_VIP_ACE_BASE + 0x61)
#define REG_VIP_ACE_31_L    (REG_VIP_ACE_BASE + 0x62)
#define REG_VIP_ACE_31_H    (REG_VIP_ACE_BASE + 0x63)
#define REG_VIP_ACE_32_L    (REG_VIP_ACE_BASE + 0x64)
#define REG_VIP_ACE_32_H    (REG_VIP_ACE_BASE + 0x65)
#define REG_VIP_ACE_33_L    (REG_VIP_ACE_BASE + 0x66)
#define REG_VIP_ACE_33_H    (REG_VIP_ACE_BASE + 0x67)
#define REG_VIP_ACE_34_L    (REG_VIP_ACE_BASE + 0x68)
#define REG_VIP_ACE_34_H    (REG_VIP_ACE_BASE + 0x69)
#define REG_VIP_ACE_35_L    (REG_VIP_ACE_BASE + 0x6A)
#define REG_VIP_ACE_35_H    (REG_VIP_ACE_BASE + 0x6B)
#define REG_VIP_ACE_36_L    (REG_VIP_ACE_BASE + 0x6C)
#define REG_VIP_ACE_36_H    (REG_VIP_ACE_BASE + 0x6D)
#define REG_VIP_ACE_37_L    (REG_VIP_ACE_BASE + 0x6E)
#define REG_VIP_ACE_37_H    (REG_VIP_ACE_BASE + 0x6F)
#define REG_VIP_ACE_38_L    (REG_VIP_ACE_BASE + 0x70)
#define REG_VIP_ACE_38_H    (REG_VIP_ACE_BASE + 0x71)
#define REG_VIP_ACE_39_L    (REG_VIP_ACE_BASE + 0x72)
#define REG_VIP_ACE_39_H    (REG_VIP_ACE_BASE + 0x73)
#define REG_VIP_ACE_3A_L    (REG_VIP_ACE_BASE + 0x74)
#define REG_VIP_ACE_3A_H    (REG_VIP_ACE_BASE + 0x75)
#define REG_VIP_ACE_3B_L    (REG_VIP_ACE_BASE + 0x76)
#define REG_VIP_ACE_3B_H    (REG_VIP_ACE_BASE + 0x77)
#define REG_VIP_ACE_3C_L    (REG_VIP_ACE_BASE + 0x78)
#define REG_VIP_ACE_3C_H    (REG_VIP_ACE_BASE + 0x79)
#define REG_VIP_ACE_3D_L    (REG_VIP_ACE_BASE + 0x7A)
#define REG_VIP_ACE_3D_H    (REG_VIP_ACE_BASE + 0x7B)
#define REG_VIP_ACE_3E_L    (REG_VIP_ACE_BASE + 0x7C)
#define REG_VIP_ACE_3E_H    (REG_VIP_ACE_BASE + 0x7D)
#define REG_VIP_ACE_3F_L    (REG_VIP_ACE_BASE + 0x7E)
#define REG_VIP_ACE_3F_H    (REG_VIP_ACE_BASE + 0x7F)
#define REG_VIP_ACE_40_L    (REG_VIP_ACE_BASE + 0x80)
#define REG_VIP_ACE_40_H    (REG_VIP_ACE_BASE + 0x81)
#define REG_VIP_ACE_41_L    (REG_VIP_ACE_BASE + 0x82)
#define REG_VIP_ACE_41_H    (REG_VIP_ACE_BASE + 0x83)
#define REG_VIP_ACE_42_L    (REG_VIP_ACE_BASE + 0x84)
#define REG_VIP_ACE_42_H    (REG_VIP_ACE_BASE + 0x85)
#define REG_VIP_ACE_43_L    (REG_VIP_ACE_BASE + 0x86)
#define REG_VIP_ACE_43_H    (REG_VIP_ACE_BASE + 0x87)
#define REG_VIP_ACE_44_L    (REG_VIP_ACE_BASE + 0x88)
#define REG_VIP_ACE_44_H    (REG_VIP_ACE_BASE + 0x89)
#define REG_VIP_ACE_45_L    (REG_VIP_ACE_BASE + 0x8A)
#define REG_VIP_ACE_45_H    (REG_VIP_ACE_BASE + 0x8B)
#define REG_VIP_ACE_46_L    (REG_VIP_ACE_BASE + 0x8C)
#define REG_VIP_ACE_46_H    (REG_VIP_ACE_BASE + 0x8D)
#define REG_VIP_ACE_47_L    (REG_VIP_ACE_BASE + 0x8E)
#define REG_VIP_ACE_47_H    (REG_VIP_ACE_BASE + 0x8F)
#define REG_VIP_ACE_48_L    (REG_VIP_ACE_BASE + 0x90)
#define REG_VIP_ACE_48_H    (REG_VIP_ACE_BASE + 0x91)
#define REG_VIP_ACE_49_L    (REG_VIP_ACE_BASE + 0x92)
#define REG_VIP_ACE_49_H    (REG_VIP_ACE_BASE + 0x93)
#define REG_VIP_ACE_4A_L    (REG_VIP_ACE_BASE + 0x94)
#define REG_VIP_ACE_4A_H    (REG_VIP_ACE_BASE + 0x95)
#define REG_VIP_ACE_4B_L    (REG_VIP_ACE_BASE + 0x96)
#define REG_VIP_ACE_4B_H    (REG_VIP_ACE_BASE + 0x97)
#define REG_VIP_ACE_4C_L    (REG_VIP_ACE_BASE + 0x98)
#define REG_VIP_ACE_4C_H    (REG_VIP_ACE_BASE + 0x99)
#define REG_VIP_ACE_4D_L    (REG_VIP_ACE_BASE + 0x9A)
#define REG_VIP_ACE_4D_H    (REG_VIP_ACE_BASE + 0x9B)
#define REG_VIP_ACE_4E_L    (REG_VIP_ACE_BASE + 0x9C)
#define REG_VIP_ACE_4E_H    (REG_VIP_ACE_BASE + 0x9D)
#define REG_VIP_ACE_4F_L    (REG_VIP_ACE_BASE + 0x9E)
#define REG_VIP_ACE_4F_H    (REG_VIP_ACE_BASE + 0x9F)
#define REG_VIP_ACE_50_L    (REG_VIP_ACE_BASE + 0xA0)
#define REG_VIP_ACE_50_H    (REG_VIP_ACE_BASE + 0xA1)
#define REG_VIP_ACE_51_L    (REG_VIP_ACE_BASE + 0xA2)
#define REG_VIP_ACE_51_H    (REG_VIP_ACE_BASE + 0xA3)
#define REG_VIP_ACE_52_L    (REG_VIP_ACE_BASE + 0xA4)
#define REG_VIP_ACE_52_H    (REG_VIP_ACE_BASE + 0xA5)
#define REG_VIP_ACE_53_L    (REG_VIP_ACE_BASE + 0xA6)
#define REG_VIP_ACE_53_H    (REG_VIP_ACE_BASE + 0xA7)
#define REG_VIP_ACE_54_L    (REG_VIP_ACE_BASE + 0xA8)
#define REG_VIP_ACE_54_H    (REG_VIP_ACE_BASE + 0xA9)
#define REG_VIP_ACE_55_L    (REG_VIP_ACE_BASE + 0xAA)
#define REG_VIP_ACE_55_H    (REG_VIP_ACE_BASE + 0xAB)
#define REG_VIP_ACE_56_L    (REG_VIP_ACE_BASE + 0xAC)
#define REG_VIP_ACE_56_H    (REG_VIP_ACE_BASE + 0xAD)
#define REG_VIP_ACE_57_L    (REG_VIP_ACE_BASE + 0xAE)
#define REG_VIP_ACE_57_H    (REG_VIP_ACE_BASE + 0xAF)
#define REG_VIP_ACE_58_L    (REG_VIP_ACE_BASE + 0xB0)
#define REG_VIP_ACE_58_H    (REG_VIP_ACE_BASE + 0xB1)
#define REG_VIP_ACE_59_L    (REG_VIP_ACE_BASE + 0xB2)
#define REG_VIP_ACE_59_H    (REG_VIP_ACE_BASE + 0xB3)
#define REG_VIP_ACE_5A_L    (REG_VIP_ACE_BASE + 0xB4)
#define REG_VIP_ACE_5A_H    (REG_VIP_ACE_BASE + 0xB5)
#define REG_VIP_ACE_5B_L    (REG_VIP_ACE_BASE + 0xB6)
#define REG_VIP_ACE_5B_H    (REG_VIP_ACE_BASE + 0xB7)
#define REG_VIP_ACE_5C_L    (REG_VIP_ACE_BASE + 0xB8)
#define REG_VIP_ACE_5C_H    (REG_VIP_ACE_BASE + 0xB9)
#define REG_VIP_ACE_5D_L    (REG_VIP_ACE_BASE + 0xBA)
#define REG_VIP_ACE_5D_H    (REG_VIP_ACE_BASE + 0xBB)
#define REG_VIP_ACE_5E_L    (REG_VIP_ACE_BASE + 0xBC)
#define REG_VIP_ACE_5E_H    (REG_VIP_ACE_BASE + 0xBD)
#define REG_VIP_ACE_5F_L    (REG_VIP_ACE_BASE + 0xBE)
#define REG_VIP_ACE_5F_H    (REG_VIP_ACE_BASE + 0xBF)
#define REG_VIP_ACE_60_L    (REG_VIP_ACE_BASE + 0xC0)
#define REG_VIP_ACE_60_H    (REG_VIP_ACE_BASE + 0xC1)
#define REG_VIP_ACE_61_L    (REG_VIP_ACE_BASE + 0xC2)
#define REG_VIP_ACE_61_H    (REG_VIP_ACE_BASE + 0xC3)
#define REG_VIP_ACE_62_L    (REG_VIP_ACE_BASE + 0xC4)
#define REG_VIP_ACE_62_H    (REG_VIP_ACE_BASE + 0xC5)
#define REG_VIP_ACE_63_L    (REG_VIP_ACE_BASE + 0xC6)
#define REG_VIP_ACE_63_H    (REG_VIP_ACE_BASE + 0xC7)
#define REG_VIP_ACE_64_L    (REG_VIP_ACE_BASE + 0xC8)
#define REG_VIP_ACE_64_H    (REG_VIP_ACE_BASE + 0xC9)
#define REG_VIP_ACE_65_L    (REG_VIP_ACE_BASE + 0xCA)
#define REG_VIP_ACE_65_H    (REG_VIP_ACE_BASE + 0xCB)
#define REG_VIP_ACE_66_L    (REG_VIP_ACE_BASE + 0xCC)
#define REG_VIP_ACE_66_H    (REG_VIP_ACE_BASE + 0xCD)
#define REG_VIP_ACE_67_L    (REG_VIP_ACE_BASE + 0xCE)
#define REG_VIP_ACE_67_H    (REG_VIP_ACE_BASE + 0xCF)
#define REG_VIP_ACE_68_L    (REG_VIP_ACE_BASE + 0xD0)
#define REG_VIP_ACE_68_H    (REG_VIP_ACE_BASE + 0xD1)
#define REG_VIP_ACE_69_L    (REG_VIP_ACE_BASE + 0xD2)
#define REG_VIP_ACE_69_H    (REG_VIP_ACE_BASE + 0xD3)
#define REG_VIP_ACE_6A_L    (REG_VIP_ACE_BASE + 0xD4)
#define REG_VIP_ACE_6A_H    (REG_VIP_ACE_BASE + 0xD5)
#define REG_VIP_ACE_6B_L    (REG_VIP_ACE_BASE + 0xD6)
#define REG_VIP_ACE_6B_H    (REG_VIP_ACE_BASE + 0xD7)
#define REG_VIP_ACE_6C_L    (REG_VIP_ACE_BASE + 0xD8)
#define REG_VIP_ACE_6C_H    (REG_VIP_ACE_BASE + 0xD9)
#define REG_VIP_ACE_6D_L    (REG_VIP_ACE_BASE + 0xDA)
#define REG_VIP_ACE_6D_H    (REG_VIP_ACE_BASE + 0xDB)
#define REG_VIP_ACE_6E_L    (REG_VIP_ACE_BASE + 0xDC)
#define REG_VIP_ACE_6E_H    (REG_VIP_ACE_BASE + 0xDD)
#define REG_VIP_ACE_6F_L    (REG_VIP_ACE_BASE + 0xDE)
#define REG_VIP_ACE_6F_H    (REG_VIP_ACE_BASE + 0xDF)
#define REG_VIP_ACE_70_L    (REG_VIP_ACE_BASE + 0xE0)
#define REG_VIP_ACE_70_H    (REG_VIP_ACE_BASE + 0xE1)
#define REG_VIP_ACE_71_L    (REG_VIP_ACE_BASE + 0xE2)
#define REG_VIP_ACE_71_H    (REG_VIP_ACE_BASE + 0xE3)
#define REG_VIP_ACE_72_L    (REG_VIP_ACE_BASE + 0xE4)
#define REG_VIP_ACE_72_H    (REG_VIP_ACE_BASE + 0xE5)
#define REG_VIP_ACE_73_L    (REG_VIP_ACE_BASE + 0xE6)
#define REG_VIP_ACE_73_H    (REG_VIP_ACE_BASE + 0xE7)
#define REG_VIP_ACE_74_L    (REG_VIP_ACE_BASE + 0xE8)
#define REG_VIP_ACE_74_H    (REG_VIP_ACE_BASE + 0xE9)
#define REG_VIP_ACE_75_L    (REG_VIP_ACE_BASE + 0xEA)
#define REG_VIP_ACE_75_H    (REG_VIP_ACE_BASE + 0xEB)
#define REG_VIP_ACE_76_L    (REG_VIP_ACE_BASE + 0xEC)
#define REG_VIP_ACE_76_H    (REG_VIP_ACE_BASE + 0xED)
#define REG_VIP_ACE_77_L    (REG_VIP_ACE_BASE + 0xEE)
#define REG_VIP_ACE_77_H    (REG_VIP_ACE_BASE + 0xEF)
#define REG_VIP_ACE_78_L    (REG_VIP_ACE_BASE + 0xF0)
#define REG_VIP_ACE_78_H    (REG_VIP_ACE_BASE + 0xF1)
#define REG_VIP_ACE_79_L    (REG_VIP_ACE_BASE + 0xF2)
#define REG_VIP_ACE_79_H    (REG_VIP_ACE_BASE + 0xF3)
#define REG_VIP_ACE_7A_L    (REG_VIP_ACE_BASE + 0xF4)
#define REG_VIP_ACE_7A_H    (REG_VIP_ACE_BASE + 0xF5)
#define REG_VIP_ACE_7B_L    (REG_VIP_ACE_BASE + 0xF6)
#define REG_VIP_ACE_7B_H    (REG_VIP_ACE_BASE + 0xF7)
#define REG_VIP_ACE_7C_L    (REG_VIP_ACE_BASE + 0xF8)
#define REG_VIP_ACE_7C_H    (REG_VIP_ACE_BASE + 0xF9)
#define REG_VIP_ACE_7D_L    (REG_VIP_ACE_BASE + 0xFA)
#define REG_VIP_ACE_7D_H    (REG_VIP_ACE_BASE + 0xFB)
#define REG_VIP_ACE_7E_L    (REG_VIP_ACE_BASE + 0xFC)
#define REG_VIP_ACE_7E_H    (REG_VIP_ACE_BASE + 0xFD)
#define REG_VIP_ACE_7F_L    (REG_VIP_ACE_BASE + 0xFE)
#define REG_VIP_ACE_7F_H    (REG_VIP_ACE_BASE + 0xFF)


#define REG_VIP_PK_00_L    (REG_VIP_PK_BASE + 0x00)
#define REG_VIP_PK_00_H    (REG_VIP_PK_BASE + 0x01)
#define REG_VIP_PK_01_L    (REG_VIP_PK_BASE + 0x02)
#define REG_VIP_PK_01_H    (REG_VIP_PK_BASE + 0x03)
#define REG_VIP_PK_02_L    (REG_VIP_PK_BASE + 0x04)
#define REG_VIP_PK_02_H    (REG_VIP_PK_BASE + 0x05)
#define REG_VIP_PK_03_L    (REG_VIP_PK_BASE + 0x06)
#define REG_VIP_PK_03_H    (REG_VIP_PK_BASE + 0x07)
#define REG_VIP_PK_04_L    (REG_VIP_PK_BASE + 0x08)
#define REG_VIP_PK_04_H    (REG_VIP_PK_BASE + 0x09)
#define REG_VIP_PK_05_L    (REG_VIP_PK_BASE + 0x0A)
#define REG_VIP_PK_05_H    (REG_VIP_PK_BASE + 0x0B)
#define REG_VIP_PK_06_L    (REG_VIP_PK_BASE + 0x0C)
#define REG_VIP_PK_06_H    (REG_VIP_PK_BASE + 0x0D)
#define REG_VIP_PK_07_L    (REG_VIP_PK_BASE + 0x0E)
#define REG_VIP_PK_07_H    (REG_VIP_PK_BASE + 0x0F)
#define REG_VIP_PK_08_L    (REG_VIP_PK_BASE + 0x10)
#define REG_VIP_PK_08_H    (REG_VIP_PK_BASE + 0x11)
#define REG_VIP_PK_09_L    (REG_VIP_PK_BASE + 0x12)
#define REG_VIP_PK_09_H    (REG_VIP_PK_BASE + 0x13)
#define REG_VIP_PK_0A_L    (REG_VIP_PK_BASE + 0x14)
#define REG_VIP_PK_0A_H    (REG_VIP_PK_BASE + 0x15)
#define REG_VIP_PK_0B_L    (REG_VIP_PK_BASE + 0x16)
#define REG_VIP_PK_0B_H    (REG_VIP_PK_BASE + 0x17)
#define REG_VIP_PK_0C_L    (REG_VIP_PK_BASE + 0x18)
#define REG_VIP_PK_0C_H    (REG_VIP_PK_BASE + 0x19)
#define REG_VIP_PK_0D_L    (REG_VIP_PK_BASE + 0x1A)
#define REG_VIP_PK_0D_H    (REG_VIP_PK_BASE + 0x1B)
#define REG_VIP_PK_0E_L    (REG_VIP_PK_BASE + 0x1C)
#define REG_VIP_PK_0E_H    (REG_VIP_PK_BASE + 0x1D)
#define REG_VIP_PK_0F_L    (REG_VIP_PK_BASE + 0x1E)
#define REG_VIP_PK_0F_H    (REG_VIP_PK_BASE + 0x1F)
#define REG_VIP_PK_10_L    (REG_VIP_PK_BASE + 0x20)
#define REG_VIP_PK_10_H    (REG_VIP_PK_BASE + 0x21)
#define REG_VIP_PK_11_L    (REG_VIP_PK_BASE + 0x22)
#define REG_VIP_PK_11_H    (REG_VIP_PK_BASE + 0x23)
#define REG_VIP_PK_12_L    (REG_VIP_PK_BASE + 0x24)
#define REG_VIP_PK_12_H    (REG_VIP_PK_BASE + 0x25)
#define REG_VIP_PK_13_L    (REG_VIP_PK_BASE + 0x26)
#define REG_VIP_PK_13_H    (REG_VIP_PK_BASE + 0x27)
#define REG_VIP_PK_14_L    (REG_VIP_PK_BASE + 0x28)
#define REG_VIP_PK_14_H    (REG_VIP_PK_BASE + 0x29)
#define REG_VIP_PK_15_L    (REG_VIP_PK_BASE + 0x2A)
#define REG_VIP_PK_15_H    (REG_VIP_PK_BASE + 0x2B)
#define REG_VIP_PK_16_L    (REG_VIP_PK_BASE + 0x2C)
#define REG_VIP_PK_16_H    (REG_VIP_PK_BASE + 0x2D)
#define REG_VIP_PK_17_L    (REG_VIP_PK_BASE + 0x2E)
#define REG_VIP_PK_17_H    (REG_VIP_PK_BASE + 0x2F)
#define REG_VIP_PK_18_L    (REG_VIP_PK_BASE + 0x30)
#define REG_VIP_PK_18_H    (REG_VIP_PK_BASE + 0x31)
#define REG_VIP_PK_19_L    (REG_VIP_PK_BASE + 0x32)
#define REG_VIP_PK_19_H    (REG_VIP_PK_BASE + 0x33)
#define REG_VIP_PK_1A_L    (REG_VIP_PK_BASE + 0x34)
#define REG_VIP_PK_1A_H    (REG_VIP_PK_BASE + 0x35)
#define REG_VIP_PK_1B_L    (REG_VIP_PK_BASE + 0x36)
#define REG_VIP_PK_1B_H    (REG_VIP_PK_BASE + 0x37)
#define REG_VIP_PK_1C_L    (REG_VIP_PK_BASE + 0x38)
#define REG_VIP_PK_1C_H    (REG_VIP_PK_BASE + 0x39)
#define REG_VIP_PK_1D_L    (REG_VIP_PK_BASE + 0x3A)
#define REG_VIP_PK_1D_H    (REG_VIP_PK_BASE + 0x3B)
#define REG_VIP_PK_1E_L    (REG_VIP_PK_BASE + 0x3C)
#define REG_VIP_PK_1E_H    (REG_VIP_PK_BASE + 0x3D)
#define REG_VIP_PK_1F_L    (REG_VIP_PK_BASE + 0x3E)
#define REG_VIP_PK_1F_H    (REG_VIP_PK_BASE + 0x3F)
#define REG_VIP_PK_20_L    (REG_VIP_PK_BASE + 0x40)
#define REG_VIP_PK_20_H    (REG_VIP_PK_BASE + 0x41)
#define REG_VIP_PK_21_L    (REG_VIP_PK_BASE + 0x42)
#define REG_VIP_PK_21_H    (REG_VIP_PK_BASE + 0x43)
#define REG_VIP_PK_22_L    (REG_VIP_PK_BASE + 0x44)
#define REG_VIP_PK_22_H    (REG_VIP_PK_BASE + 0x45)
#define REG_VIP_PK_23_L    (REG_VIP_PK_BASE + 0x46)
#define REG_VIP_PK_23_H    (REG_VIP_PK_BASE + 0x47)
#define REG_VIP_PK_24_L    (REG_VIP_PK_BASE + 0x48)
#define REG_VIP_PK_24_H    (REG_VIP_PK_BASE + 0x49)
#define REG_VIP_PK_25_L    (REG_VIP_PK_BASE + 0x4A)
#define REG_VIP_PK_25_H    (REG_VIP_PK_BASE + 0x4B)
#define REG_VIP_PK_26_L    (REG_VIP_PK_BASE + 0x4C)
#define REG_VIP_PK_26_H    (REG_VIP_PK_BASE + 0x4D)
#define REG_VIP_PK_27_L    (REG_VIP_PK_BASE + 0x4E)
#define REG_VIP_PK_27_H    (REG_VIP_PK_BASE + 0x4F)
#define REG_VIP_PK_28_L    (REG_VIP_PK_BASE + 0x50)
#define REG_VIP_PK_28_H    (REG_VIP_PK_BASE + 0x51)
#define REG_VIP_PK_29_L    (REG_VIP_PK_BASE + 0x52)
#define REG_VIP_PK_29_H    (REG_VIP_PK_BASE + 0x53)
#define REG_VIP_PK_2A_L    (REG_VIP_PK_BASE + 0x54)
#define REG_VIP_PK_2A_H    (REG_VIP_PK_BASE + 0x55)
#define REG_VIP_PK_2B_L    (REG_VIP_PK_BASE + 0x56)
#define REG_VIP_PK_2B_H    (REG_VIP_PK_BASE + 0x57)
#define REG_VIP_PK_2C_L    (REG_VIP_PK_BASE + 0x58)
#define REG_VIP_PK_2C_H    (REG_VIP_PK_BASE + 0x59)
#define REG_VIP_PK_2D_L    (REG_VIP_PK_BASE + 0x5A)
#define REG_VIP_PK_2D_H    (REG_VIP_PK_BASE + 0x5B)
#define REG_VIP_PK_2E_L    (REG_VIP_PK_BASE + 0x5C)
#define REG_VIP_PK_2E_H    (REG_VIP_PK_BASE + 0x5D)
#define REG_VIP_PK_2F_L    (REG_VIP_PK_BASE + 0x5E)
#define REG_VIP_PK_2F_H    (REG_VIP_PK_BASE + 0x5F)
#define REG_VIP_PK_30_L    (REG_VIP_PK_BASE + 0x60)
#define REG_VIP_PK_30_H    (REG_VIP_PK_BASE + 0x61)
#define REG_VIP_PK_31_L    (REG_VIP_PK_BASE + 0x62)
#define REG_VIP_PK_31_H    (REG_VIP_PK_BASE + 0x63)
#define REG_VIP_PK_32_L    (REG_VIP_PK_BASE + 0x64)
#define REG_VIP_PK_32_H    (REG_VIP_PK_BASE + 0x65)
#define REG_VIP_PK_33_L    (REG_VIP_PK_BASE + 0x66)
#define REG_VIP_PK_33_H    (REG_VIP_PK_BASE + 0x67)
#define REG_VIP_PK_34_L    (REG_VIP_PK_BASE + 0x68)
#define REG_VIP_PK_34_H    (REG_VIP_PK_BASE + 0x69)
#define REG_VIP_PK_35_L    (REG_VIP_PK_BASE + 0x6A)
#define REG_VIP_PK_35_H    (REG_VIP_PK_BASE + 0x6B)
#define REG_VIP_PK_36_L    (REG_VIP_PK_BASE + 0x6C)
#define REG_VIP_PK_36_H    (REG_VIP_PK_BASE + 0x6D)
#define REG_VIP_PK_37_L    (REG_VIP_PK_BASE + 0x6E)
#define REG_VIP_PK_37_H    (REG_VIP_PK_BASE + 0x6F)
#define REG_VIP_PK_38_L    (REG_VIP_PK_BASE + 0x70)
#define REG_VIP_PK_38_H    (REG_VIP_PK_BASE + 0x71)
#define REG_VIP_PK_39_L    (REG_VIP_PK_BASE + 0x72)
#define REG_VIP_PK_39_H    (REG_VIP_PK_BASE + 0x73)
#define REG_VIP_PK_3A_L    (REG_VIP_PK_BASE + 0x74)
#define REG_VIP_PK_3A_H    (REG_VIP_PK_BASE + 0x75)
#define REG_VIP_PK_3B_L    (REG_VIP_PK_BASE + 0x76)
#define REG_VIP_PK_3B_H    (REG_VIP_PK_BASE + 0x77)
#define REG_VIP_PK_3C_L    (REG_VIP_PK_BASE + 0x78)
#define REG_VIP_PK_3C_H    (REG_VIP_PK_BASE + 0x79)
#define REG_VIP_PK_3D_L    (REG_VIP_PK_BASE + 0x7A)
#define REG_VIP_PK_3D_H    (REG_VIP_PK_BASE + 0x7B)
#define REG_VIP_PK_3E_L    (REG_VIP_PK_BASE + 0x7C)
#define REG_VIP_PK_3E_H    (REG_VIP_PK_BASE + 0x7D)
#define REG_VIP_PK_3F_L    (REG_VIP_PK_BASE + 0x7E)
#define REG_VIP_PK_3F_H    (REG_VIP_PK_BASE + 0x7F)
#define REG_VIP_PK_40_L    (REG_VIP_PK_BASE + 0x80)
#define REG_VIP_PK_40_H    (REG_VIP_PK_BASE + 0x81)
#define REG_VIP_PK_41_L    (REG_VIP_PK_BASE + 0x82)
#define REG_VIP_PK_41_H    (REG_VIP_PK_BASE + 0x83)
#define REG_VIP_PK_42_L    (REG_VIP_PK_BASE + 0x84)
#define REG_VIP_PK_42_H    (REG_VIP_PK_BASE + 0x85)
#define REG_VIP_PK_43_L    (REG_VIP_PK_BASE + 0x86)
#define REG_VIP_PK_43_H    (REG_VIP_PK_BASE + 0x87)
#define REG_VIP_PK_44_L    (REG_VIP_PK_BASE + 0x88)
#define REG_VIP_PK_44_H    (REG_VIP_PK_BASE + 0x89)
#define REG_VIP_PK_45_L    (REG_VIP_PK_BASE + 0x8A)
#define REG_VIP_PK_45_H    (REG_VIP_PK_BASE + 0x8B)
#define REG_VIP_PK_46_L    (REG_VIP_PK_BASE + 0x8C)
#define REG_VIP_PK_46_H    (REG_VIP_PK_BASE + 0x8D)
#define REG_VIP_PK_47_L    (REG_VIP_PK_BASE + 0x8E)
#define REG_VIP_PK_47_H    (REG_VIP_PK_BASE + 0x8F)
#define REG_VIP_PK_48_L    (REG_VIP_PK_BASE + 0x90)
#define REG_VIP_PK_48_H    (REG_VIP_PK_BASE + 0x91)
#define REG_VIP_PK_49_L    (REG_VIP_PK_BASE + 0x92)
#define REG_VIP_PK_49_H    (REG_VIP_PK_BASE + 0x93)
#define REG_VIP_PK_4A_L    (REG_VIP_PK_BASE + 0x94)
#define REG_VIP_PK_4A_H    (REG_VIP_PK_BASE + 0x95)
#define REG_VIP_PK_4B_L    (REG_VIP_PK_BASE + 0x96)
#define REG_VIP_PK_4B_H    (REG_VIP_PK_BASE + 0x97)
#define REG_VIP_PK_4C_L    (REG_VIP_PK_BASE + 0x98)
#define REG_VIP_PK_4C_H    (REG_VIP_PK_BASE + 0x99)
#define REG_VIP_PK_4D_L    (REG_VIP_PK_BASE + 0x9A)
#define REG_VIP_PK_4D_H    (REG_VIP_PK_BASE + 0x9B)
#define REG_VIP_PK_4E_L    (REG_VIP_PK_BASE + 0x9C)
#define REG_VIP_PK_4E_H    (REG_VIP_PK_BASE + 0x9D)
#define REG_VIP_PK_4F_L    (REG_VIP_PK_BASE + 0x9E)
#define REG_VIP_PK_4F_H    (REG_VIP_PK_BASE + 0x9F)
#define REG_VIP_PK_50_L    (REG_VIP_PK_BASE + 0xA0)
#define REG_VIP_PK_50_H    (REG_VIP_PK_BASE + 0xA1)
#define REG_VIP_PK_51_L    (REG_VIP_PK_BASE + 0xA2)
#define REG_VIP_PK_51_H    (REG_VIP_PK_BASE + 0xA3)
#define REG_VIP_PK_52_L    (REG_VIP_PK_BASE + 0xA4)
#define REG_VIP_PK_52_H    (REG_VIP_PK_BASE + 0xA5)
#define REG_VIP_PK_53_L    (REG_VIP_PK_BASE + 0xA6)
#define REG_VIP_PK_53_H    (REG_VIP_PK_BASE + 0xA7)
#define REG_VIP_PK_54_L    (REG_VIP_PK_BASE + 0xA8)
#define REG_VIP_PK_54_H    (REG_VIP_PK_BASE + 0xA9)
#define REG_VIP_PK_55_L    (REG_VIP_PK_BASE + 0xAA)
#define REG_VIP_PK_55_H    (REG_VIP_PK_BASE + 0xAB)
#define REG_VIP_PK_56_L    (REG_VIP_PK_BASE + 0xAC)
#define REG_VIP_PK_56_H    (REG_VIP_PK_BASE + 0xAD)
#define REG_VIP_PK_57_L    (REG_VIP_PK_BASE + 0xAE)
#define REG_VIP_PK_57_H    (REG_VIP_PK_BASE + 0xAF)
#define REG_VIP_PK_58_L    (REG_VIP_PK_BASE + 0xB0)
#define REG_VIP_PK_58_H    (REG_VIP_PK_BASE + 0xB1)
#define REG_VIP_PK_59_L    (REG_VIP_PK_BASE + 0xB2)
#define REG_VIP_PK_59_H    (REG_VIP_PK_BASE + 0xB3)
#define REG_VIP_PK_5A_L    (REG_VIP_PK_BASE + 0xB4)
#define REG_VIP_PK_5A_H    (REG_VIP_PK_BASE + 0xB5)
#define REG_VIP_PK_5B_L    (REG_VIP_PK_BASE + 0xB6)
#define REG_VIP_PK_5B_H    (REG_VIP_PK_BASE + 0xB7)
#define REG_VIP_PK_5C_L    (REG_VIP_PK_BASE + 0xB8)
#define REG_VIP_PK_5C_H    (REG_VIP_PK_BASE + 0xB9)
#define REG_VIP_PK_5D_L    (REG_VIP_PK_BASE + 0xBA)
#define REG_VIP_PK_5D_H    (REG_VIP_PK_BASE + 0xBB)
#define REG_VIP_PK_5E_L    (REG_VIP_PK_BASE + 0xBC)
#define REG_VIP_PK_5E_H    (REG_VIP_PK_BASE + 0xBD)
#define REG_VIP_PK_5F_L    (REG_VIP_PK_BASE + 0xBE)
#define REG_VIP_PK_5F_H    (REG_VIP_PK_BASE + 0xBF)
#define REG_VIP_PK_60_L    (REG_VIP_PK_BASE + 0xC0)
#define REG_VIP_PK_60_H    (REG_VIP_PK_BASE + 0xC1)
#define REG_VIP_PK_61_L    (REG_VIP_PK_BASE + 0xC2)
#define REG_VIP_PK_61_H    (REG_VIP_PK_BASE + 0xC3)
#define REG_VIP_PK_62_L    (REG_VIP_PK_BASE + 0xC4)
#define REG_VIP_PK_62_H    (REG_VIP_PK_BASE + 0xC5)
#define REG_VIP_PK_63_L    (REG_VIP_PK_BASE + 0xC6)
#define REG_VIP_PK_63_H    (REG_VIP_PK_BASE + 0xC7)
#define REG_VIP_PK_64_L    (REG_VIP_PK_BASE + 0xC8)
#define REG_VIP_PK_64_H    (REG_VIP_PK_BASE + 0xC9)
#define REG_VIP_PK_65_L    (REG_VIP_PK_BASE + 0xCA)
#define REG_VIP_PK_65_H    (REG_VIP_PK_BASE + 0xCB)
#define REG_VIP_PK_66_L    (REG_VIP_PK_BASE + 0xCC)
#define REG_VIP_PK_66_H    (REG_VIP_PK_BASE + 0xCD)
#define REG_VIP_PK_67_L    (REG_VIP_PK_BASE + 0xCE)
#define REG_VIP_PK_67_H    (REG_VIP_PK_BASE + 0xCF)
#define REG_VIP_PK_68_L    (REG_VIP_PK_BASE + 0xD0)
#define REG_VIP_PK_68_H    (REG_VIP_PK_BASE + 0xD1)
#define REG_VIP_PK_69_L    (REG_VIP_PK_BASE + 0xD2)
#define REG_VIP_PK_69_H    (REG_VIP_PK_BASE + 0xD3)
#define REG_VIP_PK_6A_L    (REG_VIP_PK_BASE + 0xD4)
#define REG_VIP_PK_6A_H    (REG_VIP_PK_BASE + 0xD5)
#define REG_VIP_PK_6B_L    (REG_VIP_PK_BASE + 0xD6)
#define REG_VIP_PK_6B_H    (REG_VIP_PK_BASE + 0xD7)
#define REG_VIP_PK_6C_L    (REG_VIP_PK_BASE + 0xD8)
#define REG_VIP_PK_6C_H    (REG_VIP_PK_BASE + 0xD9)
#define REG_VIP_PK_6D_L    (REG_VIP_PK_BASE + 0xDA)
#define REG_VIP_PK_6D_H    (REG_VIP_PK_BASE + 0xDB)
#define REG_VIP_PK_6E_L    (REG_VIP_PK_BASE + 0xDC)
#define REG_VIP_PK_6E_H    (REG_VIP_PK_BASE + 0xDD)
#define REG_VIP_PK_6F_L    (REG_VIP_PK_BASE + 0xDE)
#define REG_VIP_PK_6F_H    (REG_VIP_PK_BASE + 0xDF)
#define REG_VIP_PK_70_L    (REG_VIP_PK_BASE + 0xE0)
#define REG_VIP_PK_70_H    (REG_VIP_PK_BASE + 0xE1)
#define REG_VIP_PK_71_L    (REG_VIP_PK_BASE + 0xE2)
#define REG_VIP_PK_71_H    (REG_VIP_PK_BASE + 0xE3)
#define REG_VIP_PK_72_L    (REG_VIP_PK_BASE + 0xE4)
#define REG_VIP_PK_72_H    (REG_VIP_PK_BASE + 0xE5)
#define REG_VIP_PK_73_L    (REG_VIP_PK_BASE + 0xE6)
#define REG_VIP_PK_73_H    (REG_VIP_PK_BASE + 0xE7)
#define REG_VIP_PK_74_L    (REG_VIP_PK_BASE + 0xE8)
#define REG_VIP_PK_74_H    (REG_VIP_PK_BASE + 0xE9)
#define REG_VIP_PK_75_L    (REG_VIP_PK_BASE + 0xEA)
#define REG_VIP_PK_75_H    (REG_VIP_PK_BASE + 0xEB)
#define REG_VIP_PK_76_L    (REG_VIP_PK_BASE + 0xEC)
#define REG_VIP_PK_76_H    (REG_VIP_PK_BASE + 0xED)
#define REG_VIP_PK_77_L    (REG_VIP_PK_BASE + 0xEE)
#define REG_VIP_PK_77_H    (REG_VIP_PK_BASE + 0xEF)
#define REG_VIP_PK_78_L    (REG_VIP_PK_BASE + 0xF0)
#define REG_VIP_PK_78_H    (REG_VIP_PK_BASE + 0xF1)
#define REG_VIP_PK_79_L    (REG_VIP_PK_BASE + 0xF2)
#define REG_VIP_PK_79_H    (REG_VIP_PK_BASE + 0xF3)
#define REG_VIP_PK_7A_L    (REG_VIP_PK_BASE + 0xF4)
#define REG_VIP_PK_7A_H    (REG_VIP_PK_BASE + 0xF5)
#define REG_VIP_PK_7B_L    (REG_VIP_PK_BASE + 0xF6)
#define REG_VIP_PK_7B_H    (REG_VIP_PK_BASE + 0xF7)
#define REG_VIP_PK_7C_L    (REG_VIP_PK_BASE + 0xF8)
#define REG_VIP_PK_7C_H    (REG_VIP_PK_BASE + 0xF9)
#define REG_VIP_PK_7D_L    (REG_VIP_PK_BASE + 0xFA)
#define REG_VIP_PK_7D_H    (REG_VIP_PK_BASE + 0xFB)
#define REG_VIP_PK_7E_L    (REG_VIP_PK_BASE + 0xFC)
#define REG_VIP_PK_7E_H    (REG_VIP_PK_BASE + 0xFD)
#define REG_VIP_PK_7F_L    (REG_VIP_PK_BASE + 0xFE)
#define REG_VIP_PK_7F_H    (REG_VIP_PK_BASE + 0xFF)

#define REG_VIP_DLC_00_L    (REG_VIP_DLC_BASE + 0x00)
#define REG_VIP_DLC_00_H    (REG_VIP_DLC_BASE + 0x01)
#define REG_VIP_DLC_01_L    (REG_VIP_DLC_BASE + 0x02)
#define REG_VIP_DLC_01_H    (REG_VIP_DLC_BASE + 0x03)
#define REG_VIP_DLC_02_L    (REG_VIP_DLC_BASE + 0x04)
#define REG_VIP_DLC_02_H    (REG_VIP_DLC_BASE + 0x05)
#define REG_VIP_DLC_03_L    (REG_VIP_DLC_BASE + 0x06)
#define REG_VIP_DLC_03_H    (REG_VIP_DLC_BASE + 0x07)
#define REG_VIP_DLC_04_L    (REG_VIP_DLC_BASE + 0x08)
#define REG_VIP_DLC_04_H    (REG_VIP_DLC_BASE + 0x09)
#define REG_VIP_DLC_05_L    (REG_VIP_DLC_BASE + 0x0A)
#define REG_VIP_DLC_05_H    (REG_VIP_DLC_BASE + 0x0B)
#define REG_VIP_DLC_06_L    (REG_VIP_DLC_BASE + 0x0C)
#define REG_VIP_DLC_06_H    (REG_VIP_DLC_BASE + 0x0D)
#define REG_VIP_DLC_07_L    (REG_VIP_DLC_BASE + 0x0E)
#define REG_VIP_DLC_07_H    (REG_VIP_DLC_BASE + 0x0F)
#define REG_VIP_DLC_08_L    (REG_VIP_DLC_BASE + 0x10)
#define REG_VIP_DLC_08_H    (REG_VIP_DLC_BASE + 0x11)
#define REG_VIP_DLC_09_L    (REG_VIP_DLC_BASE + 0x12)
#define REG_VIP_DLC_09_H    (REG_VIP_DLC_BASE + 0x13)
#define REG_VIP_DLC_0A_L    (REG_VIP_DLC_BASE + 0x14)
#define REG_VIP_DLC_0A_H    (REG_VIP_DLC_BASE + 0x15)
#define REG_VIP_DLC_0B_L    (REG_VIP_DLC_BASE + 0x16)
#define REG_VIP_DLC_0B_H    (REG_VIP_DLC_BASE + 0x17)
#define REG_VIP_DLC_0C_L    (REG_VIP_DLC_BASE + 0x18)
#define REG_VIP_DLC_0C_H    (REG_VIP_DLC_BASE + 0x19)
#define REG_VIP_DLC_0D_L    (REG_VIP_DLC_BASE + 0x1A)
#define REG_VIP_DLC_0D_H    (REG_VIP_DLC_BASE + 0x1B)
#define REG_VIP_DLC_0E_L    (REG_VIP_DLC_BASE + 0x1C)
#define REG_VIP_DLC_0E_H    (REG_VIP_DLC_BASE + 0x1D)
#define REG_VIP_DLC_0F_L    (REG_VIP_DLC_BASE + 0x1E)
#define REG_VIP_DLC_0F_H    (REG_VIP_DLC_BASE + 0x1F)
#define REG_VIP_DLC_10_L    (REG_VIP_DLC_BASE + 0x20)
#define REG_VIP_DLC_10_H    (REG_VIP_DLC_BASE + 0x21)
#define REG_VIP_DLC_11_L    (REG_VIP_DLC_BASE + 0x22)
#define REG_VIP_DLC_11_H    (REG_VIP_DLC_BASE + 0x23)
#define REG_VIP_DLC_12_L    (REG_VIP_DLC_BASE + 0x24)
#define REG_VIP_DLC_12_H    (REG_VIP_DLC_BASE + 0x25)
#define REG_VIP_DLC_13_L    (REG_VIP_DLC_BASE + 0x26)
#define REG_VIP_DLC_13_H    (REG_VIP_DLC_BASE + 0x27)
#define REG_VIP_DLC_14_L    (REG_VIP_DLC_BASE + 0x28)
#define REG_VIP_DLC_14_H    (REG_VIP_DLC_BASE + 0x29)
#define REG_VIP_DLC_15_L    (REG_VIP_DLC_BASE + 0x2A)
#define REG_VIP_DLC_15_H    (REG_VIP_DLC_BASE + 0x2B)
#define REG_VIP_DLC_16_L    (REG_VIP_DLC_BASE + 0x2C)
#define REG_VIP_DLC_16_H    (REG_VIP_DLC_BASE + 0x2D)
#define REG_VIP_DLC_17_L    (REG_VIP_DLC_BASE + 0x2E)
#define REG_VIP_DLC_17_H    (REG_VIP_DLC_BASE + 0x2F)
#define REG_VIP_DLC_18_L    (REG_VIP_DLC_BASE + 0x30)
#define REG_VIP_DLC_18_H    (REG_VIP_DLC_BASE + 0x31)
#define REG_VIP_DLC_19_L    (REG_VIP_DLC_BASE + 0x32)
#define REG_VIP_DLC_19_H    (REG_VIP_DLC_BASE + 0x33)
#define REG_VIP_DLC_1A_L    (REG_VIP_DLC_BASE + 0x34)
#define REG_VIP_DLC_1A_H    (REG_VIP_DLC_BASE + 0x35)
#define REG_VIP_DLC_1B_L    (REG_VIP_DLC_BASE + 0x36)
#define REG_VIP_DLC_1B_H    (REG_VIP_DLC_BASE + 0x37)
#define REG_VIP_DLC_1C_L    (REG_VIP_DLC_BASE + 0x38)
#define REG_VIP_DLC_1C_H    (REG_VIP_DLC_BASE + 0x39)
#define REG_VIP_DLC_1D_L    (REG_VIP_DLC_BASE + 0x3A)
#define REG_VIP_DLC_1D_H    (REG_VIP_DLC_BASE + 0x3B)
#define REG_VIP_DLC_1E_L    (REG_VIP_DLC_BASE + 0x3C)
#define REG_VIP_DLC_1E_H    (REG_VIP_DLC_BASE + 0x3D)
#define REG_VIP_DLC_1F_L    (REG_VIP_DLC_BASE + 0x3E)
#define REG_VIP_DLC_1F_H    (REG_VIP_DLC_BASE + 0x3F)
#define REG_VIP_DLC_20_L    (REG_VIP_DLC_BASE + 0x40)
#define REG_VIP_DLC_20_H    (REG_VIP_DLC_BASE + 0x41)
#define REG_VIP_DLC_21_L    (REG_VIP_DLC_BASE + 0x42)
#define REG_VIP_DLC_21_H    (REG_VIP_DLC_BASE + 0x43)
#define REG_VIP_DLC_22_L    (REG_VIP_DLC_BASE + 0x44)
#define REG_VIP_DLC_22_H    (REG_VIP_DLC_BASE + 0x45)
#define REG_VIP_DLC_23_L    (REG_VIP_DLC_BASE + 0x46)
#define REG_VIP_DLC_23_H    (REG_VIP_DLC_BASE + 0x47)
#define REG_VIP_DLC_24_L    (REG_VIP_DLC_BASE + 0x48)
#define REG_VIP_DLC_24_H    (REG_VIP_DLC_BASE + 0x49)
#define REG_VIP_DLC_25_L    (REG_VIP_DLC_BASE + 0x4A)
#define REG_VIP_DLC_25_H    (REG_VIP_DLC_BASE + 0x4B)
#define REG_VIP_DLC_26_L    (REG_VIP_DLC_BASE + 0x4C)
#define REG_VIP_DLC_26_H    (REG_VIP_DLC_BASE + 0x4D)
#define REG_VIP_DLC_27_L    (REG_VIP_DLC_BASE + 0x4E)
#define REG_VIP_DLC_27_H    (REG_VIP_DLC_BASE + 0x4F)
#define REG_VIP_DLC_28_L    (REG_VIP_DLC_BASE + 0x50)
#define REG_VIP_DLC_28_H    (REG_VIP_DLC_BASE + 0x51)
#define REG_VIP_DLC_29_L    (REG_VIP_DLC_BASE + 0x52)
#define REG_VIP_DLC_29_H    (REG_VIP_DLC_BASE + 0x53)
#define REG_VIP_DLC_2A_L    (REG_VIP_DLC_BASE + 0x54)
#define REG_VIP_DLC_2A_H    (REG_VIP_DLC_BASE + 0x55)
#define REG_VIP_DLC_2B_L    (REG_VIP_DLC_BASE + 0x56)
#define REG_VIP_DLC_2B_H    (REG_VIP_DLC_BASE + 0x57)
#define REG_VIP_DLC_2C_L    (REG_VIP_DLC_BASE + 0x58)
#define REG_VIP_DLC_2C_H    (REG_VIP_DLC_BASE + 0x59)
#define REG_VIP_DLC_2D_L    (REG_VIP_DLC_BASE + 0x5A)
#define REG_VIP_DLC_2D_H    (REG_VIP_DLC_BASE + 0x5B)
#define REG_VIP_DLC_2E_L    (REG_VIP_DLC_BASE + 0x5C)
#define REG_VIP_DLC_2E_H    (REG_VIP_DLC_BASE + 0x5D)
#define REG_VIP_DLC_2F_L    (REG_VIP_DLC_BASE + 0x5E)
#define REG_VIP_DLC_2F_H    (REG_VIP_DLC_BASE + 0x5F)
#define REG_VIP_DLC_30_L    (REG_VIP_DLC_BASE + 0x60)
#define REG_VIP_DLC_30_H    (REG_VIP_DLC_BASE + 0x61)
#define REG_VIP_DLC_31_L    (REG_VIP_DLC_BASE + 0x62)
#define REG_VIP_DLC_31_H    (REG_VIP_DLC_BASE + 0x63)
#define REG_VIP_DLC_32_L    (REG_VIP_DLC_BASE + 0x64)
#define REG_VIP_DLC_32_H    (REG_VIP_DLC_BASE + 0x65)
#define REG_VIP_DLC_33_L    (REG_VIP_DLC_BASE + 0x66)
#define REG_VIP_DLC_33_H    (REG_VIP_DLC_BASE + 0x67)
#define REG_VIP_DLC_34_L    (REG_VIP_DLC_BASE + 0x68)
#define REG_VIP_DLC_34_H    (REG_VIP_DLC_BASE + 0x69)
#define REG_VIP_DLC_35_L    (REG_VIP_DLC_BASE + 0x6A)
#define REG_VIP_DLC_35_H    (REG_VIP_DLC_BASE + 0x6B)
#define REG_VIP_DLC_36_L    (REG_VIP_DLC_BASE + 0x6C)
#define REG_VIP_DLC_36_H    (REG_VIP_DLC_BASE + 0x6D)
#define REG_VIP_DLC_37_L    (REG_VIP_DLC_BASE + 0x6E)
#define REG_VIP_DLC_37_H    (REG_VIP_DLC_BASE + 0x6F)
#define REG_VIP_DLC_38_L    (REG_VIP_DLC_BASE + 0x70)
#define REG_VIP_DLC_38_H    (REG_VIP_DLC_BASE + 0x71)
#define REG_VIP_DLC_39_L    (REG_VIP_DLC_BASE + 0x72)
#define REG_VIP_DLC_39_H    (REG_VIP_DLC_BASE + 0x73)
#define REG_VIP_DLC_3A_L    (REG_VIP_DLC_BASE + 0x74)
#define REG_VIP_DLC_3A_H    (REG_VIP_DLC_BASE + 0x75)
#define REG_VIP_DLC_3B_L    (REG_VIP_DLC_BASE + 0x76)
#define REG_VIP_DLC_3B_H    (REG_VIP_DLC_BASE + 0x77)
#define REG_VIP_DLC_3C_L    (REG_VIP_DLC_BASE + 0x78)
#define REG_VIP_DLC_3C_H    (REG_VIP_DLC_BASE + 0x79)
#define REG_VIP_DLC_3D_L    (REG_VIP_DLC_BASE + 0x7A)
#define REG_VIP_DLC_3D_H    (REG_VIP_DLC_BASE + 0x7B)
#define REG_VIP_DLC_3E_L    (REG_VIP_DLC_BASE + 0x7C)
#define REG_VIP_DLC_3E_H    (REG_VIP_DLC_BASE + 0x7D)
#define REG_VIP_DLC_3F_L    (REG_VIP_DLC_BASE + 0x7E)
#define REG_VIP_DLC_3F_H    (REG_VIP_DLC_BASE + 0x7F)
#define REG_VIP_DLC_40_L    (REG_VIP_DLC_BASE + 0x80)
#define REG_VIP_DLC_40_H    (REG_VIP_DLC_BASE + 0x81)
#define REG_VIP_DLC_41_L    (REG_VIP_DLC_BASE + 0x82)
#define REG_VIP_DLC_41_H    (REG_VIP_DLC_BASE + 0x83)
#define REG_VIP_DLC_42_L    (REG_VIP_DLC_BASE + 0x84)
#define REG_VIP_DLC_42_H    (REG_VIP_DLC_BASE + 0x85)
#define REG_VIP_DLC_43_L    (REG_VIP_DLC_BASE + 0x86)
#define REG_VIP_DLC_43_H    (REG_VIP_DLC_BASE + 0x87)
#define REG_VIP_DLC_44_L    (REG_VIP_DLC_BASE + 0x88)
#define REG_VIP_DLC_44_H    (REG_VIP_DLC_BASE + 0x89)
#define REG_VIP_DLC_45_L    (REG_VIP_DLC_BASE + 0x8A)
#define REG_VIP_DLC_45_H    (REG_VIP_DLC_BASE + 0x8B)
#define REG_VIP_DLC_46_L    (REG_VIP_DLC_BASE + 0x8C)
#define REG_VIP_DLC_46_H    (REG_VIP_DLC_BASE + 0x8D)
#define REG_VIP_DLC_47_L    (REG_VIP_DLC_BASE + 0x8E)
#define REG_VIP_DLC_47_H    (REG_VIP_DLC_BASE + 0x8F)
#define REG_VIP_DLC_48_L    (REG_VIP_DLC_BASE + 0x90)
#define REG_VIP_DLC_48_H    (REG_VIP_DLC_BASE + 0x91)
#define REG_VIP_DLC_49_L    (REG_VIP_DLC_BASE + 0x92)
#define REG_VIP_DLC_49_H    (REG_VIP_DLC_BASE + 0x93)
#define REG_VIP_DLC_4A_L    (REG_VIP_DLC_BASE + 0x94)
#define REG_VIP_DLC_4A_H    (REG_VIP_DLC_BASE + 0x95)
#define REG_VIP_DLC_4B_L    (REG_VIP_DLC_BASE + 0x96)
#define REG_VIP_DLC_4B_H    (REG_VIP_DLC_BASE + 0x97)
#define REG_VIP_DLC_4C_L    (REG_VIP_DLC_BASE + 0x98)
#define REG_VIP_DLC_4C_H    (REG_VIP_DLC_BASE + 0x99)
#define REG_VIP_DLC_4D_L    (REG_VIP_DLC_BASE + 0x9A)
#define REG_VIP_DLC_4D_H    (REG_VIP_DLC_BASE + 0x9B)
#define REG_VIP_DLC_4E_L    (REG_VIP_DLC_BASE + 0x9C)
#define REG_VIP_DLC_4E_H    (REG_VIP_DLC_BASE + 0x9D)
#define REG_VIP_DLC_4F_L    (REG_VIP_DLC_BASE + 0x9E)
#define REG_VIP_DLC_4F_H    (REG_VIP_DLC_BASE + 0x9F)
#define REG_VIP_DLC_50_L    (REG_VIP_DLC_BASE + 0xA0)
#define REG_VIP_DLC_50_H    (REG_VIP_DLC_BASE + 0xA1)
#define REG_VIP_DLC_51_L    (REG_VIP_DLC_BASE + 0xA2)
#define REG_VIP_DLC_51_H    (REG_VIP_DLC_BASE + 0xA3)
#define REG_VIP_DLC_52_L    (REG_VIP_DLC_BASE + 0xA4)
#define REG_VIP_DLC_52_H    (REG_VIP_DLC_BASE + 0xA5)
#define REG_VIP_DLC_53_L    (REG_VIP_DLC_BASE + 0xA6)
#define REG_VIP_DLC_53_H    (REG_VIP_DLC_BASE + 0xA7)
#define REG_VIP_DLC_54_L    (REG_VIP_DLC_BASE + 0xA8)
#define REG_VIP_DLC_54_H    (REG_VIP_DLC_BASE + 0xA9)
#define REG_VIP_DLC_55_L    (REG_VIP_DLC_BASE + 0xAA)
#define REG_VIP_DLC_55_H    (REG_VIP_DLC_BASE + 0xAB)
#define REG_VIP_DLC_56_L    (REG_VIP_DLC_BASE + 0xAC)
#define REG_VIP_DLC_56_H    (REG_VIP_DLC_BASE + 0xAD)
#define REG_VIP_DLC_57_L    (REG_VIP_DLC_BASE + 0xAE)
#define REG_VIP_DLC_57_H    (REG_VIP_DLC_BASE + 0xAF)
#define REG_VIP_DLC_58_L    (REG_VIP_DLC_BASE + 0xB0)
#define REG_VIP_DLC_58_H    (REG_VIP_DLC_BASE + 0xB1)
#define REG_VIP_DLC_59_L    (REG_VIP_DLC_BASE + 0xB2)
#define REG_VIP_DLC_59_H    (REG_VIP_DLC_BASE + 0xB3)
#define REG_VIP_DLC_5A_L    (REG_VIP_DLC_BASE + 0xB4)
#define REG_VIP_DLC_5A_H    (REG_VIP_DLC_BASE + 0xB5)
#define REG_VIP_DLC_5B_L    (REG_VIP_DLC_BASE + 0xB6)
#define REG_VIP_DLC_5B_H    (REG_VIP_DLC_BASE + 0xB7)
#define REG_VIP_DLC_5C_L    (REG_VIP_DLC_BASE + 0xB8)
#define REG_VIP_DLC_5C_H    (REG_VIP_DLC_BASE + 0xB9)
#define REG_VIP_DLC_5D_L    (REG_VIP_DLC_BASE + 0xBA)
#define REG_VIP_DLC_5D_H    (REG_VIP_DLC_BASE + 0xBB)
#define REG_VIP_DLC_5E_L    (REG_VIP_DLC_BASE + 0xBC)
#define REG_VIP_DLC_5E_H    (REG_VIP_DLC_BASE + 0xBD)
#define REG_VIP_DLC_5F_L    (REG_VIP_DLC_BASE + 0xBE)
#define REG_VIP_DLC_5F_H    (REG_VIP_DLC_BASE + 0xBF)
#define REG_VIP_DLC_60_L    (REG_VIP_DLC_BASE + 0xC0)
#define REG_VIP_DLC_60_H    (REG_VIP_DLC_BASE + 0xC1)
#define REG_VIP_DLC_61_L    (REG_VIP_DLC_BASE + 0xC2)
#define REG_VIP_DLC_61_H    (REG_VIP_DLC_BASE + 0xC3)
#define REG_VIP_DLC_62_L    (REG_VIP_DLC_BASE + 0xC4)
#define REG_VIP_DLC_62_H    (REG_VIP_DLC_BASE + 0xC5)
#define REG_VIP_DLC_63_L    (REG_VIP_DLC_BASE + 0xC6)
#define REG_VIP_DLC_63_H    (REG_VIP_DLC_BASE + 0xC7)
#define REG_VIP_DLC_64_L    (REG_VIP_DLC_BASE + 0xC8)
#define REG_VIP_DLC_64_H    (REG_VIP_DLC_BASE + 0xC9)
#define REG_VIP_DLC_65_L    (REG_VIP_DLC_BASE + 0xCA)
#define REG_VIP_DLC_65_H    (REG_VIP_DLC_BASE + 0xCB)
#define REG_VIP_DLC_66_L    (REG_VIP_DLC_BASE + 0xCC)
#define REG_VIP_DLC_66_H    (REG_VIP_DLC_BASE + 0xCD)
#define REG_VIP_DLC_67_L    (REG_VIP_DLC_BASE + 0xCE)
#define REG_VIP_DLC_67_H    (REG_VIP_DLC_BASE + 0xCF)
#define REG_VIP_DLC_68_L    (REG_VIP_DLC_BASE + 0xD0)
#define REG_VIP_DLC_68_H    (REG_VIP_DLC_BASE + 0xD1)
#define REG_VIP_DLC_69_L    (REG_VIP_DLC_BASE + 0xD2)
#define REG_VIP_DLC_69_H    (REG_VIP_DLC_BASE + 0xD3)
#define REG_VIP_DLC_6A_L    (REG_VIP_DLC_BASE + 0xD4)
#define REG_VIP_DLC_6A_H    (REG_VIP_DLC_BASE + 0xD5)
#define REG_VIP_DLC_6B_L    (REG_VIP_DLC_BASE + 0xD6)
#define REG_VIP_DLC_6B_H    (REG_VIP_DLC_BASE + 0xD7)
#define REG_VIP_DLC_6C_L    (REG_VIP_DLC_BASE + 0xD8)
#define REG_VIP_DLC_6C_H    (REG_VIP_DLC_BASE + 0xD9)
#define REG_VIP_DLC_6D_L    (REG_VIP_DLC_BASE + 0xDA)
#define REG_VIP_DLC_6D_H    (REG_VIP_DLC_BASE + 0xDB)
#define REG_VIP_DLC_6E_L    (REG_VIP_DLC_BASE + 0xDC)
#define REG_VIP_DLC_6E_H    (REG_VIP_DLC_BASE + 0xDD)
#define REG_VIP_DLC_6F_L    (REG_VIP_DLC_BASE + 0xDE)
#define REG_VIP_DLC_6F_H    (REG_VIP_DLC_BASE + 0xDF)
#define REG_VIP_DLC_70_L    (REG_VIP_DLC_BASE + 0xE0)
#define REG_VIP_DLC_70_H    (REG_VIP_DLC_BASE + 0xE1)
#define REG_VIP_DLC_71_L    (REG_VIP_DLC_BASE + 0xE2)
#define REG_VIP_DLC_71_H    (REG_VIP_DLC_BASE + 0xE3)
#define REG_VIP_DLC_72_L    (REG_VIP_DLC_BASE + 0xE4)
#define REG_VIP_DLC_72_H    (REG_VIP_DLC_BASE + 0xE5)
#define REG_VIP_DLC_73_L    (REG_VIP_DLC_BASE + 0xE6)
#define REG_VIP_DLC_73_H    (REG_VIP_DLC_BASE + 0xE7)
#define REG_VIP_DLC_74_L    (REG_VIP_DLC_BASE + 0xE8)
#define REG_VIP_DLC_74_H    (REG_VIP_DLC_BASE + 0xE9)
#define REG_VIP_DLC_75_L    (REG_VIP_DLC_BASE + 0xEA)
#define REG_VIP_DLC_75_H    (REG_VIP_DLC_BASE + 0xEB)
#define REG_VIP_DLC_76_L    (REG_VIP_DLC_BASE + 0xEC)
#define REG_VIP_DLC_76_H    (REG_VIP_DLC_BASE + 0xED)
#define REG_VIP_DLC_77_L    (REG_VIP_DLC_BASE + 0xEE)
#define REG_VIP_DLC_77_H    (REG_VIP_DLC_BASE + 0xEF)
#define REG_VIP_DLC_78_L    (REG_VIP_DLC_BASE + 0xF0)
#define REG_VIP_DLC_78_H    (REG_VIP_DLC_BASE + 0xF1)
#define REG_VIP_DLC_79_L    (REG_VIP_DLC_BASE + 0xF2)
#define REG_VIP_DLC_79_H    (REG_VIP_DLC_BASE + 0xF3)
#define REG_VIP_DLC_7A_L    (REG_VIP_DLC_BASE + 0xF4)
#define REG_VIP_DLC_7A_H    (REG_VIP_DLC_BASE + 0xF5)
#define REG_VIP_DLC_7B_L    (REG_VIP_DLC_BASE + 0xF6)
#define REG_VIP_DLC_7B_H    (REG_VIP_DLC_BASE + 0xF7)
#define REG_VIP_DLC_7C_L    (REG_VIP_DLC_BASE + 0xF8)
#define REG_VIP_DLC_7C_H    (REG_VIP_DLC_BASE + 0xF9)
#define REG_VIP_DLC_7D_L    (REG_VIP_DLC_BASE + 0xFA)
#define REG_VIP_DLC_7D_H    (REG_VIP_DLC_BASE + 0xFB)
#define REG_VIP_DLC_7E_L    (REG_VIP_DLC_BASE + 0xFC)
#define REG_VIP_DLC_7E_H    (REG_VIP_DLC_BASE + 0xFD)
#define REG_VIP_DLC_7F_L    (REG_VIP_DLC_BASE + 0xFE)
#define REG_VIP_DLC_7F_H    (REG_VIP_DLC_BASE + 0xFF)

#define REG_VIP_MWE_00_L    (REG_VIP_MWE_BASE + 0x00)
#define REG_VIP_MWE_00_H    (REG_VIP_MWE_BASE + 0x01)
#define REG_VIP_MWE_01_L    (REG_VIP_MWE_BASE + 0x02)
#define REG_VIP_MWE_01_H    (REG_VIP_MWE_BASE + 0x03)
#define REG_VIP_MWE_02_L    (REG_VIP_MWE_BASE + 0x04)
#define REG_VIP_MWE_02_H    (REG_VIP_MWE_BASE + 0x05)
#define REG_VIP_MWE_03_L    (REG_VIP_MWE_BASE + 0x06)
#define REG_VIP_MWE_03_H    (REG_VIP_MWE_BASE + 0x07)
#define REG_VIP_MWE_04_L    (REG_VIP_MWE_BASE + 0x08)
#define REG_VIP_MWE_04_H    (REG_VIP_MWE_BASE + 0x09)
#define REG_VIP_MWE_05_L    (REG_VIP_MWE_BASE + 0x0A)
#define REG_VIP_MWE_05_H    (REG_VIP_MWE_BASE + 0x0B)
#define REG_VIP_MWE_06_L    (REG_VIP_MWE_BASE + 0x0C)
#define REG_VIP_MWE_06_H    (REG_VIP_MWE_BASE + 0x0D)
#define REG_VIP_MWE_07_L    (REG_VIP_MWE_BASE + 0x0E)
#define REG_VIP_MWE_07_H    (REG_VIP_MWE_BASE + 0x0F)
#define REG_VIP_MWE_08_L    (REG_VIP_MWE_BASE + 0x10)
#define REG_VIP_MWE_08_H    (REG_VIP_MWE_BASE + 0x11)
#define REG_VIP_MWE_09_L    (REG_VIP_MWE_BASE + 0x12)
#define REG_VIP_MWE_09_H    (REG_VIP_MWE_BASE + 0x13)
#define REG_VIP_MWE_0A_L    (REG_VIP_MWE_BASE + 0x14)
#define REG_VIP_MWE_0A_H    (REG_VIP_MWE_BASE + 0x15)
#define REG_VIP_MWE_0B_L    (REG_VIP_MWE_BASE + 0x16)
#define REG_VIP_MWE_0B_H    (REG_VIP_MWE_BASE + 0x17)
#define REG_VIP_MWE_0C_L    (REG_VIP_MWE_BASE + 0x18)
#define REG_VIP_MWE_0C_H    (REG_VIP_MWE_BASE + 0x19)
#define REG_VIP_MWE_0D_L    (REG_VIP_MWE_BASE + 0x1A)
#define REG_VIP_MWE_0D_H    (REG_VIP_MWE_BASE + 0x1B)
#define REG_VIP_MWE_0E_L    (REG_VIP_MWE_BASE + 0x1C)
#define REG_VIP_MWE_0E_H    (REG_VIP_MWE_BASE + 0x1D)
#define REG_VIP_MWE_0F_L    (REG_VIP_MWE_BASE + 0x1E)
#define REG_VIP_MWE_0F_H    (REG_VIP_MWE_BASE + 0x1F)
#define REG_VIP_MWE_10_L    (REG_VIP_MWE_BASE + 0x20)
#define REG_VIP_MWE_10_H    (REG_VIP_MWE_BASE + 0x21)
#define REG_VIP_MWE_11_L    (REG_VIP_MWE_BASE + 0x22)
#define REG_VIP_MWE_11_H    (REG_VIP_MWE_BASE + 0x23)
#define REG_VIP_MWE_12_L    (REG_VIP_MWE_BASE + 0x24)
#define REG_VIP_MWE_12_H    (REG_VIP_MWE_BASE + 0x25)
#define REG_VIP_MWE_13_L    (REG_VIP_MWE_BASE + 0x26)
#define REG_VIP_MWE_13_H    (REG_VIP_MWE_BASE + 0x27)
#define REG_VIP_MWE_14_L    (REG_VIP_MWE_BASE + 0x28)
#define REG_VIP_MWE_14_H    (REG_VIP_MWE_BASE + 0x29)
#define REG_VIP_MWE_15_L    (REG_VIP_MWE_BASE + 0x2A)
#define REG_VIP_MWE_15_H    (REG_VIP_MWE_BASE + 0x2B)
#define REG_VIP_MWE_16_L    (REG_VIP_MWE_BASE + 0x2C)
#define REG_VIP_MWE_16_H    (REG_VIP_MWE_BASE + 0x2D)
#define REG_VIP_MWE_17_L    (REG_VIP_MWE_BASE + 0x2E)
#define REG_VIP_MWE_17_H    (REG_VIP_MWE_BASE + 0x2F)
#define REG_VIP_MWE_18_L    (REG_VIP_MWE_BASE + 0x30)
#define REG_VIP_MWE_18_H    (REG_VIP_MWE_BASE + 0x31)
#define REG_VIP_MWE_19_L    (REG_VIP_MWE_BASE + 0x32)
#define REG_VIP_MWE_19_H    (REG_VIP_MWE_BASE + 0x33)
#define REG_VIP_MWE_1A_L    (REG_VIP_MWE_BASE + 0x34)
#define REG_VIP_MWE_1A_H    (REG_VIP_MWE_BASE + 0x35)
#define REG_VIP_MWE_1B_L    (REG_VIP_MWE_BASE + 0x36)
#define REG_VIP_MWE_1B_H    (REG_VIP_MWE_BASE + 0x37)
#define REG_VIP_MWE_1C_L    (REG_VIP_MWE_BASE + 0x38)
#define REG_VIP_MWE_1C_H    (REG_VIP_MWE_BASE + 0x39)
#define REG_VIP_MWE_1D_L    (REG_VIP_MWE_BASE + 0x3A)
#define REG_VIP_MWE_1D_H    (REG_VIP_MWE_BASE + 0x3B)
#define REG_VIP_MWE_1E_L    (REG_VIP_MWE_BASE + 0x3C)
#define REG_VIP_MWE_1E_H    (REG_VIP_MWE_BASE + 0x3D)
#define REG_VIP_MWE_1F_L    (REG_VIP_MWE_BASE + 0x3E)
#define REG_VIP_MWE_1F_H    (REG_VIP_MWE_BASE + 0x3F)
#define REG_VIP_MWE_20_L    (REG_VIP_MWE_BASE + 0x40)
#define REG_VIP_MWE_20_H    (REG_VIP_MWE_BASE + 0x41)
#define REG_VIP_MWE_21_L    (REG_VIP_MWE_BASE + 0x42)
#define REG_VIP_MWE_21_H    (REG_VIP_MWE_BASE + 0x43)
#define REG_VIP_MWE_22_L    (REG_VIP_MWE_BASE + 0x44)
#define REG_VIP_MWE_22_H    (REG_VIP_MWE_BASE + 0x45)
#define REG_VIP_MWE_23_L    (REG_VIP_MWE_BASE + 0x46)
#define REG_VIP_MWE_23_H    (REG_VIP_MWE_BASE + 0x47)
#define REG_VIP_MWE_24_L    (REG_VIP_MWE_BASE + 0x48)
#define REG_VIP_MWE_24_H    (REG_VIP_MWE_BASE + 0x49)
#define REG_VIP_MWE_25_L    (REG_VIP_MWE_BASE + 0x4A)
#define REG_VIP_MWE_25_H    (REG_VIP_MWE_BASE + 0x4B)
#define REG_VIP_MWE_26_L    (REG_VIP_MWE_BASE + 0x4C)
#define REG_VIP_MWE_26_H    (REG_VIP_MWE_BASE + 0x4D)
#define REG_VIP_MWE_27_L    (REG_VIP_MWE_BASE + 0x4E)
#define REG_VIP_MWE_27_H    (REG_VIP_MWE_BASE + 0x4F)
#define REG_VIP_MWE_28_L    (REG_VIP_MWE_BASE + 0x50)
#define REG_VIP_MWE_28_H    (REG_VIP_MWE_BASE + 0x51)
#define REG_VIP_MWE_29_L    (REG_VIP_MWE_BASE + 0x52)
#define REG_VIP_MWE_29_H    (REG_VIP_MWE_BASE + 0x53)
#define REG_VIP_MWE_2A_L    (REG_VIP_MWE_BASE + 0x54)
#define REG_VIP_MWE_2A_H    (REG_VIP_MWE_BASE + 0x55)
#define REG_VIP_MWE_2B_L    (REG_VIP_MWE_BASE + 0x56)
#define REG_VIP_MWE_2B_H    (REG_VIP_MWE_BASE + 0x57)
#define REG_VIP_MWE_2C_L    (REG_VIP_MWE_BASE + 0x58)
#define REG_VIP_MWE_2C_H    (REG_VIP_MWE_BASE + 0x59)
#define REG_VIP_MWE_2D_L    (REG_VIP_MWE_BASE + 0x5A)
#define REG_VIP_MWE_2D_H    (REG_VIP_MWE_BASE + 0x5B)
#define REG_VIP_MWE_2E_L    (REG_VIP_MWE_BASE + 0x5C)
#define REG_VIP_MWE_2E_H    (REG_VIP_MWE_BASE + 0x5D)
#define REG_VIP_MWE_2F_L    (REG_VIP_MWE_BASE + 0x5E)
#define REG_VIP_MWE_2F_H    (REG_VIP_MWE_BASE + 0x5F)
#define REG_VIP_MWE_30_L    (REG_VIP_MWE_BASE + 0x60)
#define REG_VIP_MWE_30_H    (REG_VIP_MWE_BASE + 0x61)
#define REG_VIP_MWE_31_L    (REG_VIP_MWE_BASE + 0x62)
#define REG_VIP_MWE_31_H    (REG_VIP_MWE_BASE + 0x63)
#define REG_VIP_MWE_32_L    (REG_VIP_MWE_BASE + 0x64)
#define REG_VIP_MWE_32_H    (REG_VIP_MWE_BASE + 0x65)
#define REG_VIP_MWE_33_L    (REG_VIP_MWE_BASE + 0x66)
#define REG_VIP_MWE_33_H    (REG_VIP_MWE_BASE + 0x67)
#define REG_VIP_MWE_34_L    (REG_VIP_MWE_BASE + 0x68)
#define REG_VIP_MWE_34_H    (REG_VIP_MWE_BASE + 0x69)
#define REG_VIP_MWE_35_L    (REG_VIP_MWE_BASE + 0x6A)
#define REG_VIP_MWE_35_H    (REG_VIP_MWE_BASE + 0x6B)
#define REG_VIP_MWE_36_L    (REG_VIP_MWE_BASE + 0x6C)
#define REG_VIP_MWE_36_H    (REG_VIP_MWE_BASE + 0x6D)
#define REG_VIP_MWE_37_L    (REG_VIP_MWE_BASE + 0x6E)
#define REG_VIP_MWE_37_H    (REG_VIP_MWE_BASE + 0x6F)
#define REG_VIP_MWE_38_L    (REG_VIP_MWE_BASE + 0x70)
#define REG_VIP_MWE_38_H    (REG_VIP_MWE_BASE + 0x71)
#define REG_VIP_MWE_39_L    (REG_VIP_MWE_BASE + 0x72)
#define REG_VIP_MWE_39_H    (REG_VIP_MWE_BASE + 0x73)
#define REG_VIP_MWE_3A_L    (REG_VIP_MWE_BASE + 0x74)
#define REG_VIP_MWE_3A_H    (REG_VIP_MWE_BASE + 0x75)
#define REG_VIP_MWE_3B_L    (REG_VIP_MWE_BASE + 0x76)
#define REG_VIP_MWE_3B_H    (REG_VIP_MWE_BASE + 0x77)
#define REG_VIP_MWE_3C_L    (REG_VIP_MWE_BASE + 0x78)
#define REG_VIP_MWE_3C_H    (REG_VIP_MWE_BASE + 0x79)
#define REG_VIP_MWE_3D_L    (REG_VIP_MWE_BASE + 0x7A)
#define REG_VIP_MWE_3D_H    (REG_VIP_MWE_BASE + 0x7B)
#define REG_VIP_MWE_3E_L    (REG_VIP_MWE_BASE + 0x7C)
#define REG_VIP_MWE_3E_H    (REG_VIP_MWE_BASE + 0x7D)
#define REG_VIP_MWE_3F_L    (REG_VIP_MWE_BASE + 0x7E)
#define REG_VIP_MWE_3F_H    (REG_VIP_MWE_BASE + 0x7F)
#define REG_VIP_MWE_40_L    (REG_VIP_MWE_BASE + 0x80)
#define REG_VIP_MWE_40_H    (REG_VIP_MWE_BASE + 0x81)
#define REG_VIP_MWE_41_L    (REG_VIP_MWE_BASE + 0x82)
#define REG_VIP_MWE_41_H    (REG_VIP_MWE_BASE + 0x83)
#define REG_VIP_MWE_42_L    (REG_VIP_MWE_BASE + 0x84)
#define REG_VIP_MWE_42_H    (REG_VIP_MWE_BASE + 0x85)
#define REG_VIP_MWE_43_L    (REG_VIP_MWE_BASE + 0x86)
#define REG_VIP_MWE_43_H    (REG_VIP_MWE_BASE + 0x87)
#define REG_VIP_MWE_44_L    (REG_VIP_MWE_BASE + 0x88)
#define REG_VIP_MWE_44_H    (REG_VIP_MWE_BASE + 0x89)
#define REG_VIP_MWE_45_L    (REG_VIP_MWE_BASE + 0x8A)
#define REG_VIP_MWE_45_H    (REG_VIP_MWE_BASE + 0x8B)
#define REG_VIP_MWE_46_L    (REG_VIP_MWE_BASE + 0x8C)
#define REG_VIP_MWE_46_H    (REG_VIP_MWE_BASE + 0x8D)
#define REG_VIP_MWE_47_L    (REG_VIP_MWE_BASE + 0x8E)
#define REG_VIP_MWE_47_H    (REG_VIP_MWE_BASE + 0x8F)
#define REG_VIP_MWE_48_L    (REG_VIP_MWE_BASE + 0x90)
#define REG_VIP_MWE_48_H    (REG_VIP_MWE_BASE + 0x91)
#define REG_VIP_MWE_49_L    (REG_VIP_MWE_BASE + 0x92)
#define REG_VIP_MWE_49_H    (REG_VIP_MWE_BASE + 0x93)
#define REG_VIP_MWE_4A_L    (REG_VIP_MWE_BASE + 0x94)
#define REG_VIP_MWE_4A_H    (REG_VIP_MWE_BASE + 0x95)
#define REG_VIP_MWE_4B_L    (REG_VIP_MWE_BASE + 0x96)
#define REG_VIP_MWE_4B_H    (REG_VIP_MWE_BASE + 0x97)
#define REG_VIP_MWE_4C_L    (REG_VIP_MWE_BASE + 0x98)
#define REG_VIP_MWE_4C_H    (REG_VIP_MWE_BASE + 0x99)
#define REG_VIP_MWE_4D_L    (REG_VIP_MWE_BASE + 0x9A)
#define REG_VIP_MWE_4D_H    (REG_VIP_MWE_BASE + 0x9B)
#define REG_VIP_MWE_4E_L    (REG_VIP_MWE_BASE + 0x9C)
#define REG_VIP_MWE_4E_H    (REG_VIP_MWE_BASE + 0x9D)
#define REG_VIP_MWE_4F_L    (REG_VIP_MWE_BASE + 0x9E)
#define REG_VIP_MWE_4F_H    (REG_VIP_MWE_BASE + 0x9F)
#define REG_VIP_MWE_50_L    (REG_VIP_MWE_BASE + 0xA0)
#define REG_VIP_MWE_50_H    (REG_VIP_MWE_BASE + 0xA1)
#define REG_VIP_MWE_51_L    (REG_VIP_MWE_BASE + 0xA2)
#define REG_VIP_MWE_51_H    (REG_VIP_MWE_BASE + 0xA3)
#define REG_VIP_MWE_52_L    (REG_VIP_MWE_BASE + 0xA4)
#define REG_VIP_MWE_52_H    (REG_VIP_MWE_BASE + 0xA5)
#define REG_VIP_MWE_53_L    (REG_VIP_MWE_BASE + 0xA6)
#define REG_VIP_MWE_53_H    (REG_VIP_MWE_BASE + 0xA7)
#define REG_VIP_MWE_54_L    (REG_VIP_MWE_BASE + 0xA8)
#define REG_VIP_MWE_54_H    (REG_VIP_MWE_BASE + 0xA9)
#define REG_VIP_MWE_55_L    (REG_VIP_MWE_BASE + 0xAA)
#define REG_VIP_MWE_55_H    (REG_VIP_MWE_BASE + 0xAB)
#define REG_VIP_MWE_56_L    (REG_VIP_MWE_BASE + 0xAC)
#define REG_VIP_MWE_56_H    (REG_VIP_MWE_BASE + 0xAD)
#define REG_VIP_MWE_57_L    (REG_VIP_MWE_BASE + 0xAE)
#define REG_VIP_MWE_57_H    (REG_VIP_MWE_BASE + 0xAF)
#define REG_VIP_MWE_58_L    (REG_VIP_MWE_BASE + 0xB0)
#define REG_VIP_MWE_58_H    (REG_VIP_MWE_BASE + 0xB1)
#define REG_VIP_MWE_59_L    (REG_VIP_MWE_BASE + 0xB2)
#define REG_VIP_MWE_59_H    (REG_VIP_MWE_BASE + 0xB3)
#define REG_VIP_MWE_5A_L    (REG_VIP_MWE_BASE + 0xB4)
#define REG_VIP_MWE_5A_H    (REG_VIP_MWE_BASE + 0xB5)
#define REG_VIP_MWE_5B_L    (REG_VIP_MWE_BASE + 0xB6)
#define REG_VIP_MWE_5B_H    (REG_VIP_MWE_BASE + 0xB7)
#define REG_VIP_MWE_5C_L    (REG_VIP_MWE_BASE + 0xB8)
#define REG_VIP_MWE_5C_H    (REG_VIP_MWE_BASE + 0xB9)
#define REG_VIP_MWE_5D_L    (REG_VIP_MWE_BASE + 0xBA)
#define REG_VIP_MWE_5D_H    (REG_VIP_MWE_BASE + 0xBB)
#define REG_VIP_MWE_5E_L    (REG_VIP_MWE_BASE + 0xBC)
#define REG_VIP_MWE_5E_H    (REG_VIP_MWE_BASE + 0xBD)
#define REG_VIP_MWE_5F_L    (REG_VIP_MWE_BASE + 0xBE)
#define REG_VIP_MWE_5F_H    (REG_VIP_MWE_BASE + 0xBF)
#define REG_VIP_MWE_60_L    (REG_VIP_MWE_BASE + 0xC0)
#define REG_VIP_MWE_60_H    (REG_VIP_MWE_BASE + 0xC1)
#define REG_VIP_MWE_61_L    (REG_VIP_MWE_BASE + 0xC2)
#define REG_VIP_MWE_61_H    (REG_VIP_MWE_BASE + 0xC3)
#define REG_VIP_MWE_62_L    (REG_VIP_MWE_BASE + 0xC4)
#define REG_VIP_MWE_62_H    (REG_VIP_MWE_BASE + 0xC5)
#define REG_VIP_MWE_63_L    (REG_VIP_MWE_BASE + 0xC6)
#define REG_VIP_MWE_63_H    (REG_VIP_MWE_BASE + 0xC7)
#define REG_VIP_MWE_64_L    (REG_VIP_MWE_BASE + 0xC8)
#define REG_VIP_MWE_64_H    (REG_VIP_MWE_BASE + 0xC9)
#define REG_VIP_MWE_65_L    (REG_VIP_MWE_BASE + 0xCA)
#define REG_VIP_MWE_65_H    (REG_VIP_MWE_BASE + 0xCB)
#define REG_VIP_MWE_66_L    (REG_VIP_MWE_BASE + 0xCC)
#define REG_VIP_MWE_66_H    (REG_VIP_MWE_BASE + 0xCD)
#define REG_VIP_MWE_67_L    (REG_VIP_MWE_BASE + 0xCE)
#define REG_VIP_MWE_67_H    (REG_VIP_MWE_BASE + 0xCF)
#define REG_VIP_MWE_68_L    (REG_VIP_MWE_BASE + 0xD0)
#define REG_VIP_MWE_68_H    (REG_VIP_MWE_BASE + 0xD1)
#define REG_VIP_MWE_69_L    (REG_VIP_MWE_BASE + 0xD2)
#define REG_VIP_MWE_69_H    (REG_VIP_MWE_BASE + 0xD3)
#define REG_VIP_MWE_6A_L    (REG_VIP_MWE_BASE + 0xD4)
#define REG_VIP_MWE_6A_H    (REG_VIP_MWE_BASE + 0xD5)
#define REG_VIP_MWE_6B_L    (REG_VIP_MWE_BASE + 0xD6)
#define REG_VIP_MWE_6B_H    (REG_VIP_MWE_BASE + 0xD7)
#define REG_VIP_MWE_6C_L    (REG_VIP_MWE_BASE + 0xD8)
#define REG_VIP_MWE_6C_H    (REG_VIP_MWE_BASE + 0xD9)
#define REG_VIP_MWE_6D_L    (REG_VIP_MWE_BASE + 0xDA)
#define REG_VIP_MWE_6D_H    (REG_VIP_MWE_BASE + 0xDB)
#define REG_VIP_MWE_6E_L    (REG_VIP_MWE_BASE + 0xDC)
#define REG_VIP_MWE_6E_H    (REG_VIP_MWE_BASE + 0xDD)
#define REG_VIP_MWE_6F_L    (REG_VIP_MWE_BASE + 0xDE)
#define REG_VIP_MWE_6F_H    (REG_VIP_MWE_BASE + 0xDF)
#define REG_VIP_MWE_70_L    (REG_VIP_MWE_BASE + 0xE0)
#define REG_VIP_MWE_70_H    (REG_VIP_MWE_BASE + 0xE1)
#define REG_VIP_MWE_71_L    (REG_VIP_MWE_BASE + 0xE2)
#define REG_VIP_MWE_71_H    (REG_VIP_MWE_BASE + 0xE3)
#define REG_VIP_MWE_72_L    (REG_VIP_MWE_BASE + 0xE4)
#define REG_VIP_MWE_72_H    (REG_VIP_MWE_BASE + 0xE5)
#define REG_VIP_MWE_73_L    (REG_VIP_MWE_BASE + 0xE6)
#define REG_VIP_MWE_73_H    (REG_VIP_MWE_BASE + 0xE7)
#define REG_VIP_MWE_74_L    (REG_VIP_MWE_BASE + 0xE8)
#define REG_VIP_MWE_74_H    (REG_VIP_MWE_BASE + 0xE9)
#define REG_VIP_MWE_75_L    (REG_VIP_MWE_BASE + 0xEA)
#define REG_VIP_MWE_75_H    (REG_VIP_MWE_BASE + 0xEB)
#define REG_VIP_MWE_76_L    (REG_VIP_MWE_BASE + 0xEC)
#define REG_VIP_MWE_76_H    (REG_VIP_MWE_BASE + 0xED)
#define REG_VIP_MWE_77_L    (REG_VIP_MWE_BASE + 0xEE)
#define REG_VIP_MWE_77_H    (REG_VIP_MWE_BASE + 0xEF)
#define REG_VIP_MWE_78_L    (REG_VIP_MWE_BASE + 0xF0)
#define REG_VIP_MWE_78_H    (REG_VIP_MWE_BASE + 0xF1)
#define REG_VIP_MWE_79_L    (REG_VIP_MWE_BASE + 0xF2)
#define REG_VIP_MWE_79_H    (REG_VIP_MWE_BASE + 0xF3)
#define REG_VIP_MWE_7A_L    (REG_VIP_MWE_BASE + 0xF4)
#define REG_VIP_MWE_7A_H    (REG_VIP_MWE_BASE + 0xF5)
#define REG_VIP_MWE_7B_L    (REG_VIP_MWE_BASE + 0xF6)
#define REG_VIP_MWE_7B_H    (REG_VIP_MWE_BASE + 0xF7)
#define REG_VIP_MWE_7C_L    (REG_VIP_MWE_BASE + 0xF8)
#define REG_VIP_MWE_7C_H    (REG_VIP_MWE_BASE + 0xF9)
#define REG_VIP_MWE_7D_L    (REG_VIP_MWE_BASE + 0xFA)
#define REG_VIP_MWE_7D_H    (REG_VIP_MWE_BASE + 0xFB)
#define REG_VIP_MWE_7E_L    (REG_VIP_MWE_BASE + 0xFC)
#define REG_VIP_MWE_7E_H    (REG_VIP_MWE_BASE + 0xFD)
#define REG_VIP_MWE_7F_L    (REG_VIP_MWE_BASE + 0xFE)
#define REG_VIP_MWE_7F_H    (REG_VIP_MWE_BASE + 0xFF)

#define REG_VIP_LCE_00_L    (REG_VIP_LCE_BASE + 0x00)
#define REG_VIP_LCE_00_H    (REG_VIP_LCE_BASE + 0x01)
#define REG_VIP_LCE_01_L    (REG_VIP_LCE_BASE + 0x02)
#define REG_VIP_LCE_01_H    (REG_VIP_LCE_BASE + 0x03)
#define REG_VIP_LCE_02_L    (REG_VIP_LCE_BASE + 0x04)
#define REG_VIP_LCE_02_H    (REG_VIP_LCE_BASE + 0x05)
#define REG_VIP_LCE_03_L    (REG_VIP_LCE_BASE + 0x06)
#define REG_VIP_LCE_03_H    (REG_VIP_LCE_BASE + 0x07)
#define REG_VIP_LCE_04_L    (REG_VIP_LCE_BASE + 0x08)
#define REG_VIP_LCE_04_H    (REG_VIP_LCE_BASE + 0x09)
#define REG_VIP_LCE_05_L    (REG_VIP_LCE_BASE + 0x0A)
#define REG_VIP_LCE_05_H    (REG_VIP_LCE_BASE + 0x0B)
#define REG_VIP_LCE_06_L    (REG_VIP_LCE_BASE + 0x0C)
#define REG_VIP_LCE_06_H    (REG_VIP_LCE_BASE + 0x0D)
#define REG_VIP_LCE_07_L    (REG_VIP_LCE_BASE + 0x0E)
#define REG_VIP_LCE_07_H    (REG_VIP_LCE_BASE + 0x0F)
#define REG_VIP_LCE_08_L    (REG_VIP_LCE_BASE + 0x10)
#define REG_VIP_LCE_08_H    (REG_VIP_LCE_BASE + 0x11)
#define REG_VIP_LCE_09_L    (REG_VIP_LCE_BASE + 0x12)
#define REG_VIP_LCE_09_H    (REG_VIP_LCE_BASE + 0x13)
#define REG_VIP_LCE_0A_L    (REG_VIP_LCE_BASE + 0x14)
#define REG_VIP_LCE_0A_H    (REG_VIP_LCE_BASE + 0x15)
#define REG_VIP_LCE_0B_L    (REG_VIP_LCE_BASE + 0x16)
#define REG_VIP_LCE_0B_H    (REG_VIP_LCE_BASE + 0x17)
#define REG_VIP_LCE_0C_L    (REG_VIP_LCE_BASE + 0x18)
#define REG_VIP_LCE_0C_H    (REG_VIP_LCE_BASE + 0x19)
#define REG_VIP_LCE_0D_L    (REG_VIP_LCE_BASE + 0x1A)
#define REG_VIP_LCE_0D_H    (REG_VIP_LCE_BASE + 0x1B)
#define REG_VIP_LCE_0E_L    (REG_VIP_LCE_BASE + 0x1C)
#define REG_VIP_LCE_0E_H    (REG_VIP_LCE_BASE + 0x1D)
#define REG_VIP_LCE_0F_L    (REG_VIP_LCE_BASE + 0x1E)
#define REG_VIP_LCE_0F_H    (REG_VIP_LCE_BASE + 0x1F)
#define REG_VIP_LCE_10_L    (REG_VIP_LCE_BASE + 0x20)
#define REG_VIP_LCE_10_H    (REG_VIP_LCE_BASE + 0x21)
#define REG_VIP_LCE_11_L    (REG_VIP_LCE_BASE + 0x22)
#define REG_VIP_LCE_11_H    (REG_VIP_LCE_BASE + 0x23)
#define REG_VIP_LCE_12_L    (REG_VIP_LCE_BASE + 0x24)
#define REG_VIP_LCE_12_H    (REG_VIP_LCE_BASE + 0x25)
#define REG_VIP_LCE_13_L    (REG_VIP_LCE_BASE + 0x26)
#define REG_VIP_LCE_13_H    (REG_VIP_LCE_BASE + 0x27)
#define REG_VIP_LCE_14_L    (REG_VIP_LCE_BASE + 0x28)
#define REG_VIP_LCE_14_H    (REG_VIP_LCE_BASE + 0x29)
#define REG_VIP_LCE_15_L    (REG_VIP_LCE_BASE + 0x2A)
#define REG_VIP_LCE_15_H    (REG_VIP_LCE_BASE + 0x2B)
#define REG_VIP_LCE_16_L    (REG_VIP_LCE_BASE + 0x2C)
#define REG_VIP_LCE_16_H    (REG_VIP_LCE_BASE + 0x2D)
#define REG_VIP_LCE_17_L    (REG_VIP_LCE_BASE + 0x2E)
#define REG_VIP_LCE_17_H    (REG_VIP_LCE_BASE + 0x2F)
#define REG_VIP_LCE_18_L    (REG_VIP_LCE_BASE + 0x30)
#define REG_VIP_LCE_18_H    (REG_VIP_LCE_BASE + 0x31)
#define REG_VIP_LCE_19_L    (REG_VIP_LCE_BASE + 0x32)
#define REG_VIP_LCE_19_H    (REG_VIP_LCE_BASE + 0x33)
#define REG_VIP_LCE_1A_L    (REG_VIP_LCE_BASE + 0x34)
#define REG_VIP_LCE_1A_H    (REG_VIP_LCE_BASE + 0x35)
#define REG_VIP_LCE_1B_L    (REG_VIP_LCE_BASE + 0x36)
#define REG_VIP_LCE_1B_H    (REG_VIP_LCE_BASE + 0x37)
#define REG_VIP_LCE_1C_L    (REG_VIP_LCE_BASE + 0x38)
#define REG_VIP_LCE_1C_H    (REG_VIP_LCE_BASE + 0x39)
#define REG_VIP_LCE_1D_L    (REG_VIP_LCE_BASE + 0x3A)
#define REG_VIP_LCE_1D_H    (REG_VIP_LCE_BASE + 0x3B)
#define REG_VIP_LCE_1E_L    (REG_VIP_LCE_BASE + 0x3C)
#define REG_VIP_LCE_1E_H    (REG_VIP_LCE_BASE + 0x3D)
#define REG_VIP_LCE_1F_L    (REG_VIP_LCE_BASE + 0x3E)
#define REG_VIP_LCE_1F_H    (REG_VIP_LCE_BASE + 0x3F)
#define REG_VIP_LCE_20_L    (REG_VIP_LCE_BASE + 0x40)
#define REG_VIP_LCE_20_H    (REG_VIP_LCE_BASE + 0x41)
#define REG_VIP_LCE_21_L    (REG_VIP_LCE_BASE + 0x42)
#define REG_VIP_LCE_21_H    (REG_VIP_LCE_BASE + 0x43)
#define REG_VIP_LCE_22_L    (REG_VIP_LCE_BASE + 0x44)
#define REG_VIP_LCE_22_H    (REG_VIP_LCE_BASE + 0x45)
#define REG_VIP_LCE_23_L    (REG_VIP_LCE_BASE + 0x46)
#define REG_VIP_LCE_23_H    (REG_VIP_LCE_BASE + 0x47)
#define REG_VIP_LCE_24_L    (REG_VIP_LCE_BASE + 0x48)
#define REG_VIP_LCE_24_H    (REG_VIP_LCE_BASE + 0x49)
#define REG_VIP_LCE_25_L    (REG_VIP_LCE_BASE + 0x4A)
#define REG_VIP_LCE_25_H    (REG_VIP_LCE_BASE + 0x4B)
#define REG_VIP_LCE_26_L    (REG_VIP_LCE_BASE + 0x4C)
#define REG_VIP_LCE_26_H    (REG_VIP_LCE_BASE + 0x4D)
#define REG_VIP_LCE_27_L    (REG_VIP_LCE_BASE + 0x4E)
#define REG_VIP_LCE_27_H    (REG_VIP_LCE_BASE + 0x4F)
#define REG_VIP_LCE_28_L    (REG_VIP_LCE_BASE + 0x50)
#define REG_VIP_LCE_28_H    (REG_VIP_LCE_BASE + 0x51)
#define REG_VIP_LCE_29_L    (REG_VIP_LCE_BASE + 0x52)
#define REG_VIP_LCE_29_H    (REG_VIP_LCE_BASE + 0x53)
#define REG_VIP_LCE_2A_L    (REG_VIP_LCE_BASE + 0x54)
#define REG_VIP_LCE_2A_H    (REG_VIP_LCE_BASE + 0x55)
#define REG_VIP_LCE_2B_L    (REG_VIP_LCE_BASE + 0x56)
#define REG_VIP_LCE_2B_H    (REG_VIP_LCE_BASE + 0x57)
#define REG_VIP_LCE_2C_L    (REG_VIP_LCE_BASE + 0x58)
#define REG_VIP_LCE_2C_H    (REG_VIP_LCE_BASE + 0x59)
#define REG_VIP_LCE_2D_L    (REG_VIP_LCE_BASE + 0x5A)
#define REG_VIP_LCE_2D_H    (REG_VIP_LCE_BASE + 0x5B)
#define REG_VIP_LCE_2E_L    (REG_VIP_LCE_BASE + 0x5C)
#define REG_VIP_LCE_2E_H    (REG_VIP_LCE_BASE + 0x5D)
#define REG_VIP_LCE_2F_L    (REG_VIP_LCE_BASE + 0x5E)
#define REG_VIP_LCE_2F_H    (REG_VIP_LCE_BASE + 0x5F)
#define REG_VIP_LCE_30_L    (REG_VIP_LCE_BASE + 0x60)
#define REG_VIP_LCE_30_H    (REG_VIP_LCE_BASE + 0x61)
#define REG_VIP_LCE_31_L    (REG_VIP_LCE_BASE + 0x62)
#define REG_VIP_LCE_31_H    (REG_VIP_LCE_BASE + 0x63)
#define REG_VIP_LCE_32_L    (REG_VIP_LCE_BASE + 0x64)
#define REG_VIP_LCE_32_H    (REG_VIP_LCE_BASE + 0x65)
#define REG_VIP_LCE_33_L    (REG_VIP_LCE_BASE + 0x66)
#define REG_VIP_LCE_33_H    (REG_VIP_LCE_BASE + 0x67)
#define REG_VIP_LCE_34_L    (REG_VIP_LCE_BASE + 0x68)
#define REG_VIP_LCE_34_H    (REG_VIP_LCE_BASE + 0x69)
#define REG_VIP_LCE_35_L    (REG_VIP_LCE_BASE + 0x6A)
#define REG_VIP_LCE_35_H    (REG_VIP_LCE_BASE + 0x6B)
#define REG_VIP_LCE_36_L    (REG_VIP_LCE_BASE + 0x6C)
#define REG_VIP_LCE_36_H    (REG_VIP_LCE_BASE + 0x6D)
#define REG_VIP_LCE_37_L    (REG_VIP_LCE_BASE + 0x6E)
#define REG_VIP_LCE_37_H    (REG_VIP_LCE_BASE + 0x6F)
#define REG_VIP_LCE_38_L    (REG_VIP_LCE_BASE + 0x70)
#define REG_VIP_LCE_38_H    (REG_VIP_LCE_BASE + 0x71)
#define REG_VIP_LCE_39_L    (REG_VIP_LCE_BASE + 0x72)
#define REG_VIP_LCE_39_H    (REG_VIP_LCE_BASE + 0x73)
#define REG_VIP_LCE_3A_L    (REG_VIP_LCE_BASE + 0x74)
#define REG_VIP_LCE_3A_H    (REG_VIP_LCE_BASE + 0x75)
#define REG_VIP_LCE_3B_L    (REG_VIP_LCE_BASE + 0x76)
#define REG_VIP_LCE_3B_H    (REG_VIP_LCE_BASE + 0x77)
#define REG_VIP_LCE_3C_L    (REG_VIP_LCE_BASE + 0x78)
#define REG_VIP_LCE_3C_H    (REG_VIP_LCE_BASE + 0x79)
#define REG_VIP_LCE_3D_L    (REG_VIP_LCE_BASE + 0x7A)
#define REG_VIP_LCE_3D_H    (REG_VIP_LCE_BASE + 0x7B)
#define REG_VIP_LCE_3E_L    (REG_VIP_LCE_BASE + 0x7C)
#define REG_VIP_LCE_3E_H    (REG_VIP_LCE_BASE + 0x7D)
#define REG_VIP_LCE_3F_L    (REG_VIP_LCE_BASE + 0x7E)
#define REG_VIP_LCE_3F_H    (REG_VIP_LCE_BASE + 0x7F)
#define REG_VIP_LCE_40_L    (REG_VIP_LCE_BASE + 0x80)
#define REG_VIP_LCE_40_H    (REG_VIP_LCE_BASE + 0x81)
#define REG_VIP_LCE_41_L    (REG_VIP_LCE_BASE + 0x82)
#define REG_VIP_LCE_41_H    (REG_VIP_LCE_BASE + 0x83)
#define REG_VIP_LCE_42_L    (REG_VIP_LCE_BASE + 0x84)
#define REG_VIP_LCE_42_H    (REG_VIP_LCE_BASE + 0x85)
#define REG_VIP_LCE_43_L    (REG_VIP_LCE_BASE + 0x86)
#define REG_VIP_LCE_43_H    (REG_VIP_LCE_BASE + 0x87)
#define REG_VIP_LCE_44_L    (REG_VIP_LCE_BASE + 0x88)
#define REG_VIP_LCE_44_H    (REG_VIP_LCE_BASE + 0x89)
#define REG_VIP_LCE_45_L    (REG_VIP_LCE_BASE + 0x8A)
#define REG_VIP_LCE_45_H    (REG_VIP_LCE_BASE + 0x8B)
#define REG_VIP_LCE_46_L    (REG_VIP_LCE_BASE + 0x8C)
#define REG_VIP_LCE_46_H    (REG_VIP_LCE_BASE + 0x8D)
#define REG_VIP_LCE_47_L    (REG_VIP_LCE_BASE + 0x8E)
#define REG_VIP_LCE_47_H    (REG_VIP_LCE_BASE + 0x8F)
#define REG_VIP_LCE_48_L    (REG_VIP_LCE_BASE + 0x90)
#define REG_VIP_LCE_48_H    (REG_VIP_LCE_BASE + 0x91)
#define REG_VIP_LCE_49_L    (REG_VIP_LCE_BASE + 0x92)
#define REG_VIP_LCE_49_H    (REG_VIP_LCE_BASE + 0x93)
#define REG_VIP_LCE_4A_L    (REG_VIP_LCE_BASE + 0x94)
#define REG_VIP_LCE_4A_H    (REG_VIP_LCE_BASE + 0x95)
#define REG_VIP_LCE_4B_L    (REG_VIP_LCE_BASE + 0x96)
#define REG_VIP_LCE_4B_H    (REG_VIP_LCE_BASE + 0x97)
#define REG_VIP_LCE_4C_L    (REG_VIP_LCE_BASE + 0x98)
#define REG_VIP_LCE_4C_H    (REG_VIP_LCE_BASE + 0x99)
#define REG_VIP_LCE_4D_L    (REG_VIP_LCE_BASE + 0x9A)
#define REG_VIP_LCE_4D_H    (REG_VIP_LCE_BASE + 0x9B)
#define REG_VIP_LCE_4E_L    (REG_VIP_LCE_BASE + 0x9C)
#define REG_VIP_LCE_4E_H    (REG_VIP_LCE_BASE + 0x9D)
#define REG_VIP_LCE_4F_L    (REG_VIP_LCE_BASE + 0x9E)
#define REG_VIP_LCE_4F_H    (REG_VIP_LCE_BASE + 0x9F)
#define REG_VIP_LCE_50_L    (REG_VIP_LCE_BASE + 0xA0)
#define REG_VIP_LCE_50_H    (REG_VIP_LCE_BASE + 0xA1)
#define REG_VIP_LCE_51_L    (REG_VIP_LCE_BASE + 0xA2)
#define REG_VIP_LCE_51_H    (REG_VIP_LCE_BASE + 0xA3)
#define REG_VIP_LCE_52_L    (REG_VIP_LCE_BASE + 0xA4)
#define REG_VIP_LCE_52_H    (REG_VIP_LCE_BASE + 0xA5)
#define REG_VIP_LCE_53_L    (REG_VIP_LCE_BASE + 0xA6)
#define REG_VIP_LCE_53_H    (REG_VIP_LCE_BASE + 0xA7)
#define REG_VIP_LCE_54_L    (REG_VIP_LCE_BASE + 0xA8)
#define REG_VIP_LCE_54_H    (REG_VIP_LCE_BASE + 0xA9)
#define REG_VIP_LCE_55_L    (REG_VIP_LCE_BASE + 0xAA)
#define REG_VIP_LCE_55_H    (REG_VIP_LCE_BASE + 0xAB)
#define REG_VIP_LCE_56_L    (REG_VIP_LCE_BASE + 0xAC)
#define REG_VIP_LCE_56_H    (REG_VIP_LCE_BASE + 0xAD)
#define REG_VIP_LCE_57_L    (REG_VIP_LCE_BASE + 0xAE)
#define REG_VIP_LCE_57_H    (REG_VIP_LCE_BASE + 0xAF)
#define REG_VIP_LCE_58_L    (REG_VIP_LCE_BASE + 0xB0)
#define REG_VIP_LCE_58_H    (REG_VIP_LCE_BASE + 0xB1)
#define REG_VIP_LCE_59_L    (REG_VIP_LCE_BASE + 0xB2)
#define REG_VIP_LCE_59_H    (REG_VIP_LCE_BASE + 0xB3)
#define REG_VIP_LCE_5A_L    (REG_VIP_LCE_BASE + 0xB4)
#define REG_VIP_LCE_5A_H    (REG_VIP_LCE_BASE + 0xB5)
#define REG_VIP_LCE_5B_L    (REG_VIP_LCE_BASE + 0xB6)
#define REG_VIP_LCE_5B_H    (REG_VIP_LCE_BASE + 0xB7)
#define REG_VIP_LCE_5C_L    (REG_VIP_LCE_BASE + 0xB8)
#define REG_VIP_LCE_5C_H    (REG_VIP_LCE_BASE + 0xB9)
#define REG_VIP_LCE_5D_L    (REG_VIP_LCE_BASE + 0xBA)
#define REG_VIP_LCE_5D_H    (REG_VIP_LCE_BASE + 0xBB)
#define REG_VIP_LCE_5E_L    (REG_VIP_LCE_BASE + 0xBC)
#define REG_VIP_LCE_5E_H    (REG_VIP_LCE_BASE + 0xBD)
#define REG_VIP_LCE_5F_L    (REG_VIP_LCE_BASE + 0xBE)
#define REG_VIP_LCE_5F_H    (REG_VIP_LCE_BASE + 0xBF)
#define REG_VIP_LCE_60_L    (REG_VIP_LCE_BASE + 0xC0)
#define REG_VIP_LCE_60_H    (REG_VIP_LCE_BASE + 0xC1)
#define REG_VIP_LCE_61_L    (REG_VIP_LCE_BASE + 0xC2)
#define REG_VIP_LCE_61_H    (REG_VIP_LCE_BASE + 0xC3)
#define REG_VIP_LCE_62_L    (REG_VIP_LCE_BASE + 0xC4)
#define REG_VIP_LCE_62_H    (REG_VIP_LCE_BASE + 0xC5)
#define REG_VIP_LCE_63_L    (REG_VIP_LCE_BASE + 0xC6)
#define REG_VIP_LCE_63_H    (REG_VIP_LCE_BASE + 0xC7)
#define REG_VIP_LCE_64_L    (REG_VIP_LCE_BASE + 0xC8)
#define REG_VIP_LCE_64_H    (REG_VIP_LCE_BASE + 0xC9)
#define REG_VIP_LCE_65_L    (REG_VIP_LCE_BASE + 0xCA)
#define REG_VIP_LCE_65_H    (REG_VIP_LCE_BASE + 0xCB)
#define REG_VIP_LCE_66_L    (REG_VIP_LCE_BASE + 0xCC)
#define REG_VIP_LCE_66_H    (REG_VIP_LCE_BASE + 0xCD)
#define REG_VIP_LCE_67_L    (REG_VIP_LCE_BASE + 0xCE)
#define REG_VIP_LCE_67_H    (REG_VIP_LCE_BASE + 0xCF)
#define REG_VIP_LCE_68_L    (REG_VIP_LCE_BASE + 0xD0)
#define REG_VIP_LCE_68_H    (REG_VIP_LCE_BASE + 0xD1)
#define REG_VIP_LCE_69_L    (REG_VIP_LCE_BASE + 0xD2)
#define REG_VIP_LCE_69_H    (REG_VIP_LCE_BASE + 0xD3)
#define REG_VIP_LCE_6A_L    (REG_VIP_LCE_BASE + 0xD4)
#define REG_VIP_LCE_6A_H    (REG_VIP_LCE_BASE + 0xD5)
#define REG_VIP_LCE_6B_L    (REG_VIP_LCE_BASE + 0xD6)
#define REG_VIP_LCE_6B_H    (REG_VIP_LCE_BASE + 0xD7)
#define REG_VIP_LCE_6C_L    (REG_VIP_LCE_BASE + 0xD8)
#define REG_VIP_LCE_6C_H    (REG_VIP_LCE_BASE + 0xD9)
#define REG_VIP_LCE_6D_L    (REG_VIP_LCE_BASE + 0xDA)
#define REG_VIP_LCE_6D_H    (REG_VIP_LCE_BASE + 0xDB)
#define REG_VIP_LCE_6E_L    (REG_VIP_LCE_BASE + 0xDC)
#define REG_VIP_LCE_6E_H    (REG_VIP_LCE_BASE + 0xDD)
#define REG_VIP_LCE_6F_L    (REG_VIP_LCE_BASE + 0xDE)
#define REG_VIP_LCE_6F_H    (REG_VIP_LCE_BASE + 0xDF)
#define REG_VIP_LCE_70_L    (REG_VIP_LCE_BASE + 0xE0)
#define REG_VIP_LCE_70_H    (REG_VIP_LCE_BASE + 0xE1)
#define REG_VIP_LCE_71_L    (REG_VIP_LCE_BASE + 0xE2)
#define REG_VIP_LCE_71_H    (REG_VIP_LCE_BASE + 0xE3)
#define REG_VIP_LCE_72_L    (REG_VIP_LCE_BASE + 0xE4)
#define REG_VIP_LCE_72_H    (REG_VIP_LCE_BASE + 0xE5)
#define REG_VIP_LCE_73_L    (REG_VIP_LCE_BASE + 0xE6)
#define REG_VIP_LCE_73_H    (REG_VIP_LCE_BASE + 0xE7)
#define REG_VIP_LCE_74_L    (REG_VIP_LCE_BASE + 0xE8)
#define REG_VIP_LCE_74_H    (REG_VIP_LCE_BASE + 0xE9)
#define REG_VIP_LCE_75_L    (REG_VIP_LCE_BASE + 0xEA)
#define REG_VIP_LCE_75_H    (REG_VIP_LCE_BASE + 0xEB)
#define REG_VIP_LCE_76_L    (REG_VIP_LCE_BASE + 0xEC)
#define REG_VIP_LCE_76_H    (REG_VIP_LCE_BASE + 0xED)
#define REG_VIP_LCE_77_L    (REG_VIP_LCE_BASE + 0xEE)
#define REG_VIP_LCE_77_H    (REG_VIP_LCE_BASE + 0xEF)
#define REG_VIP_LCE_78_L    (REG_VIP_LCE_BASE + 0xF0)
#define REG_VIP_LCE_78_H    (REG_VIP_LCE_BASE + 0xF1)
#define REG_VIP_LCE_79_L    (REG_VIP_LCE_BASE + 0xF2)
#define REG_VIP_LCE_79_H    (REG_VIP_LCE_BASE + 0xF3)
#define REG_VIP_LCE_7A_L    (REG_VIP_LCE_BASE + 0xF4)
#define REG_VIP_LCE_7A_H    (REG_VIP_LCE_BASE + 0xF5)
#define REG_VIP_LCE_7B_L    (REG_VIP_LCE_BASE + 0xF6)
#define REG_VIP_LCE_7B_H    (REG_VIP_LCE_BASE + 0xF7)
#define REG_VIP_LCE_7C_L    (REG_VIP_LCE_BASE + 0xF8)
#define REG_VIP_LCE_7C_H    (REG_VIP_LCE_BASE + 0xF9)
#define REG_VIP_LCE_7D_L    (REG_VIP_LCE_BASE + 0xFA)
#define REG_VIP_LCE_7D_H    (REG_VIP_LCE_BASE + 0xFB)
#define REG_VIP_LCE_7E_L    (REG_VIP_LCE_BASE + 0xFC)
#define REG_VIP_LCE_7E_H    (REG_VIP_LCE_BASE + 0xFD)
#define REG_VIP_LCE_7F_L    (REG_VIP_LCE_BASE + 0xFE)
#define REG_VIP_LCE_7F_H    (REG_VIP_LCE_BASE + 0xFF)

#endif
