<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_dmac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_dmac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__dmac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa89404ca34eeb919881fffcc64ebc5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#aa89404ca34eeb919881fffcc64ebc5ec">REG_DMAC_GCFG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4000U)</td></tr>
<tr class="memdesc:aa89404ca34eeb919881fffcc64ebc5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Global Configuration Register  <a href="#aa89404ca34eeb919881fffcc64ebc5ec">More...</a><br /></td></tr>
<tr class="separator:aa89404ca34eeb919881fffcc64ebc5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42425d56a6f45c70b9c98aa8620c1452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a42425d56a6f45c70b9c98aa8620c1452">REG_DMAC_EN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4004U)</td></tr>
<tr class="memdesc:a42425d56a6f45c70b9c98aa8620c1452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Enable Register  <a href="#a42425d56a6f45c70b9c98aa8620c1452">More...</a><br /></td></tr>
<tr class="separator:a42425d56a6f45c70b9c98aa8620c1452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913f6e7edf0148cc98620fbdbb52efe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a913f6e7edf0148cc98620fbdbb52efe9">REG_DMAC_SREQ</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4008U)</td></tr>
<tr class="memdesc:a913f6e7edf0148cc98620fbdbb52efe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Software Single Request Register  <a href="#a913f6e7edf0148cc98620fbdbb52efe9">More...</a><br /></td></tr>
<tr class="separator:a913f6e7edf0148cc98620fbdbb52efe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c95b0c99fd5b0b0ff1c85deaaded27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a01c95b0c99fd5b0b0ff1c85deaaded27">REG_DMAC_CREQ</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C400CU)</td></tr>
<tr class="memdesc:a01c95b0c99fd5b0b0ff1c85deaaded27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Software Chunk Transfer Request Register  <a href="#a01c95b0c99fd5b0b0ff1c85deaaded27">More...</a><br /></td></tr>
<tr class="separator:a01c95b0c99fd5b0b0ff1c85deaaded27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc16a6594e3c4ec200cad4b2e2c6bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#abcc16a6594e3c4ec200cad4b2e2c6bb1">REG_DMAC_LAST</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4010U)</td></tr>
<tr class="memdesc:abcc16a6594e3c4ec200cad4b2e2c6bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Software Last Transfer Flag Register  <a href="#abcc16a6594e3c4ec200cad4b2e2c6bb1">More...</a><br /></td></tr>
<tr class="separator:abcc16a6594e3c4ec200cad4b2e2c6bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa30fe323d8e464e323b6682e93838a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#afa30fe323d8e464e323b6682e93838a1">REG_DMAC_EBCIER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C4018U)</td></tr>
<tr class="memdesc:afa30fe323d8e464e323b6682e93838a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register.  <a href="#afa30fe323d8e464e323b6682e93838a1">More...</a><br /></td></tr>
<tr class="separator:afa30fe323d8e464e323b6682e93838a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac469b42776adccd221e9a52382f6127f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ac469b42776adccd221e9a52382f6127f">REG_DMAC_EBCIDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C401CU)</td></tr>
<tr class="memdesc:ac469b42776adccd221e9a52382f6127f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register.  <a href="#ac469b42776adccd221e9a52382f6127f">More...</a><br /></td></tr>
<tr class="separator:ac469b42776adccd221e9a52382f6127f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab882ed4036b5738920d780ebf5af0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a4ab882ed4036b5738920d780ebf5af0c">REG_DMAC_EBCIMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4020U)</td></tr>
<tr class="memdesc:a4ab882ed4036b5738920d780ebf5af0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register.  <a href="#a4ab882ed4036b5738920d780ebf5af0c">More...</a><br /></td></tr>
<tr class="separator:a4ab882ed4036b5738920d780ebf5af0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c3ed9cdd6b55a4b165fd00a16e0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a492c3ed9cdd6b55a4b165fd00a16e0f4">REG_DMAC_EBCISR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4024U)</td></tr>
<tr class="memdesc:a492c3ed9cdd6b55a4b165fd00a16e0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register.  <a href="#a492c3ed9cdd6b55a4b165fd00a16e0f4">More...</a><br /></td></tr>
<tr class="separator:a492c3ed9cdd6b55a4b165fd00a16e0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e8e4f4178ab157fe211d8881bac085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ad6e8e4f4178ab157fe211d8881bac085">REG_DMAC_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C4028U)</td></tr>
<tr class="memdesc:ad6e8e4f4178ab157fe211d8881bac085"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Handler Enable Register  <a href="#ad6e8e4f4178ab157fe211d8881bac085">More...</a><br /></td></tr>
<tr class="separator:ad6e8e4f4178ab157fe211d8881bac085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7ea5650af61b49340947a14cd18916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a3f7ea5650af61b49340947a14cd18916">REG_DMAC_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C402CU)</td></tr>
<tr class="memdesc:a3f7ea5650af61b49340947a14cd18916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Handler Disable Register  <a href="#a3f7ea5650af61b49340947a14cd18916">More...</a><br /></td></tr>
<tr class="separator:a3f7ea5650af61b49340947a14cd18916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8144770f8a81586b66e7c2790325a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a7c8144770f8a81586b66e7c2790325a1">REG_DMAC_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4030U)</td></tr>
<tr class="memdesc:a7c8144770f8a81586b66e7c2790325a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Handler Status Register  <a href="#a7c8144770f8a81586b66e7c2790325a1">More...</a><br /></td></tr>
<tr class="separator:a7c8144770f8a81586b66e7c2790325a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f891603b31d9aff8656ae19bc83a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a11f891603b31d9aff8656ae19bc83a29">REG_DMAC_SADDR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C403CU)</td></tr>
<tr class="memdesc:a11f891603b31d9aff8656ae19bc83a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 0)  <a href="#a11f891603b31d9aff8656ae19bc83a29">More...</a><br /></td></tr>
<tr class="separator:a11f891603b31d9aff8656ae19bc83a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3bbd90b318b7a960544912b6d23a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#acd3bbd90b318b7a960544912b6d23a19">REG_DMAC_DADDR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4040U)</td></tr>
<tr class="memdesc:acd3bbd90b318b7a960544912b6d23a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 0)  <a href="#acd3bbd90b318b7a960544912b6d23a19">More...</a><br /></td></tr>
<tr class="separator:acd3bbd90b318b7a960544912b6d23a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fc30d84ae35c25b99b94847e21633d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ad0fc30d84ae35c25b99b94847e21633d">REG_DMAC_DSCR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4044U)</td></tr>
<tr class="memdesc:ad0fc30d84ae35c25b99b94847e21633d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 0)  <a href="#ad0fc30d84ae35c25b99b94847e21633d">More...</a><br /></td></tr>
<tr class="separator:ad0fc30d84ae35c25b99b94847e21633d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8745795499a5191ee2392149c3c3397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a8745795499a5191ee2392149c3c3397c">REG_DMAC_CTRLA0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4048U)</td></tr>
<tr class="memdesc:a8745795499a5191ee2392149c3c3397c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 0)  <a href="#a8745795499a5191ee2392149c3c3397c">More...</a><br /></td></tr>
<tr class="separator:a8745795499a5191ee2392149c3c3397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43cd19c66537388431ebf35db7e05d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ad43cd19c66537388431ebf35db7e05d5">REG_DMAC_CTRLB0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C404CU)</td></tr>
<tr class="memdesc:ad43cd19c66537388431ebf35db7e05d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 0)  <a href="#ad43cd19c66537388431ebf35db7e05d5">More...</a><br /></td></tr>
<tr class="separator:ad43cd19c66537388431ebf35db7e05d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48bd20306d7986649924b9907698def0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a48bd20306d7986649924b9907698def0">REG_DMAC_CFG0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4050U)</td></tr>
<tr class="memdesc:a48bd20306d7986649924b9907698def0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 0)  <a href="#a48bd20306d7986649924b9907698def0">More...</a><br /></td></tr>
<tr class="separator:a48bd20306d7986649924b9907698def0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a807c5b4c02356e23647ce528157511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a3a807c5b4c02356e23647ce528157511">REG_DMAC_SADDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4064U)</td></tr>
<tr class="memdesc:a3a807c5b4c02356e23647ce528157511"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 1)  <a href="#a3a807c5b4c02356e23647ce528157511">More...</a><br /></td></tr>
<tr class="separator:a3a807c5b4c02356e23647ce528157511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea402ae30a45565a1a1eb3fe791c016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a6ea402ae30a45565a1a1eb3fe791c016">REG_DMAC_DADDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4068U)</td></tr>
<tr class="memdesc:a6ea402ae30a45565a1a1eb3fe791c016"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 1)  <a href="#a6ea402ae30a45565a1a1eb3fe791c016">More...</a><br /></td></tr>
<tr class="separator:a6ea402ae30a45565a1a1eb3fe791c016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a060cb65b341efa9552df100040ae0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a5a060cb65b341efa9552df100040ae0f">REG_DMAC_DSCR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C406CU)</td></tr>
<tr class="memdesc:a5a060cb65b341efa9552df100040ae0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 1)  <a href="#a5a060cb65b341efa9552df100040ae0f">More...</a><br /></td></tr>
<tr class="separator:a5a060cb65b341efa9552df100040ae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a66368dbbe5a75bdc26b7ac7622360a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a0a66368dbbe5a75bdc26b7ac7622360a">REG_DMAC_CTRLA1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4070U)</td></tr>
<tr class="memdesc:a0a66368dbbe5a75bdc26b7ac7622360a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 1)  <a href="#a0a66368dbbe5a75bdc26b7ac7622360a">More...</a><br /></td></tr>
<tr class="separator:a0a66368dbbe5a75bdc26b7ac7622360a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac111eaa2bbe2e8b0e360c858c0859dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ac111eaa2bbe2e8b0e360c858c0859dc3">REG_DMAC_CTRLB1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4074U)</td></tr>
<tr class="memdesc:ac111eaa2bbe2e8b0e360c858c0859dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 1)  <a href="#ac111eaa2bbe2e8b0e360c858c0859dc3">More...</a><br /></td></tr>
<tr class="separator:ac111eaa2bbe2e8b0e360c858c0859dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2571bfd15943d60dd0cf8204bdb640d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ae2571bfd15943d60dd0cf8204bdb640d">REG_DMAC_CFG1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4078U)</td></tr>
<tr class="memdesc:ae2571bfd15943d60dd0cf8204bdb640d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 1)  <a href="#ae2571bfd15943d60dd0cf8204bdb640d">More...</a><br /></td></tr>
<tr class="separator:ae2571bfd15943d60dd0cf8204bdb640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400780680eae2b32d7a8e737aa902e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a400780680eae2b32d7a8e737aa902e19">REG_DMAC_SADDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C408CU)</td></tr>
<tr class="memdesc:a400780680eae2b32d7a8e737aa902e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 2)  <a href="#a400780680eae2b32d7a8e737aa902e19">More...</a><br /></td></tr>
<tr class="separator:a400780680eae2b32d7a8e737aa902e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c552ef46d6611010face6420132897c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a6c552ef46d6611010face6420132897c">REG_DMAC_DADDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4090U)</td></tr>
<tr class="memdesc:a6c552ef46d6611010face6420132897c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 2)  <a href="#a6c552ef46d6611010face6420132897c">More...</a><br /></td></tr>
<tr class="separator:a6c552ef46d6611010face6420132897c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d7c051e8832d8a6e727f794bdc939f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a22d7c051e8832d8a6e727f794bdc939f">REG_DMAC_DSCR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4094U)</td></tr>
<tr class="memdesc:a22d7c051e8832d8a6e727f794bdc939f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 2)  <a href="#a22d7c051e8832d8a6e727f794bdc939f">More...</a><br /></td></tr>
<tr class="separator:a22d7c051e8832d8a6e727f794bdc939f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e7b2151033411b0d650e6584a1ab13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ac6e7b2151033411b0d650e6584a1ab13">REG_DMAC_CTRLA2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4098U)</td></tr>
<tr class="memdesc:ac6e7b2151033411b0d650e6584a1ab13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 2)  <a href="#ac6e7b2151033411b0d650e6584a1ab13">More...</a><br /></td></tr>
<tr class="separator:ac6e7b2151033411b0d650e6584a1ab13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13781eb18a08c648d95d15224040e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#aa13781eb18a08c648d95d15224040e1c">REG_DMAC_CTRLB2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C409CU)</td></tr>
<tr class="memdesc:aa13781eb18a08c648d95d15224040e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 2)  <a href="#aa13781eb18a08c648d95d15224040e1c">More...</a><br /></td></tr>
<tr class="separator:aa13781eb18a08c648d95d15224040e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66a1cfde8f8f8d897fba7f5e79c4a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ad66a1cfde8f8f8d897fba7f5e79c4a95">REG_DMAC_CFG2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40A0U)</td></tr>
<tr class="memdesc:ad66a1cfde8f8f8d897fba7f5e79c4a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 2)  <a href="#ad66a1cfde8f8f8d897fba7f5e79c4a95">More...</a><br /></td></tr>
<tr class="separator:ad66a1cfde8f8f8d897fba7f5e79c4a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346f5f17e6da463421784c55731d3673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a346f5f17e6da463421784c55731d3673">REG_DMAC_SADDR3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40B4U)</td></tr>
<tr class="memdesc:a346f5f17e6da463421784c55731d3673"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 3)  <a href="#a346f5f17e6da463421784c55731d3673">More...</a><br /></td></tr>
<tr class="separator:a346f5f17e6da463421784c55731d3673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea97cb26aa217b34d605263af7b480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a2ea97cb26aa217b34d605263af7b480d">REG_DMAC_DADDR3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40B8U)</td></tr>
<tr class="memdesc:a2ea97cb26aa217b34d605263af7b480d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 3)  <a href="#a2ea97cb26aa217b34d605263af7b480d">More...</a><br /></td></tr>
<tr class="separator:a2ea97cb26aa217b34d605263af7b480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a296951b12a4770494a062ad03cdedf8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a296951b12a4770494a062ad03cdedf8e">REG_DMAC_DSCR3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40BCU)</td></tr>
<tr class="memdesc:a296951b12a4770494a062ad03cdedf8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 3)  <a href="#a296951b12a4770494a062ad03cdedf8e">More...</a><br /></td></tr>
<tr class="separator:a296951b12a4770494a062ad03cdedf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa5e6140b5fe7cddb33e2ba22f1dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a1aa5e6140b5fe7cddb33e2ba22f1dcec">REG_DMAC_CTRLA3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C0U)</td></tr>
<tr class="memdesc:a1aa5e6140b5fe7cddb33e2ba22f1dcec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 3)  <a href="#a1aa5e6140b5fe7cddb33e2ba22f1dcec">More...</a><br /></td></tr>
<tr class="separator:a1aa5e6140b5fe7cddb33e2ba22f1dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372bb97735e8a1ac4108ab8366314d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a372bb97735e8a1ac4108ab8366314d1a">REG_DMAC_CTRLB3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C4U)</td></tr>
<tr class="memdesc:a372bb97735e8a1ac4108ab8366314d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 3)  <a href="#a372bb97735e8a1ac4108ab8366314d1a">More...</a><br /></td></tr>
<tr class="separator:a372bb97735e8a1ac4108ab8366314d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a1c6692dab1aab5df573fad8b8447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ae1a1c6692dab1aab5df573fad8b8447e">REG_DMAC_CFG3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C8U)</td></tr>
<tr class="memdesc:ae1a1c6692dab1aab5df573fad8b8447e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 3)  <a href="#ae1a1c6692dab1aab5df573fad8b8447e">More...</a><br /></td></tr>
<tr class="separator:ae1a1c6692dab1aab5df573fad8b8447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf0e4c5aec24a5c28c5b274be2bcb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a7cf0e4c5aec24a5c28c5b274be2bcb45">REG_DMAC_SADDR4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40DCU)</td></tr>
<tr class="memdesc:a7cf0e4c5aec24a5c28c5b274be2bcb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 4)  <a href="#a7cf0e4c5aec24a5c28c5b274be2bcb45">More...</a><br /></td></tr>
<tr class="separator:a7cf0e4c5aec24a5c28c5b274be2bcb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4594a6bfdc9a34e29aee3509d9417d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a4594a6bfdc9a34e29aee3509d9417d83">REG_DMAC_DADDR4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E0U)</td></tr>
<tr class="memdesc:a4594a6bfdc9a34e29aee3509d9417d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 4)  <a href="#a4594a6bfdc9a34e29aee3509d9417d83">More...</a><br /></td></tr>
<tr class="separator:a4594a6bfdc9a34e29aee3509d9417d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba84b6d33633e20636353c6accb9ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#acba84b6d33633e20636353c6accb9ad0">REG_DMAC_DSCR4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E4U)</td></tr>
<tr class="memdesc:acba84b6d33633e20636353c6accb9ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 4)  <a href="#acba84b6d33633e20636353c6accb9ad0">More...</a><br /></td></tr>
<tr class="separator:acba84b6d33633e20636353c6accb9ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7286f566f185cef406b1492466454d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a7286f566f185cef406b1492466454d16">REG_DMAC_CTRLA4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E8U)</td></tr>
<tr class="memdesc:a7286f566f185cef406b1492466454d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 4)  <a href="#a7286f566f185cef406b1492466454d16">More...</a><br /></td></tr>
<tr class="separator:a7286f566f185cef406b1492466454d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b96b3e3cc61d1b8e6c2d171707cb740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a3b96b3e3cc61d1b8e6c2d171707cb740">REG_DMAC_CTRLB4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40ECU)</td></tr>
<tr class="memdesc:a3b96b3e3cc61d1b8e6c2d171707cb740"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 4)  <a href="#a3b96b3e3cc61d1b8e6c2d171707cb740">More...</a><br /></td></tr>
<tr class="separator:a3b96b3e3cc61d1b8e6c2d171707cb740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f95e298097372cce8085d8b8adc093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ab3f95e298097372cce8085d8b8adc093">REG_DMAC_CFG4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40F0U)</td></tr>
<tr class="memdesc:ab3f95e298097372cce8085d8b8adc093"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 4)  <a href="#ab3f95e298097372cce8085d8b8adc093">More...</a><br /></td></tr>
<tr class="separator:ab3f95e298097372cce8085d8b8adc093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8cee504d37483f78bde678a932d588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a3d8cee504d37483f78bde678a932d588">REG_DMAC_SADDR5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4104U)</td></tr>
<tr class="memdesc:a3d8cee504d37483f78bde678a932d588"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Source Address Register (ch_num = 5)  <a href="#a3d8cee504d37483f78bde678a932d588">More...</a><br /></td></tr>
<tr class="separator:a3d8cee504d37483f78bde678a932d588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb6bbbc4682bc270288f1942e7fcc4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#acdb6bbbc4682bc270288f1942e7fcc4f">REG_DMAC_DADDR5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4108U)</td></tr>
<tr class="memdesc:acdb6bbbc4682bc270288f1942e7fcc4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Destination Address Register (ch_num = 5)  <a href="#acdb6bbbc4682bc270288f1942e7fcc4f">More...</a><br /></td></tr>
<tr class="separator:acdb6bbbc4682bc270288f1942e7fcc4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02546d6546066c65e7e7369aadefb1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a02546d6546066c65e7e7369aadefb1db">REG_DMAC_DSCR5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C410CU)</td></tr>
<tr class="memdesc:a02546d6546066c65e7e7369aadefb1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Descriptor Address Register (ch_num = 5)  <a href="#a02546d6546066c65e7e7369aadefb1db">More...</a><br /></td></tr>
<tr class="separator:a02546d6546066c65e7e7369aadefb1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4916db2c1ae61500b4c40bd669d7ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#af4916db2c1ae61500b4c40bd669d7ea7">REG_DMAC_CTRLA5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4110U)</td></tr>
<tr class="memdesc:af4916db2c1ae61500b4c40bd669d7ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control A Register (ch_num = 5)  <a href="#af4916db2c1ae61500b4c40bd669d7ea7">More...</a><br /></td></tr>
<tr class="separator:af4916db2c1ae61500b4c40bd669d7ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e66f450880a29ecb1847b4bee7cfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#af0e66f450880a29ecb1847b4bee7cfe8">REG_DMAC_CTRLB5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4114U)</td></tr>
<tr class="memdesc:af0e66f450880a29ecb1847b4bee7cfe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Control B Register (ch_num = 5)  <a href="#af0e66f450880a29ecb1847b4bee7cfe8">More...</a><br /></td></tr>
<tr class="separator:af0e66f450880a29ecb1847b4bee7cfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49f34a304b3a4b0b4ce70f660f18cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#ae49f34a304b3a4b0b4ce70f660f18cdd">REG_DMAC_CFG5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4118U)</td></tr>
<tr class="memdesc:ae49f34a304b3a4b0b4ce70f660f18cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Channel Configuration Register (ch_num = 5)  <a href="#ae49f34a304b3a4b0b4ce70f660f18cdd">More...</a><br /></td></tr>
<tr class="separator:ae49f34a304b3a4b0b4ce70f660f18cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc175b4da06461fedc8aa2b254401261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#acc175b4da06461fedc8aa2b254401261">REG_DMAC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C41E4U)</td></tr>
<tr class="memdesc:acc175b4da06461fedc8aa2b254401261"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Write Protect Mode Register  <a href="#acc175b4da06461fedc8aa2b254401261">More...</a><br /></td></tr>
<tr class="separator:acc175b4da06461fedc8aa2b254401261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279dca32a15ede64f96086a6bdb35f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__dmac_8h.html#a279dca32a15ede64f96086a6bdb35f3d">REG_DMAC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C41E8U)</td></tr>
<tr class="memdesc:a279dca32a15ede64f96086a6bdb35f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DMAC) DMAC Write Protect Status Register  <a href="#a279dca32a15ede64f96086a6bdb35f3d">More...</a><br /></td></tr>
<tr class="separator:a279dca32a15ede64f96086a6bdb35f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a48bd20306d7986649924b9907698def0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48bd20306d7986649924b9907698def0">&#9670;&nbsp;</a></span>REG_DMAC_CFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00107">107</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ae2571bfd15943d60dd0cf8204bdb640d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2571bfd15943d60dd0cf8204bdb640d">&#9670;&nbsp;</a></span>REG_DMAC_CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4078U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00113">113</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ad66a1cfde8f8f8d897fba7f5e79c4a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66a1cfde8f8f8d897fba7f5e79c4a95">&#9670;&nbsp;</a></span>REG_DMAC_CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00119">119</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ae1a1c6692dab1aab5df573fad8b8447e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a1c6692dab1aab5df573fad8b8447e">&#9670;&nbsp;</a></span>REG_DMAC_CFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00125">125</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ab3f95e298097372cce8085d8b8adc093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f95e298097372cce8085d8b8adc093">&#9670;&nbsp;</a></span>REG_DMAC_CFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00131">131</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ae49f34a304b3a4b0b4ce70f660f18cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49f34a304b3a4b0b4ce70f660f18cdd">&#9670;&nbsp;</a></span>REG_DMAC_CFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CFG5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Configuration Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00137">137</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a3f7ea5650af61b49340947a14cd18916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7ea5650af61b49340947a14cd18916">&#9670;&nbsp;</a></span>REG_DMAC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Handler Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00100">100</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ad6e8e4f4178ab157fe211d8881bac085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e8e4f4178ab157fe211d8881bac085">&#9670;&nbsp;</a></span>REG_DMAC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C4028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Handler Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00099">99</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a7c8144770f8a81586b66e7c2790325a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8144770f8a81586b66e7c2790325a1">&#9670;&nbsp;</a></span>REG_DMAC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CHSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Handler Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00101">101</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a01c95b0c99fd5b0b0ff1c85deaaded27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c95b0c99fd5b0b0ff1c85deaaded27">&#9670;&nbsp;</a></span>REG_DMAC_CREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CREQ&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Software Chunk Transfer Request Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00093">93</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a8745795499a5191ee2392149c3c3397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8745795499a5191ee2392149c3c3397c">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00105">105</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a0a66368dbbe5a75bdc26b7ac7622360a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a66368dbbe5a75bdc26b7ac7622360a">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00111">111</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ac6e7b2151033411b0d650e6584a1ab13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e7b2151033411b0d650e6584a1ab13">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00117">117</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a1aa5e6140b5fe7cddb33e2ba22f1dcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa5e6140b5fe7cddb33e2ba22f1dcec">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00123">123</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a7286f566f185cef406b1492466454d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7286f566f185cef406b1492466454d16">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00129">129</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="af4916db2c1ae61500b4c40bd669d7ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4916db2c1ae61500b4c40bd669d7ea7">&#9670;&nbsp;</a></span>REG_DMAC_CTRLA5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLA5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control A Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00135">135</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ad43cd19c66537388431ebf35db7e05d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43cd19c66537388431ebf35db7e05d5">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00106">106</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ac111eaa2bbe2e8b0e360c858c0859dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac111eaa2bbe2e8b0e360c858c0859dc3">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4074U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00112">112</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="aa13781eb18a08c648d95d15224040e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13781eb18a08c648d95d15224040e1c">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C409CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00118">118</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a372bb97735e8a1ac4108ab8366314d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372bb97735e8a1ac4108ab8366314d1a">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00124">124</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a3b96b3e3cc61d1b8e6c2d171707cb740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b96b3e3cc61d1b8e6c2d171707cb740">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00130">130</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="af0e66f450880a29ecb1847b4bee7cfe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e66f450880a29ecb1847b4bee7cfe8">&#9670;&nbsp;</a></span>REG_DMAC_CTRLB5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_CTRLB5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Control B Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00136">136</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="acd3bbd90b318b7a960544912b6d23a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3bbd90b318b7a960544912b6d23a19">&#9670;&nbsp;</a></span>REG_DMAC_DADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00103">103</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a6ea402ae30a45565a1a1eb3fe791c016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea402ae30a45565a1a1eb3fe791c016">&#9670;&nbsp;</a></span>REG_DMAC_DADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00109">109</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a6c552ef46d6611010face6420132897c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c552ef46d6611010face6420132897c">&#9670;&nbsp;</a></span>REG_DMAC_DADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00115">115</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a2ea97cb26aa217b34d605263af7b480d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea97cb26aa217b34d605263af7b480d">&#9670;&nbsp;</a></span>REG_DMAC_DADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00121">121</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a4594a6bfdc9a34e29aee3509d9417d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4594a6bfdc9a34e29aee3509d9417d83">&#9670;&nbsp;</a></span>REG_DMAC_DADDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00127">127</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="acdb6bbbc4682bc270288f1942e7fcc4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdb6bbbc4682bc270288f1942e7fcc4f">&#9670;&nbsp;</a></span>REG_DMAC_DADDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DADDR5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Destination Address Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00133">133</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ad0fc30d84ae35c25b99b94847e21633d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fc30d84ae35c25b99b94847e21633d">&#9670;&nbsp;</a></span>REG_DMAC_DSCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00104">104</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a5a060cb65b341efa9552df100040ae0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a060cb65b341efa9552df100040ae0f">&#9670;&nbsp;</a></span>REG_DMAC_DSCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00110">110</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a22d7c051e8832d8a6e727f794bdc939f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d7c051e8832d8a6e727f794bdc939f">&#9670;&nbsp;</a></span>REG_DMAC_DSCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00116">116</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a296951b12a4770494a062ad03cdedf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a296951b12a4770494a062ad03cdedf8e">&#9670;&nbsp;</a></span>REG_DMAC_DSCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00122">122</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="acba84b6d33633e20636353c6accb9ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba84b6d33633e20636353c6accb9ad0">&#9670;&nbsp;</a></span>REG_DMAC_DSCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00128">128</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a02546d6546066c65e7e7369aadefb1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02546d6546066c65e7e7369aadefb1db">&#9670;&nbsp;</a></span>REG_DMAC_DSCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_DSCR5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C410CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Descriptor Address Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00134">134</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="ac469b42776adccd221e9a52382f6127f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac469b42776adccd221e9a52382f6127f">&#9670;&nbsp;</a></span>REG_DMAC_EBCIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_EBCIDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register. </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00096">96</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="afa30fe323d8e464e323b6682e93838a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa30fe323d8e464e323b6682e93838a1">&#9670;&nbsp;</a></span>REG_DMAC_EBCIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_EBCIER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400C4018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register. </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00095">95</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a4ab882ed4036b5738920d780ebf5af0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab882ed4036b5738920d780ebf5af0c">&#9670;&nbsp;</a></span>REG_DMAC_EBCIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_EBCIMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register. </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00097">97</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a492c3ed9cdd6b55a4b165fd00a16e0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c3ed9cdd6b55a4b165fd00a16e0f4">&#9670;&nbsp;</a></span>REG_DMAC_EBCISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_EBCISR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C4024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register. </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00098">98</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a42425d56a6f45c70b9c98aa8620c1452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42425d56a6f45c70b9c98aa8620c1452">&#9670;&nbsp;</a></span>REG_DMAC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_EN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00091">91</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="aa89404ca34eeb919881fffcc64ebc5ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa89404ca34eeb919881fffcc64ebc5ec">&#9670;&nbsp;</a></span>REG_DMAC_GCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_GCFG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Global Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00090">90</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="abcc16a6594e3c4ec200cad4b2e2c6bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc16a6594e3c4ec200cad4b2e2c6bb1">&#9670;&nbsp;</a></span>REG_DMAC_LAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_LAST&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Software Last Transfer Flag Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00094">94</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a11f891603b31d9aff8656ae19bc83a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f891603b31d9aff8656ae19bc83a29">&#9670;&nbsp;</a></span>REG_DMAC_SADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C403CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00102">102</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a3a807c5b4c02356e23647ce528157511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a807c5b4c02356e23647ce528157511">&#9670;&nbsp;</a></span>REG_DMAC_SADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00108">108</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a400780680eae2b32d7a8e737aa902e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400780680eae2b32d7a8e737aa902e19">&#9670;&nbsp;</a></span>REG_DMAC_SADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C408CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00114">114</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a346f5f17e6da463421784c55731d3673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346f5f17e6da463421784c55731d3673">&#9670;&nbsp;</a></span>REG_DMAC_SADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00120">120</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a7cf0e4c5aec24a5c28c5b274be2bcb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf0e4c5aec24a5c28c5b274be2bcb45">&#9670;&nbsp;</a></span>REG_DMAC_SADDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C40DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00126">126</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a3d8cee504d37483f78bde678a932d588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8cee504d37483f78bde678a932d588">&#9670;&nbsp;</a></span>REG_DMAC_SADDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SADDR5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Channel Source Address Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00132">132</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a913f6e7edf0148cc98620fbdbb52efe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913f6e7edf0148cc98620fbdbb52efe9">&#9670;&nbsp;</a></span>REG_DMAC_SREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_SREQ&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C4008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Software Single Request Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00092">92</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="acc175b4da06461fedc8aa2b254401261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc175b4da06461fedc8aa2b254401261">&#9670;&nbsp;</a></span>REG_DMAC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400C41E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00138">138</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
<a id="a279dca32a15ede64f96086a6bdb35f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279dca32a15ede64f96086a6bdb35f3d">&#9670;&nbsp;</a></span>REG_DMAC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMAC_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400C41E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DMAC) DMAC Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__dmac_8h_source.html#l00139">139</a> of file <a class="el" href="instance__dmac_8h_source.html">instance_dmac.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
