#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 27 02:33:05 2018
# Process ID: 129824
# Current directory: D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.runs/synth_1
# Command line: vivado.exe -log data_transition.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_transition.tcl
# Log file: D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.runs/synth_1/data_transition.vds
# Journal file: D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source data_transition.tcl -notrace
Command: synth_design -top data_transition -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 162240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 306.633 ; gain = 82.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_transition' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:39]
	Parameter N bound to: 8 - type: integer 
	Parameter TS bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'r_shape_form' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_0' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_1' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_2' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_3' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_4' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_5' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_6' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'w_segment_off_7' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:72]
WARNING: [Synth 8-614] signal 'r_data' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:98]
	Parameter N bound to: 8 - type: integer 
	Parameter TS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:5' bound to instance 'spi_component' of component 'spi_master' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:119]
INFO: [Synth 8-638] synthesizing module 'spi_master' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:20]
	Parameter N bound to: 8 - type: integer 
	Parameter TS bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:61]
INFO: [Synth 8-226] default block is never used [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:100]
INFO: [Synth 8-3491] module 'prescaler' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd:5' bound to instance 'prescaler_component' of component 'prescaler' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:149]
INFO: [Synth 8-638] synthesizing module 'prescaler' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'prescaler' (1#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd:12]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd:26' bound to instance 'counter_component' of component 'counter' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:155]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd:35]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd:35]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'shiftlne' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/shiftlne.vhd:5' bound to instance 'shiftlne_component' of component 'shiftlne' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:162]
INFO: [Synth 8-638] synthesizing module 'shiftlne' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/shiftlne.vhd:17]
	Parameter N bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'i_tx_register' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/shiftlne.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'shiftlne' (3#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/shiftlne.vhd:17]
WARNING: [Synth 8-614] signal 'r_data_register' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:205]
WARNING: [Synth 8-6014] Unused sequential element w_load_shift_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'spi_master' (4#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:20]
INFO: [Synth 8-3491] module 'delay_logic' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd:6' bound to instance 'delay_logic_component' of component 'delay_logic' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:131]
INFO: [Synth 8-638] synthesizing module 'delay_logic' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'delay_logic' (5#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd:12]
INFO: [Synth 8-3491] module 'select_logic' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:6' bound to instance 'select_logic_component' of component 'select_logic' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:137]
INFO: [Synth 8-638] synthesizing module 'select_logic' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'select_logic' (6#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:15]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'signed_to_bcd' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/signed_to_bcd.vhd:6' bound to instance 'signed_to_bcd_component' of component 'signed_to_bcd' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:145]
INFO: [Synth 8-638] synthesizing module 'signed_to_bcd' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/signed_to_bcd.vhd:21]
	Parameter N bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bcd_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/signed_to_bcd.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'signed_to_bcd' (7#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/signed_to_bcd.vhd:21]
INFO: [Synth 8-3491] module 'bcd_to_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:7' bound to instance 'bcd_to_sevenseg_component' of component 'bcd_to_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:157]
INFO: [Synth 8-638] synthesizing module 'bcd_to_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:21]
INFO: [Synth 8-3491] module 'converter_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:4' bound to instance 'seg0' of component 'converter_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:24]
INFO: [Synth 8-638] synthesizing module 'converter_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'converter_sevenseg' (8#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:11]
INFO: [Synth 8-3491] module 'converter_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:4' bound to instance 'seg1' of component 'converter_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:25]
INFO: [Synth 8-3491] module 'converter_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:4' bound to instance 'seg2' of component 'converter_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:26]
INFO: [Synth 8-3491] module 'converter_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/converter_sevenseg.vhd:4' bound to instance 'seg3' of component 'converter_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:27]
INFO: [Synth 8-226] default block is never used [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_sevenseg' (9#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/bcd_to_sevenseg.vhd:21]
INFO: [Synth 8-3491] module 'driver_sevenseg' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:6' bound to instance 'driver_sevenseg_component' of component 'driver_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:174]
INFO: [Synth 8-638] synthesizing module 'driver_sevenseg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:26]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'one' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'hundred' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'sign' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'ten' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'thousand' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
WARNING: [Synth 8-614] signal 'xyzt' is read in the process but is not in the sensitivity list [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:48]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'counter_driver' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter_driver.vhd:5' bound to instance 'output_component' of component 'counter_driver' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:82]
INFO: [Synth 8-638] synthesizing module 'counter_driver' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter_driver.vhd:14]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_driver' (10#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter_driver.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'driver_sevenseg' (11#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:26]
INFO: [Synth 8-3491] module 'data_update' declared at 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_update.vhd:6' bound to instance 'data_update_component' of component 'data_update' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:194]
INFO: [Synth 8-638] synthesizing module 'data_update' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_update.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'data_update' (12#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_update.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'data_transition' (13#1) [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd:39]
WARNING: [Synth 8-3331] design bcd_to_sevenseg has unconnected port i_clk
WARNING: [Synth 8-3331] design select_logic has unconnected port i_clk
WARNING: [Synth 8-3331] design data_transition has unconnected port i_reset
WARNING: [Synth 8-3331] design data_transition has unconnected port i_reset_x
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 356.395 ; gain = 132.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 356.395 ; gain = 132.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Skrivebord/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [E:/Skrivebord/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Skrivebord/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/data_transition_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/data_transition_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 696.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 696.422 ; gain = 472.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 696.422 ; gain = 472.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 696.422 ; gain = 472.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd:43]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:59]
INFO: [Synth 8-5546] ROM "w_finish_counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_enable_shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_load_shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_slave_select" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_x_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd:21]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_logic'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:26]
INFO: [Synth 8-5544] ROM "o_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter_driver.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element output_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_update.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_reg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd:209]
WARNING: [Synth 8-327] inferring latch for variable 'o_out_reg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:26]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s4 |                              001 |                              100
                      s3 |                              010 |                              011
                      s2 |                              011 |                              010
                      s1 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'select_logic'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'shape_form_reg' [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 696.422 ; gain = 472.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	  10 Input      3 Bit        Muxes := 1     
	  26 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_transition 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module prescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module shiftlne 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module spi_master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module delay_logic 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module select_logic 
Detailed RTL Component Info : 
+---Muxes : 
	  26 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module signed_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
Module bcd_to_sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module driver_sevenseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element data_update_component/w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_update.vhd:22]
INFO: [Synth 8-5546] ROM "spi_component/w_finish_counting" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spi_component/prescaler_component/w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element spi_component/counter_component/w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element delay_logic_component/counter_x_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element driver_sevenseg_component/output_component/w_counter_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter_driver.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element driver_sevenseg_component/output_reg was removed.  [D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/driver_sevenseg.vhd:39]
WARNING: [Synth 8-3331] design data_transition has unconnected port i_reset
WARNING: [Synth 8-3331] design data_transition has unconnected port i_reset_x
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\driver_sevenseg_component/shape_form_reg[0] )
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[63]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[62]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[61]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[60]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[47]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[46]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[45]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[44]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[31]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[30]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[29]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[28]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[15]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[14]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[13]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (spi_component/o_data_reg[12]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (driver_sevenseg_component/shape_form_reg[0]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (delay_logic_component/counter_x_reg[30]) is unused and will be removed from module data_transition.
WARNING: [Synth 8-3332] Sequential element (delay_logic_component/counter_x_reg[31]) is unused and will be removed from module data_transition.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 696.422 ; gain = 472.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 720.773 ; gain = 496.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 760.379 ; gain = 536.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|data_transition | spi_component/shiftlne_component/io_shift_register_reg[55] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|data_transition | spi_component/shiftlne_component/io_shift_register_reg[40] | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
+----------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    16|
|3     |LUT1   |    51|
|4     |LUT2   |    15|
|5     |LUT3   |    22|
|6     |LUT4   |    11|
|7     |LUT5   |    49|
|8     |LUT6   |    71|
|9     |MUXF7  |    15|
|10    |SRL16E |     4|
|11    |FDCE   |    55|
|12    |FDPE   |     6|
|13    |FDRE   |    82|
|14    |LD     |    57|
|15    |IBUF   |     9|
|16    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+----------------+------+
|      |Instance                    |Module          |Cells |
+------+----------------------------+----------------+------+
|1     |top                         |                |   485|
|2     |  delay_logic_component     |delay_logic     |    69|
|3     |  driver_sevenseg_component |driver_sevenseg |    84|
|4     |    output_component        |counter_driver  |    46|
|5     |  select_logic_component    |select_logic    |    18|
|6     |  signed_to_bcd_component   |signed_to_bcd   |    89|
|7     |  spi_component             |spi_master      |   193|
|8     |    counter_component       |counter         |    19|
|9     |    prescaler_component     |prescaler       |    11|
|10    |    shiftlne_component      |shiftlne        |    66|
+------+----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 770.246 ; gain = 206.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 770.246 ; gain = 546.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  LD => LDCE: 57 instances

72 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 770.246 ; gain = 554.387
INFO: [Common 17-1381] The checkpoint 'D:/fpga_accelerometer/fpga_accelerometer/fpga_accelerometer.runs/synth_1/data_transition.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 770.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 02:33:45 2018...
