Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Wed Apr 26 10:32:42 2023
| Host              : reactor running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./report/single_heap_sort_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (101)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (101)
---------------------------------
 There are 101 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.497        0.000                      0                 1101        0.075        0.000                      0                 1101        4.725        0.000                       0                   603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.497        0.000                      0                 1101        0.075        0.000                      0                 1101        4.725        0.000                       0                   603  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.665ns (27.720%)  route 1.734ns (72.280%))
  Logic Levels:           9  (CARRY8=3 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=602, unset)          0.028     0.028    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.107 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/right_reg_222_reg[7]/Q
                         net (fo=4, unplaced)         0.149     0.256    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/zext_ln27_fu_168_p1[7]
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.326 f  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5/O
                         net (fo=1, unplaced)         0.242     0.568    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_i_5_n_2
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     0.708 f  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     0.713    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[4])
                                                      0.092     0.805 f  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2_carry__0/CO[4]
                         net (fo=34, unplaced)        0.244     1.049    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln27_fu_163_p2
                         LUT2 (Prop_LUT2_I1_O)        0.070     1.119 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4/O
                         net (fo=46, unplaced)        0.253     1.372    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_address1[19]_INST_0_i_4_n_2
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.410 f  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/largest_2_load_reg_247[30]_i_3/O
                         net (fo=2, unplaced)         0.185     1.595    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_reg_210_reg[30]_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.633 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/largest_2_load_reg_247[30]_i_1/O
                         net (fo=5, unplaced)         0.203     1.836    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][30]
                         LUT4 (Prop_LUT4_I2_O)        0.037     1.873 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U/icmp_ln31_fu_188_p2_carry__0_i_1/O
                         net (fo=1, unplaced)         0.028     1.901    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/flow_control_loop_pipe_sequential_init_U_n_23
                         CARRY8 (Prop_CARRY8_S[2]_CO[2])
                                                      0.063     1.964 f  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2_carry__0/CO[2]
                         net (fo=7, unplaced)         0.210     2.174    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/icmp_ln31_fu_188_p2
                         LUT2 (Prop_LUT2_I1_O)        0.038     2.212 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_CS_fsm[3]_i_1__0/O
                         net (fo=63, unplaced)        0.215     2.427    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_NS_fsm_0[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=602, unset)          0.020    10.020    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
                         FDRE (Setup_FDRE_C_CE)      -0.061     9.924    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_VITIS_LOOP_17_1_fu_92/input_r_addr_6_reg_271_reg[0]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  7.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=602, unset)          0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.038     0.050 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=3, unplaced)         0.050     0.100    bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_output_data_fu_99/flow_control_loop_pipe_sequential_init_U/Q[0]
                         LUT6 (Prop_LUT6_I5_O)        0.023     0.123 r  bd_0_i/hls_inst/inst/grp_single_heap_sort_Pipeline_output_data_fu_99/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__1/O
                         net (fo=1, unplaced)         0.016     0.139    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=602, unset)          0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
                         FDSE (Hold_FDSE_C_D)         0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.550         10.000      9.450                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



