IP Upgrade report for cinnabon
Thu Feb 13 00:50:50 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Feb 13 00:50:50 2020           ;
; Quartus Prime Version        ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                ; cinnabon                                    ;
; Top-level Entity Name        ; cinnabon                                    ;
; Family                       ; Cyclone IV GX                               ;
+------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                                ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-----------------+-------------------------------------------------------------+
; Entity Name   ; Component Name ; Version ; Original Source File                      ; Generation File Path ; New Source File ; Message                                                     ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-----------------+-------------------------------------------------------------+
; cinnabon_qsys ; Qsys           ; 16.1    ; cinnabon_qsys/synthesis/cinnabon_qsys.qip ; cinnabon_qsys.qsys   ;                 ; Error upgrading Platform Designer file "cinnabon_qsys.qsys" ;
+---------------+----------------+---------+-------------------------------------------+----------------------+-----------------+-------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "cinnabon_qsys.qsys" to "cinnabon_qsys.BAK.qsys"
Info (11902): Backing up file "cinnabon_qsys/synthesis/cinnabon_qsys.v" to "cinnabon_qsys.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "cinnabon_qsys.qsys"
Info: 2020.02.13.00:49:56 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.02.13.00:49:56 Info: Finished upgrading the ip cores
Info: 2020.02.13.00:50:04 Info: Saving generation log to D:/cinnabon/cinnabon_qsys
Info: 2020.02.13.00:50:04 Info: Starting: Create simulation model
Info: 2020.02.13.00:50:04 Info: qsys-generate D:\cinnabon\cinnabon_qsys.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\cinnabon\cinnabon_qsys\simulation --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.02.13.00:50:04 Info: Loading cinnabon
Info: 2020.02.13.00:50:04 Info: Reading input file
Info: 2020.02.13.00:50:04 Info: Adding altpll_0 [altpll 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module altpll_0
Info: 2020.02.13.00:50:04 Info: Adding clk_50 [clock_source 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module clk_50
Info: 2020.02.13.00:50:04 Info: Adding nco_ii_0 [altera_nco_ii 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module nco_ii_0
Info: 2020.02.13.00:50:04 Info: Adding onchip_memory [altera_avalon_onchip_memory2 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module onchip_memory
Info: 2020.02.13.00:50:04 Info: Adding pcie_ip [altera_pcie_hard_ip 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module pcie_ip
Info: 2020.02.13.00:50:04 Info: Adding pio_0 [altera_avalon_pio 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module pio_0
Info: 2020.02.13.00:50:04 Info: Adding sgdma [altera_avalon_sgdma 19.1]
Info: 2020.02.13.00:50:04 Info: Parameterizing module sgdma
Info: 2020.02.13.00:50:04 Info: Building connections
Info: 2020.02.13.00:50:04 Info: Parameterizing connections
Info: 2020.02.13.00:50:04 Info: Validating
Info: 2020.02.13.00:50:05 Info: Done reading input file
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 19.1), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk
Warning: 2020.02.13.00:50:06 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst
Info: 2020.02.13.00:50:06 Info: cinnabon_qsys: Generating cinnabon_qsys "cinnabon_qsys" for SIM_VERILOG
Info: 2020.02.13.00:50:13 Info: altpll_0: Generating Verilog simulation model
Warning: 2020.02.13.00:50:23 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: 2020.02.13.00:50:23 Info: altpll_0: Generated simulation model cinnabon_qsys_altpll_0.vo
Info: 2020.02.13.00:50:23 Info: altpll_0: "cinnabon_qsys" instantiated altpll "altpll_0"
Info: 2020.02.13.00:50:23 Info: nco_ii_0: "cinnabon_qsys" instantiated altera_nco_ii "nco_ii_0"
Info: 2020.02.13.00:50:23 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: 2020.02.13.00:50:23 Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen//cinnabon_qsys_onchip_memory_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0008_onchip_memory_gen
Info: 2020.02.13.00:50:25 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: 2020.02.13.00:50:25 Info: onchip_memory: "cinnabon_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: 2020.02.13.00:50:25 Info: pcie_ip: "cinnabon_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: 2020.02.13.00:50:25 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'
Info: 2020.02.13.00:50:25 Info: pio_0:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen//cinnabon_qsys_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0009_pio_0_gen
Info: 2020.02.13.00:50:25 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'
Info: 2020.02.13.00:50:25 Info: pio_0: "cinnabon_qsys" instantiated altera_avalon_pio "pio_0"
Info: 2020.02.13.00:50:25 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'
Info: 2020.02.13.00:50:25 Info: sgdma:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen//cinnabon_qsys_sgdma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0010_sgdma_gen
Info: 2020.02.13.00:50:26 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'
Info: 2020.02.13.00:50:26 Info: sgdma: "cinnabon_qsys" instantiated altera_avalon_sgdma "sgdma"
Info: 2020.02.13.00:50:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:30 Info: mm_interconnect_0: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.02.13.00:50:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:31 Info: mm_interconnect_1: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2020.02.13.00:50:31 Info: irq_mapper: "cinnabon_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.02.13.00:50:31 Info: rst_controller: "cinnabon_qsys" instantiated altera_reset_controller "rst_controller"
Info: 2020.02.13.00:50:32 Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: 2020.02.13.00:50:32 Info: altgx_internal: Family: Cyclone IV GX
Info: 2020.02.13.00:50:32 Info: altgx_internal: Subprotocol: Gen 1-x1
Error: 2020.02.13.00:50:32 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file $output_dir
Info: 2020.02.13.00:50:32 Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Error: 2020.02.13.00:50:32 Error: Generation stopped, 85 or more modules remaining
Info: 2020.02.13.00:50:32 Info: cinnabon_qsys: Done "cinnabon_qsys" with 47 modules, 79 files
Error: 2020.02.13.00:50:32 Error: qsys-generate failed with exit code 1: 3 Errors, 35 Warnings
Info: 2020.02.13.00:50:32 Info: Finished: Create simulation model
Info: 2020.02.13.00:50:32 Info: Starting: Create Modelsim Project.
Info: 2020.02.13.00:50:32 Info: sim-script-gen --spd=D:\cinnabon\cinnabon_qsys\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:32 Info: Doing: ip-make-simscript --spd=D:\cinnabon\cinnabon_qsys\cinnabon_qsys.spd --output-directory=D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:33 Info: Generating the following file(s) for MODELSIM simulator in D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:33 Info:     mentor
Info: 2020.02.13.00:50:33 Info: Generating the following file(s) for VCS simulator in D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:33 Info:     synopsys/vcs
Info: 2020.02.13.00:50:33 Info: Generating the following file(s) for VCSMX simulator in D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:33 Info:     synopsys/vcsmx
Info: 2020.02.13.00:50:33 Info:     synopsys/vcsmx
Info: 2020.02.13.00:50:33 Info: Generating the following file(s) for NCSIM simulator in D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:33 Info:     cadence
Info: 2020.02.13.00:50:33 Info:     cadence
Info: 2020.02.13.00:50:33 Info:     cadence
Info: 2020.02.13.00:50:33 Info:     11 .cds.lib files in cadence/cds_libs
Info: 2020.02.13.00:50:33 Info: Generating the following file(s) for RIVIERA simulator in D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:34 Info:     aldec
Info: 2020.02.13.00:50:34 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/cinnabon/cinnabon_qsys/simulation
Info: 2020.02.13.00:50:34 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.02.13.00:50:34 Info: Finished: Create Modelsim Project.
Info: 2020.02.13.00:50:34 Info: Starting: Create block symbol file (.bsf)
Info: 2020.02.13.00:50:34 Info: qsys-generate D:\cinnabon\cinnabon_qsys.qsys --block-symbol-file --output-directory=D:\cinnabon\cinnabon_qsys --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.02.13.00:50:34 Info: Loading cinnabon
Info: 2020.02.13.00:50:34 Info: Reading input file
Info: 2020.02.13.00:50:34 Info: Adding altpll_0 [altpll 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module altpll_0
Info: 2020.02.13.00:50:34 Info: Adding clk_50 [clock_source 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module clk_50
Info: 2020.02.13.00:50:34 Info: Adding nco_ii_0 [altera_nco_ii 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module nco_ii_0
Info: 2020.02.13.00:50:34 Info: Adding onchip_memory [altera_avalon_onchip_memory2 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module onchip_memory
Info: 2020.02.13.00:50:34 Info: Adding pcie_ip [altera_pcie_hard_ip 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module pcie_ip
Info: 2020.02.13.00:50:34 Info: Adding pio_0 [altera_avalon_pio 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module pio_0
Info: 2020.02.13.00:50:34 Info: Adding sgdma [altera_avalon_sgdma 19.1]
Info: 2020.02.13.00:50:34 Info: Parameterizing module sgdma
Info: 2020.02.13.00:50:34 Info: Building connections
Info: 2020.02.13.00:50:34 Info: Parameterizing connections
Info: 2020.02.13.00:50:34 Info: Validating
Info: 2020.02.13.00:50:34 Info: Done reading input file
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 19.1), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.02.13.00:50:35 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk
Warning: 2020.02.13.00:50:35 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst
Info: 2020.02.13.00:50:35 Info: qsys-generate succeeded.
Info: 2020.02.13.00:50:35 Info: Finished: Create block symbol file (.bsf)
Info: 2020.02.13.00:50:35 Info:
Info: 2020.02.13.00:50:35 Info: Starting: Create HDL design files for synthesis
Info: 2020.02.13.00:50:35 Info: qsys-generate D:\cinnabon\cinnabon_qsys.qsys --synthesis=VERILOG --output-directory=D:\cinnabon\cinnabon_qsys\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Info: 2020.02.13.00:50:35 Info: Loading cinnabon
Info: 2020.02.13.00:50:35 Info: Reading input file
Info: 2020.02.13.00:50:35 Info: Adding altpll_0 [altpll 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module altpll_0
Info: 2020.02.13.00:50:35 Info: Adding clk_50 [clock_source 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module clk_50
Info: 2020.02.13.00:50:35 Info: Adding nco_ii_0 [altera_nco_ii 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module nco_ii_0
Info: 2020.02.13.00:50:35 Info: Adding onchip_memory [altera_avalon_onchip_memory2 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module onchip_memory
Info: 2020.02.13.00:50:35 Info: Adding pcie_ip [altera_pcie_hard_ip 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module pcie_ip
Info: 2020.02.13.00:50:35 Info: Adding pio_0 [altera_avalon_pio 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module pio_0
Info: 2020.02.13.00:50:35 Info: Adding sgdma [altera_avalon_sgdma 19.1]
Info: 2020.02.13.00:50:35 Info: Parameterizing module sgdma
Info: 2020.02.13.00:50:35 Info: Building connections
Info: 2020.02.13.00:50:35 Info: Parameterizing connections
Info: 2020.02.13.00:50:35 Info: Validating
Info: 2020.02.13.00:50:36 Info: Done reading input file
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 1_0 mapped to 18 -bit Avalon-MM address
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 19.1), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 19.1)
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_ack: Interface has no signals
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_num: Interface has no signals
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.app_msi_req: Interface has no signals
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pcie_ip.altgx_internal: Lanes: 1
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys.sgdma: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.nco_ii_0.in: nco_ii_0.in must be connected to an Avalon-ST source
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: pcie_ip.powerdown must be exported, or connected to a matching conduit.
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated clock interface.  Export nco_ii_0.clk
Warning: 2020.02.13.00:50:37 Warning: cinnabon_qsys.: You have exported the interface nco_ii_0.out but not its associated reset interface.  Export nco_ii_0.rst
Info: 2020.02.13.00:50:37 Info: cinnabon_qsys: Generating cinnabon_qsys "cinnabon_qsys" for QUARTUS_SYNTH
Info: 2020.02.13.00:50:41 Info: altpll_0: "cinnabon_qsys" instantiated altpll "altpll_0"
Info: 2020.02.13.00:50:42 Info: nco_ii_0: "cinnabon_qsys" instantiated altera_nco_ii "nco_ii_0"
Info: 2020.02.13.00:50:42 Info: onchip_memory: Starting RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: 2020.02.13.00:50:42 Info: onchip_memory:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cinnabon_qsys_onchip_memory --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0019_onchip_memory_gen/
Info: 2020.02.13.00:50:42 Info: onchip_memory: Done RTL generation for module 'cinnabon_qsys_onchip_memory'
Info: 2020.02.13.00:50:42 Info: onchip_memory: "cinnabon_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: 2020.02.13.00:50:42 Info: pcie_ip: "cinnabon_qsys" instantiated altera_pcie_hard_ip "pcie_ip"
Info: 2020.02.13.00:50:43 Info: pio_0: Starting RTL generation for module 'cinnabon_qsys_pio_0'
Info: 2020.02.13.00:50:43 Info: pio_0:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cinnabon_qsys_pio_0 --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0020_pio_0_gen/
Info: 2020.02.13.00:50:43 Info: pio_0: Done RTL generation for module 'cinnabon_qsys_pio_0'
Info: 2020.02.13.00:50:43 Info: pio_0: "cinnabon_qsys" instantiated altera_avalon_pio "pio_0"
Info: 2020.02.13.00:50:43 Info: sgdma: Starting RTL generation for module 'cinnabon_qsys_sgdma'
Info: 2020.02.13.00:50:43 Info: sgdma:   Generation command is [exec D:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=cinnabon_qsys_sgdma --dir=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/ --quartus_dir=D:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/KLUTC_~1/AppData/Local/Temp/alt8305_894914291135964888.dir/0021_sgdma_gen/
Info: 2020.02.13.00:50:43 Info: sgdma: Done RTL generation for module 'cinnabon_qsys_sgdma'
Info: 2020.02.13.00:50:43 Info: sgdma: "cinnabon_qsys" instantiated altera_avalon_sgdma "sgdma"
Info: 2020.02.13.00:50:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:46 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:47 Info: mm_interconnect_0: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2020.02.13.00:50:47 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:48 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2020.02.13.00:50:48 Info: mm_interconnect_1: "cinnabon_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2020.02.13.00:50:48 Info: irq_mapper: "cinnabon_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: 2020.02.13.00:50:48 Info: rst_controller: "cinnabon_qsys" instantiated altera_reset_controller "rst_controller"
Info: 2020.02.13.00:50:48 Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: 2020.02.13.00:50:49 Info: altgx_internal: Family: Cyclone IV GX
Info: 2020.02.13.00:50:49 Info: altgx_internal: Subprotocol: Gen 1-x1
Error: 2020.02.13.00:50:49 Error: altgx_internal: Generation callback did not provide a top level file (expected `add_file $output_dir
Info: 2020.02.13.00:50:49 Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Error: 2020.02.13.00:50:49 Error: Generation stopped, 85 or more modules remaining
Info: 2020.02.13.00:50:49 Info: cinnabon_qsys: Done "cinnabon_qsys" with 47 modules, 50 files
Error: 2020.02.13.00:50:49 Error: qsys-generate failed with exit code 1: 3 Errors, 34 Warnings
Info: 2020.02.13.00:50:49 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "cinnabon_qsys.BAK.qsys" to "cinnabon_qsys.qsys"
Error (14923): Error upgrading Platform Designer file "cinnabon_qsys.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "cinnabon_qsys.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script d:/intelfpga_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 11 errors, 103 warnings
    Error: Peak virtual memory: 682 megabytes
    Error: Processing ended: Thu Feb 13 00:50:51 2020
    Error: Elapsed time: 00:01:14
    Error: Total CPU time (on all processors): 00:02:11


