
---------- Begin Simulation Statistics ----------
final_tick                               164630004343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31830                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828132                       # Number of bytes of host memory used
host_op_rate                                    54875                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   314.17                       # Real time elapsed on the host
host_tick_rate                               80776609                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000015                       # Number of instructions simulated
sim_ops                                      17240059                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025378                       # Number of seconds simulated
sim_ticks                                 25377699250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               24                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  24                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                840396                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       540896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1086021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6519912                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562896                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7021711                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2738126                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6519912                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3781786                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7174526                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83245                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       384827                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17672940                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11428104                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562918                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1024569                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19484200                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240038                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47705527                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.361384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.375216                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     42938591     90.01%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1640721      3.44%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       357263      0.75%     94.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       938976      1.97%     96.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       398488      0.84%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       233998      0.49%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       103078      0.22%     97.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        69843      0.15%     97.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1024569      2.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47705527                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177966                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454882                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093980     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454882     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240038                       # Class of committed instruction
system.switch_cpus.commit.refs                4088995                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.075536                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.075536                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      41528689                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44354490                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2398177                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4826639                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         563839                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1434049                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5337462                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                788409                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              977828                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25605                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7174526                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2482340                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              47411246                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        120416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29573163                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1127678                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.141355                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2776157                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2821371                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.582661                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50751399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.007884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.448527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         42305736     83.36%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           392355      0.77%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           573513      1.13%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           540505      1.07%     86.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           868225      1.71%     88.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           974807      1.92%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           373175      0.74%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           380029      0.75%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4343054      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50751399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       739379                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3751586                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.690733                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11590893                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             977684                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21105212                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6696553                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1470486                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36706956                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10613209                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1277787                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35058428                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         228201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3225203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         563839                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3603409                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       585982                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       114790                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          888                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1537                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3241666                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       836371                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1537                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       587270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30616297                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28753211                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.684860                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20967879                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.566506                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28903990                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         47866130                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23799866                       # number of integer regfile writes
system.switch_cpus.ipc                       0.197024                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.197024                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       337765      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24086535     66.29%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1085      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10863767     29.90%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1047068      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36336220                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1369918                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037701                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          291943     21.31%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1035034     75.55%     96.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         42941      3.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37368373                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    125215160                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28753211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56174921                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36706956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36336220                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19466876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       421408                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26612301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50751399                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.715965                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.650149                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     39612528     78.05%     78.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3158175      6.22%     84.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1652405      3.26%     87.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1516768      2.99%     90.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1753074      3.45%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1222749      2.41%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1010126      1.99%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       468458      0.92%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       357116      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50751399                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.715909                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2482363                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       469040                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       479150                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6696553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1470486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20401638                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 50755377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30763071                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4281352                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3072224                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8321201                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        233583                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106818772                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41565631                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50610240                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5294564                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         124329                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         563839                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11053714                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29198290                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57346515                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         3981                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6836                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7362744                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6813                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             83405196                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76528557                       # The number of ROB writes
system.switch_cpus.timesIdled                      47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       276889                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         276889                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             538176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75971                       # Transaction distribution
system.membus.trans_dist::CleanEvict           464925                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6949                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6949                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        538176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1631146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1631146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1631146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39750144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39750144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39750144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            545125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  545125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              545125                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1514071999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3027068750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25377699250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       352430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1192312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936259                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     78947328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               78951296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          588712                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4862144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1545867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383449                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1268978     82.09%     82.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 276889     17.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1545867                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1233068000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435632000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       412052                       # number of demand (read+write) hits
system.l2.demand_hits::total                   412052                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       412052                       # number of overall hits
system.l2.overall_hits::total                  412052                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       545036                       # number of demand (read+write) misses
system.l2.demand_misses::total                 545103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       545036                       # number of overall misses
system.l2.overall_misses::total                545103                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  54744091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54749182500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5091500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  54744091000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54749182500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957088                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957088                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.569473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.569503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.569473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.569503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83467.213115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100441.238744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100438.233692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83467.213115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100441.238744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100438.233692                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        14                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               75971                       # number of writebacks
system.l2.writebacks::total                     75971                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       545036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            545097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       545036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           545119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4481500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  49293731000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49298212500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1930481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4481500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  49293731000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49300142981                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.569473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.569497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.569473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.569520                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73467.213115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90441.238744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90439.339237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87749.136364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73467.213115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90441.238744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90439.230665                       # average overall mshr miss latency
system.l2.replacements                         588673                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       276459                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           276459                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       276459                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       276459                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       229112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        229112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           22                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             22                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1930481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1930481                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87749.136364                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87749.136364                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6949                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    583172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     583172500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.333541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.333541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83921.787308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83921.787308                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    513682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    513682500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.333541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.333541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73921.787308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73921.787308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5091500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83467.213115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82120.967742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4481500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4481500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73467.213115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73467.213115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       398167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            398167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       538087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          538092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  54160918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54160918500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.574723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.574726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100654.575375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100653.640084                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       538087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       538087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  48780048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48780048500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.574723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90654.575375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90654.575375                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.153521                       # Cycle average of tags in use
system.l2.tags.total_refs                     1527451                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    588673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.594736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     237.440149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.408428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.135533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.284826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3843.878313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.057969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1572                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8245665                       # Number of tag accesses
system.l2.tags.data_accesses                  8245665                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     34882304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34888000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4862144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4862144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       545036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              545125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75971                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75971                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher        55482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       153836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1374525864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1374750314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       153836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           156358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191591206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191591206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191591206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        55482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       153836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1374525864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1566341519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     75936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    543850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000297524250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4702                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4702                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1069592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              71329                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      545119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      75971                       # Number of write requests accepted
system.mem_ctrls.readBursts                    545119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    75971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4865                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16529826503                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2719665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26728570253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30389.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49139.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    83477                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                545119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                75971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  203341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  127951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       512773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.362576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.389019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    50.070508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       452393     88.22%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49630      9.68%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7293      1.42%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2146      0.42%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          708      0.14%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          329      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          139      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       512773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.662059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.892265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.064729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4041     85.94%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          546     11.61%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          103      2.19%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.21%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4702                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.145683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4360     92.73%     92.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.66%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192      4.08%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      1.40%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4702                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34811712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4858688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34887616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4862144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1371.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1374.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25376168000                       # Total gap between requests
system.mem_ctrls.avgGap                      40857.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     34806400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4858688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 55481.782888572925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 153835.852554679470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1371534891.997744798660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191455023.252354145050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           22                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       545036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        75971                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      1233502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1976000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  26725360751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 619995635000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56068.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32393.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49034.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8160951.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1822456440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            968632005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1931441400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197707500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2003111760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11179668210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        330519840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18433537155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        726.367547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    766810750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    847340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23763537750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1838849880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            977341530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1952240220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198579240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2003111760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11159467980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        347564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18477155250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        728.086304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    811178500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    847340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23719170000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25377688500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2482226                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2482236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2482226                       # number of overall hits
system.cpu.icache.overall_hits::total         2482236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2482340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2482351                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2482340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2482351                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70686.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70686.956522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5184000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84983.606557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84983.606557                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2482226                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2482236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2482340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2482351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70686.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84983.606557                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009540                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009386                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4964764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4964764                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3510571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3510573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3510571                       # number of overall hits
system.cpu.dcache.overall_hits::total         3510573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2047878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2047883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2047878                       # number of overall misses
system.cpu.dcache.overall_misses::total       2047883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 127658508821                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 127658508821                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 127658508821                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 127658508821                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5558449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5558456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5558449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5558456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.368426                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.368427                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.368426                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.368427                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62336.969693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62336.817494                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62336.969693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62336.817494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     19453427                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          852                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            601223                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.356425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       276459                       # number of writebacks
system.cpu.dcache.writebacks::total            276459                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1090790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1090790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1090790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1090790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957088                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60655734886                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60655734886                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60655734886                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60655734886                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172186                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172186                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63375.295569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63375.295569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63375.295569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63375.295569                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956069                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2897398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2897398                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2026938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2026943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 126871834500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126871834500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4924336                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4924341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.411617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.411617                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62592.854098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62592.699696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1090337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1090337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59896085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59896085500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63950.482116                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63950.482116                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    786674321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    786674321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37568.019150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37568.019150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    759649386                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    759649386                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37079.581491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37079.581491                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164630004343000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.157721                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4461552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.666559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.157719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12074005                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12074005                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164706088728500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44854                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828268                       # Number of bytes of host memory used
host_op_rate                                    77441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   891.79                       # Real time elapsed on the host
host_tick_rate                               85316491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076084                       # Number of seconds simulated
sim_ticks                                 76084385500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               49                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  49                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2422083                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1586761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3173794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19877724                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1681494                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21285329                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8360229                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19877724                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11517495                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21738974                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          246598                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1132388                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53328893                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34564638                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1681494                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3032489                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     59536372                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999996                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    142892018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.362662                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.374092                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    128450780     89.89%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5053869      3.54%     93.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1052699      0.74%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2835546      1.98%     96.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1217712      0.85%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       688667      0.48%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       340346      0.24%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219910      0.15%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3032489      2.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    142892018                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631823                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399635                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312328     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399635     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821446                       # Class of committed instruction
system.switch_cpus.commit.refs               12331795                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999996                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.072293                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.072293                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     124378193                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134039049                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7178487                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14632417                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1684128                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4295546                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16229873                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2324573                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2957067                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70754                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21738974                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7490223                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             142139001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        357854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89200684                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3368256                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.142861                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8345642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8606827                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.586196                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    152168771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.015627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.455318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        126629443     83.22%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1171013      0.77%     83.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1789883      1.18%     85.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1619846      1.06%     86.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2581697      1.70%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2939694      1.93%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1215939      0.80%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1154539      0.76%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13066717      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    152168771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2201855                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11328665                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.689248                       # Inst execution rate
system.switch_cpus.iew.exec_refs             33793728                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2954960                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        65727648                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20359869                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       204357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4418464                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111303896                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      30838768                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3790100                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104882056                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         674481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9131394                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1684128                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10252194                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1641804                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       352163                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9960216                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2486302                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1729729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472126                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93178638                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87083154                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683140                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63654081                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.572280                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87527570                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        142309707                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72127015                       # number of integer regfile writes
system.switch_cpus.ipc                       0.197149                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.197149                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1017487      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      72908333     67.09%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3233      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     31586614     29.07%     97.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3156486      2.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      108672153                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3876578                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035672                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          875796     22.59%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2886152     74.45%     97.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        114630      2.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111531244                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    374702227                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87083154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    170789449                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111303896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         108672153                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59482384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1312569                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81353693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    152168771                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.714155                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.652661                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    118965602     78.18%     78.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9380608      6.16%     84.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4937311      3.24%     87.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4550545      2.99%     90.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5125947      3.37%     93.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3646927      2.40%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3006052      1.98%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1455679      0.96%     99.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1100100      0.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    152168771                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.714155                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7490223                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1396902                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1556559                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20359869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4418464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        60472955                       # number of misc regfile reads
system.switch_cpus.numCycles                152168771                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        93759783                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       12417344                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9187904                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23340939                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        685280                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     323133522                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      125738171                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153216161                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16032425                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         369844                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1684128                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31489847                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         88946549                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    173444798                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        14684                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20072                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          21967554                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20021                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            251217347                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           232095848                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       814248                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         814248                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1566668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       233832                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1352929                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20365                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20365                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1566668                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4760827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4760827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4760827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    116535360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    116535360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116535360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1587033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1587033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1587033                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4481228995                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8806259751                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  76084385500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1107632                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3433636                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               65                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69304                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    235284160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              235284160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1738818                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14965248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4541335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.179297                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.383601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3727087     82.07%     82.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 814248     17.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4541335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3676316000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203772500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1215523                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1215523                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1215523                       # number of overall hits
system.l2.overall_hits::total                 1215523                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1586994                       # number of demand (read+write) misses
system.l2.demand_misses::total                1586994                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1586994                       # number of overall misses
system.l2.overall_misses::total               1586994                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 159014927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     159014927000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 159014927000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    159014927000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802517                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802517                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.566275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.566275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.566275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.566275                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100198.820537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100198.820537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100198.820537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100198.820537                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        16                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              233832                       # number of writebacks
system.l2.writebacks::total                    233832                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1586994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1586994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1586994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1587033                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 143144987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 143144987000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      2855461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 143144987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 143147842461                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.566275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566275                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.566275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566288                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90198.820537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90198.820537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73216.948718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90198.820537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90198.403222                       # average overall mshr miss latency
system.l2.replacements                        1738753                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       873800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           873800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       873800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       873800                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       662256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        662256                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           39                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             39                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      2855461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2855461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73216.948718                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73216.948718                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        48939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48939                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20365                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1710321500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1710321500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.293850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83983.378345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83983.378345                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1506671500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1506671500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.293850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73983.378345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73983.378345                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1166584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1166584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1566629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1566629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 157304605500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 157304605500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.573182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.573182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100409.609103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100409.609103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1566629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1566629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 141638315500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141638315500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.573182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.573182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90409.609103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90409.609103                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5099498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1742849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.925955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     267.425585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.673993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3826.900422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.065289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.934302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000488                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24158881                       # Number of tag accesses
system.l2.tags.data_accesses                 24158881                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76084385500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    101567616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          101570112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14965248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14965248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1586994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1587033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       233832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher        32806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1334933776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1334966581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196692763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196692763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196692763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        32806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1334933776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1531659344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    233616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        39.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1583299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000286276250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14452                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14452                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3128336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             219440                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1587033                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233832                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1587033                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3695                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            101180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             97581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            101444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             96824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             97056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            96501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            96520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           103747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           101927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14289                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47736673257                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7916690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             77424260757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30149.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48899.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   252304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   71512                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1587033                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               233832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  543503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  585295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  360304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1493142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.879435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.673255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.056689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1311457     87.83%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148658      9.96%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22605      1.51%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6294      0.42%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2352      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          982      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          388      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          202      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          204      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1493142                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     109.564005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.518097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.002631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1871     12.95%     12.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          7667     53.05%     66.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1388      9.60%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          466      3.22%     78.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          327      2.26%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          283      1.96%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          235      1.63%     84.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          253      1.75%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          252      1.74%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          227      1.57%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          247      1.71%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          187      1.29%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          192      1.33%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          163      1.13%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          153      1.06%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          113      0.78%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          113      0.78%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           74      0.51%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           61      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           55      0.38%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           39      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           23      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           17      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           11      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799           17      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            9      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14452                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.164960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.154971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.593178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13286     91.93%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              242      1.67%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              656      4.54%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      1.72%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14452                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              101333632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  236480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14951424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               101570112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14965248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1331.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1334.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   76085763000                       # Total gap between requests
system.mem_ctrls.avgGap                      41785.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         2496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    101331136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14951424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 32805.679951243081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1331825647.721108198166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196511069.935630857944                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           39                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1586994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       233832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      1603753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  77422657004                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1871174856750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     41121.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48785.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8002218.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5331380880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2833696140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5651138640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          604408140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6005647440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33480233070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1022523360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54929027670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        721.948759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2380473250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2540460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71163452250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5329624440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2832777750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5653894680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          615067380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6005647440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33422766240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1070916480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54930694410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        721.970665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2506510250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2540460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71037415250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   101462074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      9972449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9972459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      9972449                       # number of overall hits
system.cpu.icache.overall_hits::total         9972459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8129000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8129000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8129000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8129000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      9972563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9972574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      9972563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9972574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70686.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70686.956522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5184000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84983.606557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84983.606557                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      9972449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9972459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8129000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      9972563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9972574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71307.017544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70686.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5184000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84983.606557                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84983.606557                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9972521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          160847.112903                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19945210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19945210                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14305586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14305588                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14305586                       # number of overall hits
system.cpu.dcache.overall_hits::total        14305588                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8127744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8127749                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8127744                       # number of overall misses
system.cpu.dcache.overall_misses::total       8127749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 502024987461                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 502024987461                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 502024987461                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 502024987461                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22433330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22433337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22433330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22433337                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.362307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.362307                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.362307                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.362307                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61766.830680                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61766.792683                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61766.830680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61766.792683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     74317935                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2285024                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              52                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.523919                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.692308                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1150259                       # number of writebacks
system.cpu.dcache.writebacks::total           1150259                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4368139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4368139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4368139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4368139                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759605                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759605                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 237118885672                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 237118885672                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 237118885672                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 237118885672                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 63070.159145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63070.159145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 63070.159145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63070.159145                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11829837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11829837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8037220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8037225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 498821440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 498821440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19867057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19867062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.404550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.404550                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62063.927639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62063.889029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4366377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4366377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670843                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670843                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 234029244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 234029244500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63753.542306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63753.542306                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475751                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3203546961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3203546961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035275                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35388.924053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35388.924053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3089641172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3089641172                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 34808.151822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34808.151822                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164706088728500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.630675                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18065196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.805074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.630673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48626282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48626282                       # Number of data accesses

---------- End Simulation Statistics   ----------
