// Seed: 2898347552
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  not primCall (id_5, id_3);
  output wire _id_1;
  logic id_7;
  ;
  wire id_8;
  logic [id_1 : -1 'b0] id_9 = (-1) == id_6;
  assign id_9 = id_7;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
