{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525880653925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525880653926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  9 17:44:13 2018 " "Processing started: Wed May  9 17:44:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525880653926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525880653926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525880653927 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525880654307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-Structure " "Found design unit 1: interrupt_controller-Structure" {  } { { "interrupt_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/interrupt_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654635 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/interrupt_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7-Structure " "Found design unit 1: Display7-Structure" {  } { { "display16.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/display16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7 " "Found entity 1: Display7" {  } { { "display16.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/display16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-vga_sync_arch " "Found design unit 1: vga_sync-vga_sync_arch" {  } { { "vga_sync.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_sync.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_sync.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_ram_dual-vga_ram_dual_arch " "Found design unit 1: vga_ram_dual-vga_ram_dual_arch" {  } { { "vga_ram_dual.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_ram_dual.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_dual " "Found entity 1: vga_ram_dual" {  } { { "vga_ram_dual.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_ram_dual.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font_rom-vga_font_rom_arch " "Found design unit 1: vga_font_rom-vga_font_rom_arch" {  } { { "vga_font_rom.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654640 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_font_rom.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-vga_controller_rtl " "Found design unit 1: vga_controller-vga_controller_rtl" {  } { { "vga_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654641 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_control-Structure " "Found design unit 1: unidad_control-Structure" {  } { { "unidad_control.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/unidad_control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/unidad_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-comportament " "Found design unit 1: SRAMController-comportament" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sisa-Structure " "Found design unit 1: sisa-Structure" {  } { { "sisa.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654643 ""} { "Info" "ISGN_ENTITY_NAME" "1 sisa " "Found entity 1: sisa" {  } { { "sisa.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 6 3 " "Found 6 design units, including 3 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 system_regfile-Structure " "Found design unit 2: system_regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 generalp_regfile-Structure " "Found design unit 3: generalp_regfile-Structure" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_regfile " "Found entity 2: system_regfile" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""} { "Info" "ISGN_ENTITY_NAME" "3 generalp_regfile " "Found entity 3: generalp_regfile" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_interface-trans " "Found design unit 1: ps2_keyboard_interface-trans" {  } { { "ps2_keyboard.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/ps2_keyboard.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654645 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_interface " "Found entity 1: ps2_keyboard_interface" {  } { { "ps2_keyboard.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/ps2_keyboard.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Structure " "Found design unit 1: proc-Structure" {  } { { "proc.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/proc.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654646 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi-Structure " "Found design unit 1: multi-Structure" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoryController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryController-comportament " "Found design unit 1: MemoryController-comportament" {  } { { "MemoryController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_controller-Behavioral " "Found design unit 1: keyboard_controller-Behavioral" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-Structure " "Found design unit 1: datapath-Structure" {  } { { "datapath.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_l-Structure " "Found design unit 1: control_l-Structure" {  } { { "control_l.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/control_l.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654649 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_l " "Found entity 1: control_l" {  } { { "control_l.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/control_l.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladoresIO.vhd 4 2 " "Found 4 design units, including 2 entities, in source file controladoresIO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladores_IO-Structure " "Found design unit 1: controladores_IO-Structure" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter_ms-Structure " "Found design unit 2: counter_ms-Structure" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 241 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654650 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladores_IO " "Found entity 1: controladores_IO" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654650 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_ms " "Found entity 2: counter_ms" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654651 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_controllers.vhd 10 5 " "Found 10 design units, including 5 entities, in source file input_controllers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_controllers-Structure " "Found design unit 1: input_controllers-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pulsadores-Structure " "Found design unit 2: pulsadores-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 interruptores-Structure " "Found design unit 3: interruptores-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 timer-Structure " "Found design unit 4: timer-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 keyboard_controller_intr-Structure " "Found design unit 5: keyboard_controller_intr-Structure" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 288 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_controllers " "Found entity 1: input_controllers" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulsadores " "Found entity 2: pulsadores" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_ENTITY_NAME" "3 interruptores " "Found entity 3: interruptores" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_ENTITY_NAME" "4 timer " "Found entity 4: timer" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""} { "Info" "ISGN_ENTITY_NAME" "5 keyboard_controller_intr " "Found entity 5: keyboard_controller_intr" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525880654652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sisa " "Elaborating entity \"sisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525880654723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:proc0 " "Elaborating entity \"proc\" for hierarchy \"proc:proc0\"" {  } { { "sisa.vhd" "proc0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_control proc:proc0\|unidad_control:unidad_control0 " "Elaborating entity \"unidad_control\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\"" {  } { { "proc.vhd" "unidad_control0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/proc.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_l proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0 " "Elaborating entity \"control_l\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|control_l:control_l0\"" {  } { { "unidad_control.vhd" "control_l0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/unidad_control.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi proc:proc0\|unidad_control:unidad_control0\|multi:multi0 " "Elaborating entity \"multi\" for hierarchy \"proc:proc0\|unidad_control:unidad_control0\|multi:multi0\"" {  } { { "unidad_control.vhd" "multi0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/unidad_control.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intr_l multi.vhd(52) " "VHDL Process Statement warning at multi.vhd(52): signal \"intr_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654734 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intr_enabled multi.vhd(58) " "VHDL Process Statement warning at multi.vhd(58): signal \"intr_enabled\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654734 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] multi.vhd(115) " "Inferred latch for \"alu_op\[0\]\" at multi.vhd(115)" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654734 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] multi.vhd(115) " "Inferred latch for \"alu_op\[1\]\" at multi.vhd(115)" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654734 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] multi.vhd(115) " "Inferred latch for \"alu_op\[2\]\" at multi.vhd(115)" {  } { { "multi.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654734 "|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath proc:proc0\|datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"proc:proc0\|datapath:datapath0\"" {  } { { "proc.vhd" "datapath0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/proc.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_dreg_pcup datapath.vhd(77) " "Verilog HDL or VHDL warning at datapath.vhd(77): object \"mux_dreg_pcup\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654736 "|sisa|proc:proc0|datapath:datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc:proc0\|datapath:datapath0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"proc:proc0\|datapath:datapath0\|alu:alu0\"" {  } { { "datapath.vhd" "alu0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc:proc0\|datapath:datapath0\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\"" {  } { { "datapath.vhd" "regfile0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0 " "Elaborating entity \"system_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|system_regfile:system_regfile0\"" {  } { { "regfile.vhd" "system_regfile0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654740 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset regfile.vhd(140) " "VHDL Process Statement warning at regfile.vhd(140): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654742 "|sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generalp_regfile proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0 " "Elaborating entity \"generalp_regfile\" for hierarchy \"proc:proc0\|datapath:datapath0\|regfile:regfile0\|generalp_regfile:generalp_regfile0\"" {  } { { "regfile.vhd" "generalp_regfile0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:mem_ctrl0 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:mem_ctrl0\"" {  } { { "sisa.vhd" "mem_ctrl0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654744 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_memory_limit MemoryController.vhd(53) " "VHDL Signal Declaration warning at MemoryController.vhd(53): used explicit default value for signal \"instr_memory_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1525880654745 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_lower_limit MemoryController.vhd(54) " "VHDL Signal Declaration warning at MemoryController.vhd(54): used explicit default value for signal \"vga_lower_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1525880654745 "|sisa|MemoryController:mem_ctrl0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_upper_limit MemoryController.vhd(55) " "VHDL Signal Declaration warning at MemoryController.vhd(55): used explicit default value for signal \"vga_upper_limit\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1525880654745 "|sisa|MemoryController:mem_ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MemoryController:mem_ctrl0\|SRAMController:controller0 " "Elaborating entity \"SRAMController\" for hierarchy \"MemoryController:mem_ctrl0\|SRAMController:controller0\"" {  } { { "MemoryController.vhd" "controller0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(59) " "VHDL Process Statement warning at SRAMController.vhd(59): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataToWrite0 SRAMController.vhd(60) " "VHDL Process Statement warning at SRAMController.vhd(60): signal \"dataToWrite0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(69) " "VHDL Process Statement warning at SRAMController.vhd(69): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(70) " "VHDL Process Statement warning at SRAMController.vhd(70): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(71) " "VHDL Process Statement warning at SRAMController.vhd(71): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(81) " "VHDL Process Statement warning at SRAMController.vhd(81): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654746 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(82) " "VHDL Process Statement warning at SRAMController.vhd(82): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(83) " "VHDL Process Statement warning at SRAMController.vhd(83): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR SRAMController.vhd(94) " "VHDL Process Statement warning at SRAMController.vhd(94): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(97) " "VHDL Process Statement warning at SRAMController.vhd(97): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(101) " "VHDL Process Statement warning at SRAMController.vhd(101): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_m SRAMController.vhd(103) " "VHDL Process Statement warning at SRAMController.vhd(103): signal \"byte_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address SRAMController.vhd(103) " "VHDL Process Statement warning at SRAMController.vhd(103): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(107) " "VHDL Process Statement warning at SRAMController.vhd(107): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SRAM_DQ SRAMController.vhd(109) " "VHDL Process Statement warning at SRAMController.vhd(109): signal \"SRAM_DQ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_OE_N SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_OE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_WE_N SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_WE_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_LB_N SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_LB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_UB_N SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_UB_N\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_DQ SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"SRAM_DQ\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_ext SRAMController.vhd(45) " "VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable \"data_ext\", which holds its previous value in one or more paths through the process" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[0\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[0\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[1\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[1\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[2\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[2\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[3\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[3\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[4\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[4\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[5\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[5\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[6\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[6\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[7\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[7\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[8\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[8\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[9\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[9\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[10\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[10\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[11\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[11\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[12\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[12\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[13\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[13\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[14\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[14\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_ext\[15\] SRAMController.vhd(45) " "Inferred latch for \"data_ext\[15\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[0\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[0\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[1\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[1\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654747 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[2\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[2\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[3\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[3\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[4\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[4\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[5\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[5\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[6\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[6\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[7\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[7\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[8\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[8\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[9\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[9\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[10\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[10\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[11\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[11\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[12\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[12\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[13\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[13\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[14\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[14\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ\[15\] SRAMController.vhd(45) " "Inferred latch for \"SRAM_DQ\[15\]\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_UB_N SRAMController.vhd(45) " "Inferred latch for \"SRAM_UB_N\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_LB_N SRAMController.vhd(45) " "Inferred latch for \"SRAM_LB_N\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_WE_N SRAMController.vhd(45) " "Inferred latch for \"SRAM_WE_N\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N SRAMController.vhd(45) " "Inferred latch for \"SRAM_CE_N\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_OE_N SRAMController.vhd(45) " "Inferred latch for \"SRAM_OE_N\" at SRAMController.vhd(45)" {  } { { "SRAMController.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654748 "|sisa|MemoryController:mem_ctrl0|SRAMController:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladores_IO controladores_IO:controladores_IO0 " "Elaborating entity \"controladores_IO\" for hierarchy \"controladores_IO:controladores_IO0\"" {  } { { "sisa.vhd" "controladores_IO0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654749 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[0\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[0\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[1\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[1\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[2\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[2\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[3\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[3\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[4\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[4\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[5\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[5\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[6\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[6\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[7\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[7\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[8\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[8\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[9\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[9\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[10\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[10\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[11\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[11\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[12\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[12\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[13\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[13\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[14\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[14\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_io\[15\] controladoresIO.vhd(180) " "Inferred latch for \"rd_io\[15\]\" at controladoresIO.vhd(180)" {  } { { "controladoresIO.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654753 "|sisa|controladores_IO:controladores_IO0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0 " "Elaborating entity \"interrupt_controller\" for hierarchy \"controladores_IO:controladores_IO0\|interrupt_controller:interrupt_controller0\"" {  } { { "controladoresIO.vhd" "interrupt_controller0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654754 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "iid interrupt_controller.vhd(20) " "VHDL Signal Declaration warning at interrupt_controller.vhd(20): used implicit default value for signal \"iid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "interrupt_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/interrupt_controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1525880654755 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_ps2_inta interrupt_controller.vhd(36) " "Verilog HDL or VHDL warning at interrupt_controller.vhd(36): object \"bus_ps2_inta\" assigned a value but never read" {  } { { "interrupt_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/interrupt_controller.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654755 "|sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controllers controladores_IO:controladores_IO0\|input_controllers:input_controllers0 " "Elaborating entity \"input_controllers\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\"" {  } { { "controladoresIO.vhd" "input_controllers0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller_intr controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0 " "Elaborating entity \"keyboard_controller_intr\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\"" {  } { { "input_controllers.vhd" "keyboard_controller_intr0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0 " "Elaborating entity \"keyboard_controller\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\"" {  } { { "input_controllers.vhd" "keyboard_controller0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_extended keyboard_controller.vhd(39) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object \"rx_extended\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_write_ack_o keyboard_controller.vhd(44) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object \"tx_write_ack_o\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_error_no_keyboard_ack keyboard_controller.vhd(45) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object \"tx_error_no_keyboard_ack\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_scan_code keyboard_controller.vhd(47) " "Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object \"rx_scan_code\" assigned a value but never read" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_data_ready keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_data_ready\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_released keyboard_controller.vhd(100) " "VHDL Process Statement warning at keyboard_controller.vhd(100): signal \"rx_released\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_shift_key_on keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_shift_key_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_ascii keyboard_controller.vhd(101) " "VHDL Process Statement warning at keyboard_controller.vhd(101): signal \"rx_ascii\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_available keyboard_controller.vhd(96) " "VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable \"data_available\", which holds its previous value in one or more paths through the process" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_available keyboard_controller.vhd(96) " "Inferred latch for \"data_available\" at keyboard_controller.vhd(96)" {  } { { "keyboard_controller.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654758 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller_intr:keyboard_controller_intr0|keyboard_controller:keyboard_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_interface controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0 " "Elaborating entity \"ps2_keyboard_interface\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|keyboard_controller_intr:keyboard_controller_intr0\|keyboard_controller:keyboard_controller0\|ps2_keyboard_interface:k0\"" {  } { { "keyboard_controller.vhd" "k0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsadores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0 " "Elaborating entity \"pulsadores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|pulsadores:pulsadores0\"" {  } { { "input_controllers.vhd" "pulsadores0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_keys input_controllers.vhd(153) " "VHDL Process Statement warning at input_controllers.vhd(153): signal \"read_keys\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bus_intr input_controllers.vhd(153) " "VHDL Process Statement warning at input_controllers.vhd(153): signal \"bus_intr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_keys input_controllers.vhd(150) " "VHDL Process Statement warning at input_controllers.vhd(150): inferring latch(es) for signal or variable \"read_keys\", which holds its previous value in one or more paths through the process" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bus_intr input_controllers.vhd(150) " "VHDL Process Statement warning at input_controllers.vhd(150): inferring latch(es) for signal or variable \"bus_intr\", which holds its previous value in one or more paths through the process" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_intr input_controllers.vhd(150) " "Inferred latch for \"bus_intr\" at input_controllers.vhd(150)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_keys\[0\] input_controllers.vhd(150) " "Inferred latch for \"read_keys\[0\]\" at input_controllers.vhd(150)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_keys\[1\] input_controllers.vhd(150) " "Inferred latch for \"read_keys\[1\]\" at input_controllers.vhd(150)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_keys\[2\] input_controllers.vhd(150) " "Inferred latch for \"read_keys\[2\]\" at input_controllers.vhd(150)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_keys\[3\] input_controllers.vhd(150) " "Inferred latch for \"read_keys\[3\]\" at input_controllers.vhd(150)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654763 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interruptores controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0 " "Elaborating entity \"interruptores\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|interruptores:interruptores0\"" {  } { { "input_controllers.vhd" "interruptores0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654764 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_sw input_controllers.vhd(198) " "VHDL Process Statement warning at input_controllers.vhd(198): signal \"read_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654764 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bus_intr input_controllers.vhd(198) " "VHDL Process Statement warning at input_controllers.vhd(198): signal \"bus_intr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654764 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_sw input_controllers.vhd(195) " "VHDL Process Statement warning at input_controllers.vhd(195): inferring latch(es) for signal or variable \"read_sw\", which holds its previous value in one or more paths through the process" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654764 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bus_intr input_controllers.vhd(195) " "VHDL Process Statement warning at input_controllers.vhd(195): inferring latch(es) for signal or variable \"bus_intr\", which holds its previous value in one or more paths through the process" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_intr input_controllers.vhd(195) " "Inferred latch for \"bus_intr\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[0\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[0\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[1\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[1\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[2\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[2\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[3\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[3\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[4\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[4\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[5\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[5\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[6\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[6\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_sw\[7\] input_controllers.vhd(195) " "Inferred latch for \"read_sw\[7\]\" at input_controllers.vhd(195)" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525880654765 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"controladores_IO:controladores_IO0\|input_controllers:input_controllers0\|timer:timer0\"" {  } { { "input_controllers.vhd" "timer0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654765 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "boot input_controllers.vhd(243) " "VHDL Process Statement warning at input_controllers.vhd(243): signal \"boot\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_controllers.vhd" "" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525880654766 "|sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ms controladores_IO:controladores_IO0\|counter_ms:counter_ms0 " "Elaborating entity \"counter_ms\" for hierarchy \"controladores_IO:controladores_IO0\|counter_ms:counter_ms0\"" {  } { { "controladoresIO.vhd" "counter_ms0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller0\"" {  } { { "sisa.vhd" "vga_controller0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_controller:vga_controller0\|vga_sync:u_vga_sync " "Elaborating entity \"vga_sync\" for hierarchy \"vga_controller:vga_controller0\|vga_sync:u_vga_sync\"" {  } { { "vga_controller.vhd" "u_vga_sync" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom vga_controller:vga_controller0\|vga_font_rom:u_font_rom " "Elaborating entity \"vga_font_rom\" for hierarchy \"vga_controller:vga_controller0\|vga_font_rom:u_font_rom\"" {  } { { "vga_controller.vhd" "u_font_rom" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_dual vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam " "Elaborating entity \"vga_ram_dual\" for hierarchy \"vga_controller:vga_controller0\|vga_ram_dual:U_MonitorRam\"" {  } { { "vga_controller.vhd" "U_MonitorRam" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7 Display7:display0 " "Elaborating entity \"Display7\" for hierarchy \"Display7:display0\"" {  } { { "sisa.vhd" "display0" { Text "/home/mdomingu/Documents/FIB/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654781 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "auto_signaltap_0 sld_signaltap " "Node instance \"auto_signaltap_0\" instantiates undefined entity \"sld_signaltap\"" {  } {  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525880654893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1525880654895 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 52 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525880655216 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  9 17:44:15 2018 " "Processing ended: Wed May  9 17:44:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525880655216 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525880655216 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525880655216 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525880655216 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 52 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 52 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525880655276 ""}
