[2021-09-09 10:05:21,715]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 10:05:21,715]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:22,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; ".

Peak memory: 14581760 bytes

[2021-09-09 10:05:22,804]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:22,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34971648 bytes

[2021-09-09 10:05:22,955]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 10:05:22,956]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:23,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :433
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :433
score:100
	Report mapping result:
		klut_size()     :508
		klut.num_gates():433
		max delay       :7
		max area        :433
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :368
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 10510336 bytes

[2021-09-09 10:05:23,048]mapper_test.py:220:[INFO]: area: 433 level: 7
[2021-09-09 12:06:27,183]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 12:06:27,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:28,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; ".

Peak memory: 14921728 bytes

[2021-09-09 12:06:28,347]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:28,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35188736 bytes

[2021-09-09 12:06:28,504]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 12:06:28,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:30,901]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :433
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :563
score:100
	Report mapping result:
		klut_size()     :637
		klut.num_gates():562
		max delay       :6
		max area        :563
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :464
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21303296 bytes

[2021-09-09 12:06:30,902]mapper_test.py:220:[INFO]: area: 562 level: 6
[2021-09-09 13:36:16,048]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 13:36:16,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:36:17,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; ".

Peak memory: 14794752 bytes

[2021-09-09 13:36:17,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:36:17,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34934784 bytes

[2021-09-09 13:36:17,287]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 13:36:17,288]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:19,499]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :436
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :569
score:100
	Report mapping result:
		klut_size()     :643
		klut.num_gates():568
		max delay       :6
		max area        :569
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :470
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21471232 bytes

[2021-09-09 13:36:19,500]mapper_test.py:220:[INFO]: area: 568 level: 6
[2021-09-09 15:09:27,403]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 15:09:27,403]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:27,403]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:27,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35164160 bytes

[2021-09-09 15:09:27,561]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 15:09:27,561]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:29,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21348352 bytes

[2021-09-09 15:09:29,986]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-09 15:38:31,544]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 15:38:31,544]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:31,544]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:31,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35401728 bytes

[2021-09-09 15:38:31,733]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 15:38:31,733]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:34,168]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21364736 bytes

[2021-09-09 15:38:34,169]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-09 16:16:35,065]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 16:16:35,065]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:35,065]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:35,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35155968 bytes

[2021-09-09 16:16:35,225]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 16:16:35,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:37,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21434368 bytes

[2021-09-09 16:16:37,652]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-09 16:51:19,422]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 16:51:19,423]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:19,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:19,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35311616 bytes

[2021-09-09 16:51:19,616]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 16:51:19,617]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:22,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21192704 bytes

[2021-09-09 16:51:22,040]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-09 17:27:39,447]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-09 17:27:39,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:39,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:39,600]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 35016704 bytes

[2021-09-09 17:27:39,605]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-09 17:27:39,605]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:42,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21446656 bytes

[2021-09-09 17:27:42,029]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-13 23:32:15,683]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-13 23:32:15,684]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:15,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:15,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34557952 bytes

[2021-09-13 23:32:15,828]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-13 23:32:15,829]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:17,874]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :628
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :628
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 19218432 bytes

[2021-09-13 23:32:17,874]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-13 23:42:45,432]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-13 23:42:45,433]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:45,433]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:45,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34742272 bytes

[2021-09-13 23:42:45,587]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-13 23:42:45,587]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:45,684]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 9863168 bytes

[2021-09-13 23:42:45,685]mapper_test.py:220:[INFO]: area: 460 level: 7
[2021-09-14 09:02:11,312]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-14 09:02:11,312]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:11,312]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:11,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34635776 bytes

[2021-09-14 09:02:11,503]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-14 09:02:11,504]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:13,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 21299200 bytes

[2021-09-14 09:02:13,625]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-14 09:21:43,592]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-14 09:21:43,592]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:43,593]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:43,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34746368 bytes

[2021-09-14 09:21:43,740]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-14 09:21:43,740]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:43,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 10493952 bytes

[2021-09-14 09:21:43,828]mapper_test.py:220:[INFO]: area: 460 level: 7
[2021-09-15 15:35:20,138]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-15 15:35:20,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:20,140]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:20,267]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34742272 bytes

[2021-09-15 15:35:20,271]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-15 15:35:20,271]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:22,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :609
score:100
	Report mapping result:
		klut_size()     :683
		klut.num_gates():608
		max delay       :6
		max area        :609
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :146
		LUT fanins:3	 numbers :241
		LUT fanins:4	 numbers :221
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 17616896 bytes

[2021-09-15 15:35:22,175]mapper_test.py:220:[INFO]: area: 608 level: 6
[2021-09-15 15:55:02,665]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-15 15:55:02,665]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:02,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:02,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34398208 bytes

[2021-09-15 15:55:02,801]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-15 15:55:02,801]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:02,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 8814592 bytes

[2021-09-15 15:55:02,881]mapper_test.py:220:[INFO]: area: 460 level: 7
[2021-09-18 14:05:49,394]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-18 14:05:49,395]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:49,395]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:49,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34447360 bytes

[2021-09-18 14:05:49,581]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-18 14:05:49,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:51,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 19980288 bytes

[2021-09-18 14:05:51,534]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-18 16:30:22,604]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-18 16:30:22,604]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:22,605]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:22,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34553856 bytes

[2021-09-18 16:30:22,744]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-18 16:30:22,744]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:24,670]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 14770176 bytes

[2021-09-18 16:30:24,671]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-22 09:00:00,546]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-22 09:00:00,547]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:00,547]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:00,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34811904 bytes

[2021-09-22 09:00:00,721]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-22 09:00:00,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:01,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 14012416 bytes

[2021-09-22 09:00:01,734]mapper_test.py:220:[INFO]: area: 460 level: 7
[2021-09-22 11:29:02,139]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-22 11:29:02,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:02,139]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:02,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34787328 bytes

[2021-09-22 11:29:02,273]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-22 11:29:02,273]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:04,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 14901248 bytes

[2021-09-22 11:29:04,199]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-23 16:48:10,025]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-23 16:48:10,025]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:10,026]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:10,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34742272 bytes

[2021-09-23 16:48:10,164]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-23 16:48:10,164]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:12,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15667200 bytes

[2021-09-23 16:48:12,138]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-23 17:11:06,889]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-23 17:11:06,890]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:06,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:07,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34607104 bytes

[2021-09-23 17:11:07,089]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-23 17:11:07,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:09,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 14807040 bytes

[2021-09-23 17:11:09,112]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-23 18:12:44,091]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-23 18:12:44,091]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:44,091]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:44,217]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34824192 bytes

[2021-09-23 18:12:44,221]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-23 18:12:44,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:46,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15572992 bytes

[2021-09-23 18:12:46,134]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-27 16:39:51,370]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-27 16:39:51,371]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:51,371]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:51,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34480128 bytes

[2021-09-27 16:39:51,554]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-27 16:39:51,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:53,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15433728 bytes

[2021-09-27 16:39:53,524]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-27 17:46:34,667]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-27 17:46:34,667]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:34,667]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:34,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34537472 bytes

[2021-09-27 17:46:34,849]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-27 17:46:34,849]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:36,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
balancing!
	current map manager:
		current min nodes:816
		current min depth:12
rewriting!
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15302656 bytes

[2021-09-27 17:46:36,756]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-28 02:12:48,455]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-28 02:12:48,455]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:48,455]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:48,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34594816 bytes

[2021-09-28 02:12:48,635]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-28 02:12:48,636]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:50,559]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15474688 bytes

[2021-09-28 02:12:50,560]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-28 16:52:09,763]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-28 16:52:09,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:09,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:09,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34615296 bytes

[2021-09-28 16:52:09,898]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-28 16:52:09,898]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:11,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 15265792 bytes

[2021-09-28 16:52:11,868]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-09-28 17:31:11,817]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-09-28 17:31:11,817]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:11,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:11,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34643968 bytes

[2021-09-28 17:31:11,950]mapper_test.py:156:[INFO]: area: 316 level: 7
[2021-09-28 17:31:11,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:13,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 16764928 bytes

[2021-09-28 17:31:13,818]mapper_test.py:220:[INFO]: area: 609 level: 6
[2021-10-09 10:43:11,247]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-09 10:43:11,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:11,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:11,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34791424 bytes

[2021-10-09 10:43:11,383]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-09 10:43:11,383]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:11,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 9551872 bytes

[2021-10-09 10:43:11,605]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-09 11:25:43,763]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-09 11:25:43,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:43,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:43,960]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34824192 bytes

[2021-10-09 11:25:43,964]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-09 11:25:43,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:44,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 10264576 bytes

[2021-10-09 11:25:44,193]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-09 16:33:52,547]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-09 16:33:52,547]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:52,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:52,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34766848 bytes

[2021-10-09 16:33:52,684]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-09 16:33:52,685]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:53,604]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 11997184 bytes

[2021-10-09 16:33:53,605]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-09 16:50:55,727]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-09 16:50:55,728]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:55,728]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:55,863]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34570240 bytes

[2021-10-09 16:50:55,868]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-09 16:50:55,868]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:56,821]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 11964416 bytes

[2021-10-09 16:50:56,822]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-12 11:02:37,416]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-12 11:02:37,416]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:37,417]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:37,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34627584 bytes

[2021-10-12 11:02:37,562]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-12 11:02:37,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:39,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13639680 bytes

[2021-10-12 11:02:39,615]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-12 11:20:01,327]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-12 11:20:01,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:01,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:01,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34684928 bytes

[2021-10-12 11:20:01,467]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-12 11:20:01,467]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:01,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 9482240 bytes

[2021-10-12 11:20:01,706]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-12 13:38:06,404]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-12 13:38:06,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:06,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:06,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34803712 bytes

[2021-10-12 13:38:06,590]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-12 13:38:06,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:08,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13635584 bytes

[2021-10-12 13:38:08,692]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-12 15:08:44,695]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-12 15:08:44,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:44,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:44,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34762752 bytes

[2021-10-12 15:08:44,832]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-12 15:08:44,832]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:46,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 14266368 bytes

[2021-10-12 15:08:46,813]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-12 18:53:44,284]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-12 18:53:44,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:44,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:44,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34816000 bytes

[2021-10-12 18:53:44,425]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-12 18:53:44,425]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:46,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13291520 bytes

[2021-10-12 18:53:46,479]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-18 11:47:15,784]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-18 11:47:15,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:15,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:15,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34836480 bytes

[2021-10-18 11:47:15,922]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-18 11:47:15,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:17,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13340672 bytes

[2021-10-18 11:47:17,953]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-18 12:04:33,422]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-18 12:04:33,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:33,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:33,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34709504 bytes

[2021-10-18 12:04:33,570]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-18 12:04:33,571]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:33,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7454720 bytes

[2021-10-18 12:04:33,636]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-19 14:12:29,227]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-19 14:12:29,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:29,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:29,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34676736 bytes

[2021-10-19 14:12:29,421]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-19 14:12:29,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:29,482]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7573504 bytes

[2021-10-19 14:12:29,482]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-22 13:35:07,778]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-22 13:35:07,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:07,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:07,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34725888 bytes

[2021-10-22 13:35:07,919]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-22 13:35:07,919]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:08,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 10366976 bytes

[2021-10-22 13:35:08,114]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-22 13:56:00,585]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-22 13:56:00,586]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:00,586]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:00,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34729984 bytes

[2021-10-22 13:56:00,721]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-22 13:56:00,722]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:00,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 10149888 bytes

[2021-10-22 13:56:00,917]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-22 14:02:50,400]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-22 14:02:50,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:50,401]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:50,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34795520 bytes

[2021-10-22 14:02:50,540]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-22 14:02:50,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:50,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7454720 bytes

[2021-10-22 14:02:50,598]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-22 14:06:11,553]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-22 14:06:11,553]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:11,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:11,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34553856 bytes

[2021-10-22 14:06:11,695]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-22 14:06:11,696]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:11,758]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7421952 bytes

[2021-10-22 14:06:11,758]mapper_test.py:224:[INFO]: area: 460 level: 7
[2021-10-23 13:36:40,307]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-23 13:36:40,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:40,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:40,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34508800 bytes

[2021-10-23 13:36:40,450]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-23 13:36:40,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:42,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :642
score:100
	Report mapping result:
		klut_size()     :717
		klut.num_gates():642
		max delay       :6
		max area        :642
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :235
		LUT fanins:4	 numbers :228
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-10-23 13:36:42,419]mapper_test.py:224:[INFO]: area: 642 level: 6
[2021-10-24 17:48:21,846]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-24 17:48:21,846]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:21,846]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:21,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34738176 bytes

[2021-10-24 17:48:21,989]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-24 17:48:21,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:23,970]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :642
score:100
	Report mapping result:
		klut_size()     :717
		klut.num_gates():642
		max delay       :6
		max area        :642
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :179
		LUT fanins:3	 numbers :235
		LUT fanins:4	 numbers :228
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13156352 bytes

[2021-10-24 17:48:23,971]mapper_test.py:224:[INFO]: area: 642 level: 6
[2021-10-24 18:08:46,897]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-24 18:08:46,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:46,898]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:47,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34689024 bytes

[2021-10-24 18:08:47,035]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-24 18:08:47,036]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:48,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
	current map manager:
		current min nodes:816
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :460
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :610
score:100
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13434880 bytes

[2021-10-24 18:08:48,999]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-26 10:26:04,570]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-26 10:26:04,570]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:04,570]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:04,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34701312 bytes

[2021-10-26 10:26:04,765]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-26 10:26:04,766]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:04,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	current map manager:
		current min nodes:816
		current min depth:15
	Report mapping result:
		klut_size()     :490
		klut.num_gates():415
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :147
		LUT fanins:4	 numbers :230
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7393280 bytes

[2021-10-26 10:26:04,874]mapper_test.py:224:[INFO]: area: 415 level: 7
[2021-10-26 11:06:44,123]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-26 11:06:44,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:44,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:44,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34754560 bytes

[2021-10-26 11:06:44,259]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-26 11:06:44,260]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:46,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :607
		klut.num_gates():532
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :186
		LUT fanins:4	 numbers :286
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 12931072 bytes

[2021-10-26 11:06:46,327]mapper_test.py:224:[INFO]: area: 532 level: 6
[2021-10-26 11:27:20,224]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-26 11:27:20,225]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:20,225]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:20,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34611200 bytes

[2021-10-26 11:27:20,422]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-26 11:27:20,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:22,494]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :618
		klut.num_gates():543
		max delay       :6
		max area        :642
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :204
		LUT fanins:4	 numbers :270
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 13164544 bytes

[2021-10-26 11:27:22,494]mapper_test.py:224:[INFO]: area: 543 level: 6
[2021-10-26 12:25:25,432]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-26 12:25:25,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:25,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:25,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34869248 bytes

[2021-10-26 12:25:25,611]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-26 12:25:25,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:27,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 12996608 bytes

[2021-10-26 12:25:27,587]mapper_test.py:224:[INFO]: area: 609 level: 6
[2021-10-26 14:13:31,467]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-26 14:13:31,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:31,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:31,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34680832 bytes

[2021-10-26 14:13:31,612]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-26 14:13:31,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:31,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :490
		klut.num_gates():415
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :147
		LUT fanins:4	 numbers :230
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7118848 bytes

[2021-10-26 14:13:31,680]mapper_test.py:224:[INFO]: area: 415 level: 7
[2021-10-29 16:10:36,638]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-10-29 16:10:36,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:36,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:36,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34516992 bytes

[2021-10-29 16:10:36,783]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-10-29 16:10:36,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:36,846]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :632
		klut.num_gates():557
		max delay       :7
		max area        :556
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :311
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
Peak memory: 7274496 bytes

[2021-10-29 16:10:36,847]mapper_test.py:224:[INFO]: area: 557 level: 7
[2021-11-03 09:52:34,226]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-03 09:52:34,226]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:34,226]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:34,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34607104 bytes

[2021-11-03 09:52:34,363]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-03 09:52:34,364]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:34,467]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :632
		klut.num_gates():557
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :185
		LUT fanins:4	 numbers :311
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig_output.v
	Peak memory: 8720384 bytes

[2021-11-03 09:52:34,468]mapper_test.py:226:[INFO]: area: 557 level: 7
[2021-11-03 10:04:45,565]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-03 10:04:45,565]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:45,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:45,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34603008 bytes

[2021-11-03 10:04:45,713]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-03 10:04:45,713]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:45,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :634
		klut.num_gates():559
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :349
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig_output.v
	Peak memory: 8470528 bytes

[2021-11-03 10:04:45,825]mapper_test.py:226:[INFO]: area: 559 level: 7
[2021-11-03 13:44:45,680]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-03 13:44:45,681]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:45,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:45,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34582528 bytes

[2021-11-03 13:44:45,819]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-03 13:44:45,820]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:45,926]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :634
		klut.num_gates():559
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :349
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig_output.v
	Peak memory: 8564736 bytes

[2021-11-03 13:44:45,927]mapper_test.py:226:[INFO]: area: 559 level: 7
[2021-11-03 13:51:00,701]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-03 13:51:00,701]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:00,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:00,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34586624 bytes

[2021-11-03 13:51:00,841]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-03 13:51:00,842]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:00,950]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :634
		klut.num_gates():559
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :149
		LUT fanins:4	 numbers :349
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig_output.v
	Peak memory: 8605696 bytes

[2021-11-03 13:51:00,951]mapper_test.py:226:[INFO]: area: 559 level: 7
[2021-11-04 15:57:58,439]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-04 15:57:58,440]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:58,440]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:58,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34631680 bytes

[2021-11-04 15:57:58,594]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-04 15:57:58,594]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:58,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig_output.v
	Peak memory: 8347648 bytes

[2021-11-04 15:57:58,706]mapper_test.py:226:[INFO]: area: 411 level: 7
[2021-11-16 12:28:42,702]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-16 12:28:42,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:42,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:42,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34557952 bytes

[2021-11-16 12:28:42,843]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-16 12:28:42,843]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:42,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.016657 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7282688 bytes

[2021-11-16 12:28:42,909]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-16 14:17:40,529]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-16 14:17:40,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:40,530]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:40,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34422784 bytes

[2021-11-16 14:17:40,672]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-16 14:17:40,672]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:40,736]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.015742 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7065600 bytes

[2021-11-16 14:17:40,737]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-16 14:24:01,896]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-16 14:24:01,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:01,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:02,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34410496 bytes

[2021-11-16 14:24:02,042]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-16 14:24:02,042]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:02,116]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.016956 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7315456 bytes

[2021-11-16 14:24:02,117]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-17 16:36:39,654]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-17 16:36:39,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:39,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:39,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34619392 bytes

[2021-11-17 16:36:39,800]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-17 16:36:39,800]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:39,899]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.025422 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7274496 bytes

[2021-11-17 16:36:39,899]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-18 10:19:17,690]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-18 10:19:17,690]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:17,690]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:17,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34742272 bytes

[2021-11-18 10:19:17,831]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-18 10:19:17,831]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:17,909]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.029986 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7757824 bytes

[2021-11-18 10:19:17,910]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-23 16:12:08,131]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-23 16:12:08,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:08,131]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:08,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34848768 bytes

[2021-11-23 16:12:08,316]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-23 16:12:08,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:08,432]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.045583 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :77
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7782400 bytes

[2021-11-23 16:12:08,433]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-23 16:43:06,954]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-23 16:43:06,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:06,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:07,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34684928 bytes

[2021-11-23 16:43:07,100]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-23 16:43:07,100]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:07,188]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.02962 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :411
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :77
		LUT fanins:4	 numbers :271
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7888896 bytes

[2021-11-23 16:43:07,189]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-24 11:39:17,302]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 11:39:17,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:17,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:17,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34770944 bytes

[2021-11-24 11:39:17,441]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 11:39:17,441]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:17,495]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.000881 secs
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7278592 bytes

[2021-11-24 11:39:17,495]mapper_test.py:228:[INFO]: area: 460 level: 7
[2021-11-24 12:02:31,154]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 12:02:31,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:31,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:31,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34672640 bytes

[2021-11-24 12:02:31,332]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 12:02:31,332]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:31,386]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.000896 secs
	Report mapping result:
		klut_size()     :535
		klut.num_gates():460
		max delay       :7
		max area        :460
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :115
		LUT fanins:3	 numbers :151
		LUT fanins:4	 numbers :194
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7307264 bytes

[2021-11-24 12:02:31,387]mapper_test.py:228:[INFO]: area: 460 level: 7
[2021-11-24 12:06:19,081]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 12:06:19,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:19,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:19,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34529280 bytes

[2021-11-24 12:06:19,291]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 12:06:19,291]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:19,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.025487 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7720960 bytes

[2021-11-24 12:06:19,386]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-24 12:11:53,644]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 12:11:53,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:53,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:53,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34717696 bytes

[2021-11-24 12:11:53,829]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 12:11:53,829]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:53,884]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00462 secs
	Report mapping result:
		klut_size()     :385
		klut.num_gates():310
		max delay       :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :216
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7950336 bytes

[2021-11-24 12:11:53,885]mapper_test.py:228:[INFO]: area: 310 level: 10
[2021-11-24 12:58:17,550]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 12:58:17,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:17,551]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:17,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34795520 bytes

[2021-11-24 12:58:17,686]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 12:58:17,686]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:17,749]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.016132 secs
	Report mapping result:
		klut_size()     :486
		klut.num_gates():411
		max delay       :7
		max area        :410
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 7581696 bytes

[2021-11-24 12:58:17,750]mapper_test.py:228:[INFO]: area: 411 level: 7
[2021-11-24 13:13:45,054]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 13:13:45,054]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:45,055]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:45,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34480128 bytes

[2021-11-24 13:13:45,197]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 13:13:45,197]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:47,250]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.0161 secs
Mapping time: 0.020569 secs
	Report mapping result:
		klut_size()     :578
		klut.num_gates():503
		max delay       :6
		max area        :504
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :104
		LUT fanins:4	 numbers :334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 13467648 bytes

[2021-11-24 13:13:47,251]mapper_test.py:228:[INFO]: area: 503 level: 6
[2021-11-24 13:36:32,886]mapper_test.py:79:[INFO]: run case "pci_spoci_ctrl_comb"
[2021-11-24 13:36:32,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:32,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:33,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     742.  Ch =     0.  Total mem =    0.12 MB. Peak cut mem =    0.04 MB.
P:  Del =    7.00.  Ar =     457.0.  Edge =     1445.  Cut =     4197.  T =     0.00 sec
P:  Del =    7.00.  Ar =     368.0.  Edge =     1328.  Cut =     4159.  T =     0.00 sec
P:  Del =    7.00.  Ar =     324.0.  Edge =     1153.  Cut =     4202.  T =     0.00 sec
E:  Del =    7.00.  Ar =     323.0.  Edge =     1149.  Cut =     4202.  T =     0.00 sec
F:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1135.  Cut =     3548.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3289.  T =     0.00 sec
A:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
E:  Del =    7.00.  Ar =     316.0.  Edge =     1092.  Cut =     3275.  T =     0.00 sec
Total time =     0.02 sec
Const        =        2      0.63 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      112     35.22 %
Or           =        0      0.00 %
Other        =      204     64.15 %
TOTAL        =      318    100.00 %
Level =    0.  COs =    2.     3.5 %
Level =    2.  COs =    3.     8.8 %
Level =    4.  COs =    4.    15.8 %
Level =    5.  COs =    7.    28.1 %
Level =    6.  COs =   10.    45.6 %
Level =    7.  COs =   31.   100.0 %
Peak memory: 34902016 bytes

[2021-11-24 13:36:33,076]mapper_test.py:160:[INFO]: area: 316 level: 7
[2021-11-24 13:36:33,076]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:35,053]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.opt.aig
Mapping time: 0.000864 secs
Mapping time: 0.001095 secs
	Report mapping result:
		klut_size()     :684
		klut.num_gates():609
		max delay       :6
		max area        :610
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :147
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :220
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_spoci_ctrl_comb/pci_spoci_ctrl_comb.ifpga.v
	Peak memory: 13422592 bytes

[2021-11-24 13:36:35,053]mapper_test.py:228:[INFO]: area: 609 level: 6
