<h1 align="center">Hi ğŸ‘‹, I'm Sanika Chougule</h1>
<h3 align="center">In the language of logic gates, I write the poetry of hardware.</h3>

<p align="left"> 
  <img src="https://komarev.com/ghpvc/?username=sanika-chougule&label=Profile%20views&color=0e75b6&style=flat" alt="sanika-chougule" /> 
</p>

<p align="left"> 
  <a href="https://github.com/ryo-ma/github-profile-trophy">
    <img src="https://github-profile-trophy.vercel.app/?username=sanika-chougule" alt="sanika-chougule" />
  </a> 
</p>

- ğŸŒ± Iâ€™m currently learning **Embedded Systems, VLSI Design, RTL Design, STM32**

- ğŸ’¬ Ask me about **C, C++, Embedded C, Electronics, VLSI Basics, Arduino, STM32, Circuit Design**

- ğŸ“« How to reach me **sanikachougule853@gmail.com**

- ğŸ“ Based in **Gadhinglaj, India**

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://www.linkedin.com/in/sanika-chougule" target="_blank">
  <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="30" width="40" />
</a>
<a href="mailto:sanikachougule853@gmail.com" target="_blank">
  <img align="center" src="https://cdn-icons-png.flaticon.com/512/732/732200.png" height="30" width="40" />
</a>
<a href="tel:+918149391565" target="_blank">
  <img align="center" src="https://cdn-icons-png.flaticon.com/512/724/724664.png" height="30" width="40" />
</a>
</p>

---

<h3 align="left">Languages and Tools:</h3>
<p align="left">

<!-- Languages -->
<img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="40" height="40"/>
<img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" width="40" height="40"/>
<img src="https://www.vectorlogo.zone/logos/arduino/arduino-icon.svg" width="40" height="40"/>

<!-- Tools -->
<img src="https://cdn.worldvectorlogo.com/logos/stmicroelectronics.svg" width="40" height="40"/>
<img src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/python/python-original.svg" width="40" height="40"/>
<img src="https://www.vectorlogo.zone/logos/tensorflow/tensorflow-icon.svg" width="40" height="40"/>
<img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/matlab/matlab-original.svg" width="40" height="40"/>

<!-- VLSI Tools -->
<img src="https://cdn-icons-png.flaticon.com/512/5969/5969163.png" width="40" height="40" title="Cadence"/>
<img src="https://cdn-icons-png.flaticon.com/512/906/906324.png" width="40" height="40" title="LTSpice"/>
<img src="https://cdn-icons-png.flaticon.com/512/906/906334.png" width="40" height="40" title="Proteus"/>

<!-- Others -->
<img src="https://upload.wikimedia.org/wikipedia/commons/1/10/Wireshark_icon.svg" width="40" height="40" title="Wireshark"/>
<img src="https://www.vectorlogo.zone/logos/google_colab/google_colab-icon.svg" width="40" height="40"/>
<img src="https://www.keil.com/assets/img/keil_logo.svg" width="40" height="40" title="Keil uVision"/>
<img src="https://upload.wikimedia.org/wikipedia/commons/6/6f/STM32CubeIDE_Logo.png" width="40" height="40" title="STM32CubeIDE"/>

</p>

---

## ğŸ“˜ Education

**ğŸ“ KLE Technological University, Belagavi**  
_Bachelor of Engineering (ECE)_  
ğŸ“… Nov 2022 â€“ Present  
**CGPA: 8.05 (Till 6th Semester)**  

**ğŸ“ Govindram Seksaria Science College, Belagavi**  
Pre-University (PCMB)  
ğŸ“… 2020 â€“ 2022  
**Percentage: 82.3%**

**ğŸ“ New Horizon School, Gadhinglaj**  
CBSE  
ğŸ“… 2013 â€“ 2020  
**Percentage: 94.4%**

---

## ğŸ›  Technologies & Skills

**Languages:**  
âœ” C  
âœ” C++  
âœ” Embedded C  

**Tools / Platforms:**  
âœ” Cadence  
âœ” LTSpice  
âœ” Proteus  
âœ” Wireshark  
âœ” Google Colab  
âœ” Keil uVision  
âœ” STM32CubeIDE  
âœ” Arduino  

---

## ğŸš€ Projects

### **ğŸ”¹ 4-Bit Shift Register**  
ğŸ“… Jul 2025 â€“ Oct 2025  
- Designed RTL using Verilog, validated with waveform analysis in Cadence.  
- Created physical layout for a flip-flop and integrated as building block.

---

### **ğŸ”¹ 3-Bit Binary to Gray Code Converter**  
ğŸ“… Oct 2024 â€“ Jan 2025  
- Implemented using CMOS and pseudo-NMOS logic in Cadence.  
- Compared power, complexity, and efficiency for both designs.

---

<p>
<img align="left" src="https://github-readme-stats.vercel.app/api/top-langs?username=sanika-chougule&show_icons=true&locale=en&layout=compact" />
</p>

<p>
<img align="center" src="https://github-readme-stats.vercel.app/api?username=sanika-chougule&show_icons=true&locale=en" />
</p>

<p>
<img align="center" src="https://github-readme-streak-stats.herokuapp.com?user=sanika-chougule" />
</p>
