<html>
  <head>
    <title>
      UEQ.S - Two-way SIMD Compare Single Unordered or Equal
    </title>
    <style type="text/css">
      <!--
	body {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	margin-left: 2em;
	margin-right: 2em;
	}
	#boundingbox {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	position: relative;
	width: 865px;
	margin: 0 auto;
	padding: 20px;
	border-style: dashed;
	border-width: 1px;
	border-spacing: 10px;
	border-collapse: separate;
	}
	a {
	text-decoration: none;
	}
	a:visited {
	color: blue;
	}
	a:link {
	color: green;
	}
	a:active {
	color: green;
	}
	a:hover {
	color: green;
	}
	a:offsite {
	color: green;
	}
	h1 {
	font-size: 14pt;
	font-weight: bold;
	}
	h1.center {
	font-size: 14pt;
	font-weight: bold;
	text-align: center;
	}
	h2 {
	font-size: 12pt;
	}
	caption {
	padding-top: 1em;
	}
	table.thin {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	}
	table th.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table th.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	pre {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	}
	.proto {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 1em;
	text-indent: -1em;
	}
	.protohead {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 2em;
	text-indent: -2em;
	}
	.protobody {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 4em;
	text-indent: -2em;
	}
	.rotate {
	display: block;
	-webkit-transform: rotate(-90deg); 
        -moz-transform:
	rotate(-90deg);
	filter: progid:DXImageTransform.Microsoft.BasicImage(rotation=3);
	padding-top: 20px;                       
}
	.light {
	font-size: 75%;
	color: SlateGrey;
	}
	table.format {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	font-size: 75%;
	}
	table.format th {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: #FFF5EE;
	-moz-border-radius: 0px 0px 0px 0px;
	vertical-align: bottom;
	font-size: 75%;
	}
	table.format td {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	font-size: 75%;
	}
	table.format td.opcodeBit_present {
	background-color: #FFE4E1;
	text-align: center;
	}
	table.format td.formatBit_present {
	background-color: #EEE8AA;
	text-align: center;
	}
	table.format td.slotBit_present {
	background-color: #B0E0E6;
	text-align: center;
	vertical-align: bottom;
	}
	
        -->
    </style>
  </head>
  <body>
    <h1>
      UEQ.S &#8212; Two-way SIMD Compare Single Unordered or Equal
    </h1>
    <h2>
      Instruction Word
    </h2>
    
<table border="1" class="format">
<tr><th width="130" nowrap>Slot<br>Inst</th><th>8<br>7</th><th>8<br>6</th><th>8<br>5</th><th>8<br>4</th><th>8<br>3</th><th>8<br>2</th><th>8<br>1</th><th>8<br>0</th><th>7<br>9</th><th>7<br>8</th><th>7<br>7</th><th>7<br>6</th><th>7<br>5</th><th>7<br>4</th><th>7<br>3</th><th>7<br>2</th><th>7<br>1</th><th>7<br>0</th><th>6<br>9</th><th>6<br>8</th><th>6<br>7</th><th>6<br>6</th><th>6<br>5</th><th>6<br>4</th><th>6<br>3</th><th>6<br>2</th><th>6<br>1</th><th>6<br>0</th><th>5<br>9</th><th>5<br>8</th><th>5<br>7</th><th>5<br>6</th><th>5<br>5</th><th>5<br>4</th><th>5<br>3</th><th>5<br>2</th><th>5<br>1</th><th>5<br>0</th><th>4<br>9</th><th>4<br>8</th><th>4<br>7</th><th>4<br>6</th><th>4<br>5</th><th>4<br>4</th><th>4<br>3</th><th>4<br>2</th><th>4<br>1</th><th>4<br>0</th><th>3<br>9</th><th>3<br>8</th><th>3<br>7</th><th>3<br>6</th><th>3<br>5</th><th>3<br>4</th><th>3<br>3</th><th>3<br>2</th><th>3<br>1</th><th>3<br>0</th><th>2<br>9</th><th>2<br>8</th><th>2<br>7</th><th>2<br>6</th><th>2<br>5</th><th>2<br>4</th><th>2<br>3</th><th>2<br>2</th><th>2<br>1</th><th>2<br>0</th><th>1<br>9</th><th>1<br>8</th><th>1<br>7</th><th>1<br>6</th><th>1<br>5</th><th>1<br>4</th><th>1<br>3</th><th>1<br>2</th><th>1<br>1</th><th>1<br>0</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr><td nowrap>Format x24 - 24 bit(s)</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="formatBit_present">0</td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>UEQ.S</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td></tr>
<tr><td nowrap>fld_vfpu2_sem_spmisc_brt</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>fld_vfpu2_sem_spmisc_vs</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>fld_vfpu2_sem_spmisc_vr</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
</table>
<br>
    <h2>
      Assembler Syntax
    </h2>
    <p>
      <code title="Instruction Mnemonic for Two-way SIMD Compare Single Unordered or Equal">UEQ.S</code>
      <span title="Write  of register file BR indexed by the fld_vfpu2_sem_spmisc_brt field of the instruction word"><code>b0..15(opnd_vfpu2_sem_spmisc_brt)</code></span>,
      <span title="Read  of register file AE_DR indexed by the fld_vfpu2_sem_spmisc_vs field of the instruction word"><code>aed0..15(opnd_vfpu2_sem_spmisc_vs)</code></span>,
      <span title="Read  of register file AE_DR indexed by the fld_vfpu2_sem_spmisc_vr field of the instruction word"><code>aed0..15(opnd_vfpu2_sem_spmisc_vr)</code></span>
    </p>
    <h2>
      C Syntax
    </h2>
    #include &lt;xtensa/tie/xt_FP.h&gt;<P>extern xtbool2 XT_UEQ_S(xtfloat s, xtfloat t);
</P>
    <h2>
      Description
    </h2>
    

<P><small>(please consult the <i>Xtensa &reg; Instruction Set Architecture Reference Manual</i> for any cross references and additional information)</small></P>

<P>

<code>UEQ.S</code>

compares the single-precision values in each half of data registers <code>frs</code> and <code>frt</code>. 

If the values are equal or unordered then the corresponding half of boolean register <code>br</code> is set to 1, otherwise <code>br</code> is set to 0. 

IEEE754 specifies that +0 and -0 compare as equal. IEEE754 floating-point values are unordered if either is a NaN. 

Like most floating-point instructions <code>UEQ.S</code> sets the Invalid Operation flag if either input is a Signalling NaN.

</P>

<h3>Operation</h3>

For each corresponding half:

<pre>

BR<SUB>r</SUB> &#8592; isNaN<SUB>S</SUB>(AE_DR[s]) or isNaN<SUB>S</SUB>(AE_DR[t])

                      or (AE_DR[s] =<SUB>S</SUB> AE_DR[t])

FSR[StatusFlags: V] &#8592; Or in update

</pre>

<h3>Exceptions</h3>

<UL>

<LI>

EveryInst Group

</LI>

<LI>

GenExcep(Coprocessor0Disabled) if Coprocessor Context Option

</LI>

</UL>


    <h2>
      Implementation Pipeline
    </h2>
    <table class="thin">
      <thead>
	<tr>
	  <th align="left" class="thin">
	    In
	  </th>
	  <th align="left" class="thin">
	    Out
	  </th>
	</tr>
      </thead>
      <tbody>
	<tr>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_vs&nbsp;Mstage</code>,
	    <code>opnd_vfpu2_sem_spmisc_vr&nbsp;Mstage</code>
	  </td>
	  <td class="thin">
	    <code>InvalidFlag&nbsp;Wstage+2</code>, <code>opnd_vfpu2_sem_spmisc_brt&nbsp;Mstage</code>
	  </td>
	</tr>
      </tbody>
    </table>
    <h2>
      Protos that use UEQ.S
    </h2>
    <div>
      <div class=protohead>proto <a href=../protos.html#UEQ.S>UEQ.S</a> { out
      xtbool2 r, in xtfloat s, in xtfloat t }{}{</div><div class=protobody><a
      href=UEQS.html>UEQ.S</a> r, s, t;</div><div class=protohead>}</div>
    </div>
    <div>
      <div class=protohead>proto <a href=../protos.html#UEQ.SX2>UEQ.SX2</a> {
      out xtbool2 r, in xtfloatx2 s, in xtfloatx2 t }{}{</div><div
      class=protobody><a href=UEQS.html>UEQ.S</a> r, s, t;</div><div
      class=protohead>}</div>
    </div>
  </body>
</html>
