{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671573519532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671573519543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 18:58:39 2022 " "Processing started: Tue Dec 20 18:58:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671573519543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573519543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arkanoid -c Arkanoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arkanoid -c Arkanoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573519544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671573520560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671573520561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-VGA_arch " "Found design unit 1: VGA-VGA_arch" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540344 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573540344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_generator-sync_generator_arch " "Found design unit 1: sync_generator-sync_generator_arch" {  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540352 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_generator " "Found entity 1: sync_generator" {  } { { "sync_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573540352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 image_generator-image_generator_arch " "Found design unit 1: image_generator-image_generator_arch" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540359 ""} { "Info" "ISGN_ENTITY_NAME" "1 image_generator " "Found entity 1: image_generator" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573540359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_gen-div_gen_arch " "Found design unit 1: div_gen-div_gen_arch" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540367 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_gen " "Found entity 1: div_gen" {  } { { "div_gen.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671573540367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573540367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671573540429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk1 VGA.vhd(235) " "VHDL Process Statement warning at VGA.vhd(235): signal \"ball_clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540435 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk2 VGA.vhd(236) " "VHDL Process Statement warning at VGA.vhd(236): signal \"ball_clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540435 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk3 VGA.vhd(237) " "VHDL Process Statement warning at VGA.vhd(237): signal \"ball_clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540435 "|VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_clk4 VGA.vhd(238) " "VHDL Process Statement warning at VGA.vhd(238): signal \"ball_clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540435 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:U0 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:U0\"" {  } { { "VGA.vhd" "U0" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator sync_generator:u1 " "Elaborating entity \"sync_generator\" for hierarchy \"sync_generator:u1\"" {  } { { "VGA.vhd" "u1" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_generator image_generator:u2 " "Elaborating entity \"image_generator\" for hierarchy \"image_generator:u2\"" {  } { { "VGA.vhd" "u2" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540443 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limSup image_generator.vhd(49) " "VHDL Signal Declaration warning at image_generator.vhd(49): used explicit default value for signal \"limSup\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limInf image_generator.vhd(50) " "VHDL Signal Declaration warning at image_generator.vhd(50): used explicit default value for signal \"limInf\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limLeft image_generator.vhd(51) " "VHDL Signal Declaration warning at image_generator.vhd(51): used explicit default value for signal \"limLeft\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limRight image_generator.vhd(52) " "VHDL Signal Declaration warning at image_generator.vhd(52): used explicit default value for signal \"limRight\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle1_XInicial image_generator.vhd(59) " "VHDL Signal Declaration warning at image_generator.vhd(59): used explicit default value for signal \"paddle1_XInicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle1_YInicial image_generator.vhd(60) " "VHDL Signal Declaration warning at image_generator.vhd(60): used explicit default value for signal \"paddle1_YInicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540449 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "distanciaBlock image_generator.vhd(64) " "VHDL Signal Declaration warning at image_generator.vhd(64): used explicit default value for signal \"distanciaBlock\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco1_pos_x image_generator.vhd(65) " "VHDL Signal Declaration warning at image_generator.vhd(65): used explicit default value for signal \"bloco1_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco2_pos_x image_generator.vhd(66) " "VHDL Signal Declaration warning at image_generator.vhd(66): used explicit default value for signal \"bloco2_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco3_pos_x image_generator.vhd(67) " "VHDL Signal Declaration warning at image_generator.vhd(67): used explicit default value for signal \"bloco3_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco4_pos_x image_generator.vhd(68) " "VHDL Signal Declaration warning at image_generator.vhd(68): used explicit default value for signal \"bloco4_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco5_pos_x image_generator.vhd(69) " "VHDL Signal Declaration warning at image_generator.vhd(69): used explicit default value for signal \"bloco5_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco6_pos_x image_generator.vhd(70) " "VHDL Signal Declaration warning at image_generator.vhd(70): used explicit default value for signal \"bloco6_pos_x\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco1_pos_y image_generator.vhd(72) " "VHDL Signal Declaration warning at image_generator.vhd(72): used explicit default value for signal \"bloco1_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco2_pos_y image_generator.vhd(73) " "VHDL Signal Declaration warning at image_generator.vhd(73): used explicit default value for signal \"bloco2_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco3_pos_y image_generator.vhd(74) " "VHDL Signal Declaration warning at image_generator.vhd(74): used explicit default value for signal \"bloco3_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco4_pos_y image_generator.vhd(75) " "VHDL Signal Declaration warning at image_generator.vhd(75): used explicit default value for signal \"bloco4_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco5_pos_y image_generator.vhd(76) " "VHDL Signal Declaration warning at image_generator.vhd(76): used explicit default value for signal \"bloco5_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bloco6_pos_y image_generator.vhd(77) " "VHDL Signal Declaration warning at image_generator.vhd(77): used explicit default value for signal \"bloco6_pos_y\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_pos_x_inicial image_generator.vhd(93) " "VHDL Signal Declaration warning at image_generator.vhd(93): used explicit default value for signal \"Ball_pos_x_inicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540450 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Ball_pos_y_inicial image_generator.vhd(94) " "VHDL Signal Declaration warning at image_generator.vhd(94): used explicit default value for signal \"Ball_pos_y_inicial\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagDireitaBaixo image_generator.vhd(104) " "VHDL Signal Declaration warning at image_generator.vhd(104): used explicit default value for signal \"DiagDireitaBaixo\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagEsquerdaBaixo image_generator.vhd(105) " "VHDL Signal Declaration warning at image_generator.vhd(105): used explicit default value for signal \"DiagEsquerdaBaixo\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagEsquerdaCima image_generator.vhd(106) " "VHDL Signal Declaration warning at image_generator.vhd(106): used explicit default value for signal \"DiagEsquerdaCima\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DiagDireitaCima image_generator.vhd(107) " "VHDL Signal Declaration warning at image_generator.vhd(107): used explicit default value for signal \"DiagDireitaCima\" because signal was never assigned a value" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(117) " "VHDL Process Statement warning at image_generator.vhd(117): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset image_generator.vhd(135) " "VHDL Process Statement warning at image_generator.vhd(135): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_XInicial image_generator.vhd(162) " "VHDL Process Statement warning at image_generator.vhd(162): signal \"paddle1_XInicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_YInicial image_generator.vhd(163) " "VHDL Process Statement warning at image_generator.vhd(163): signal \"paddle1_YInicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6 image_generator.vhd(201) " "VHDL Process Statement warning at image_generator.vhd(201): signal \"bloco6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FimDeJogo image_generator.vhd(263) " "VHDL Process Statement warning at image_generator.vhd(263): signal \"FimDeJogo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x_inicial image_generator.vhd(264) " "VHDL Process Statement warning at image_generator.vhd(264): signal \"Ball_pos_x_inicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y_inicial image_generator.vhd(265) " "VHDL Process Statement warning at image_generator.vhd(265): signal \"Ball_pos_y_inicial\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DiagDireitaBaixo image_generator.vhd(267) " "VHDL Process Statement warning at image_generator.vhd(267): signal \"DiagDireitaBaixo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540451 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DiagDireitaCima image_generator.vhd(268) " "VHDL Process Statement warning at image_generator.vhd(268): signal \"DiagDireitaCima\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FimDeJogo image_generator.vhd(432) " "VHDL Process Statement warning at image_generator.vhd(432): signal \"FimDeJogo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle1_pos_y image_generator.vhd(435) " "VHDL Process Statement warning at image_generator.vhd(435): signal \"paddle1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "limInf image_generator.vhd(436) " "VHDL Process Statement warning at image_generator.vhd(436): signal \"limInf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "move image_generator.vhd(437) " "VHDL Process Statement warning at image_generator.vhd(437): signal \"move\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1 image_generator.vhd(476) " "VHDL Process Statement warning at image_generator.vhd(476): signal \"bloco1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_x image_generator.vhd(477) " "VHDL Process Statement warning at image_generator.vhd(477): signal \"bloco1_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_x image_generator.vhd(478) " "VHDL Process Statement warning at image_generator.vhd(478): signal \"bloco1_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_y image_generator.vhd(479) " "VHDL Process Statement warning at image_generator.vhd(479): signal \"bloco1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco1_pos_y image_generator.vhd(480) " "VHDL Process Statement warning at image_generator.vhd(480): signal \"bloco1_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2 image_generator.vhd(482) " "VHDL Process Statement warning at image_generator.vhd(482): signal \"bloco2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_x image_generator.vhd(483) " "VHDL Process Statement warning at image_generator.vhd(483): signal \"bloco2_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_x image_generator.vhd(484) " "VHDL Process Statement warning at image_generator.vhd(484): signal \"bloco2_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_y image_generator.vhd(485) " "VHDL Process Statement warning at image_generator.vhd(485): signal \"bloco2_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco2_pos_y image_generator.vhd(486) " "VHDL Process Statement warning at image_generator.vhd(486): signal \"bloco2_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3 image_generator.vhd(488) " "VHDL Process Statement warning at image_generator.vhd(488): signal \"bloco3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_x image_generator.vhd(489) " "VHDL Process Statement warning at image_generator.vhd(489): signal \"bloco3_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_x image_generator.vhd(490) " "VHDL Process Statement warning at image_generator.vhd(490): signal \"bloco3_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_y image_generator.vhd(491) " "VHDL Process Statement warning at image_generator.vhd(491): signal \"bloco3_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540452 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco3_pos_y image_generator.vhd(492) " "VHDL Process Statement warning at image_generator.vhd(492): signal \"bloco3_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4 image_generator.vhd(494) " "VHDL Process Statement warning at image_generator.vhd(494): signal \"bloco4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_x image_generator.vhd(495) " "VHDL Process Statement warning at image_generator.vhd(495): signal \"bloco4_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_x image_generator.vhd(496) " "VHDL Process Statement warning at image_generator.vhd(496): signal \"bloco4_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_y image_generator.vhd(497) " "VHDL Process Statement warning at image_generator.vhd(497): signal \"bloco4_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco4_pos_y image_generator.vhd(498) " "VHDL Process Statement warning at image_generator.vhd(498): signal \"bloco4_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5 image_generator.vhd(500) " "VHDL Process Statement warning at image_generator.vhd(500): signal \"bloco5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_x image_generator.vhd(501) " "VHDL Process Statement warning at image_generator.vhd(501): signal \"bloco5_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_x image_generator.vhd(502) " "VHDL Process Statement warning at image_generator.vhd(502): signal \"bloco5_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_y image_generator.vhd(503) " "VHDL Process Statement warning at image_generator.vhd(503): signal \"bloco5_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco5_pos_y image_generator.vhd(504) " "VHDL Process Statement warning at image_generator.vhd(504): signal \"bloco5_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6 image_generator.vhd(506) " "VHDL Process Statement warning at image_generator.vhd(506): signal \"bloco6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_x image_generator.vhd(507) " "VHDL Process Statement warning at image_generator.vhd(507): signal \"bloco6_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_x image_generator.vhd(508) " "VHDL Process Statement warning at image_generator.vhd(508): signal \"bloco6_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_y image_generator.vhd(509) " "VHDL Process Statement warning at image_generator.vhd(509): signal \"bloco6_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bloco6_pos_y image_generator.vhd(510) " "VHDL Process Statement warning at image_generator.vhd(510): signal \"bloco6_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(513) " "VHDL Process Statement warning at image_generator.vhd(513): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_x image_generator.vhd(514) " "VHDL Process Statement warning at image_generator.vhd(514): signal \"Ball_pos_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(515) " "VHDL Process Statement warning at image_generator.vhd(515): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540453 "|VGA|image_generator:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_pos_y image_generator.vhd(516) " "VHDL Process Statement warning at image_generator.vhd(516): signal \"Ball_pos_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1671573540454 "|VGA|image_generator:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u3 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u3\"" {  } { { "VGA.vhd" "u3" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u6 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u6\"" {  } { { "VGA.vhd" "u6" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u7 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u7\"" {  } { { "VGA.vhd" "u7" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_gen div_gen:u8 " "Elaborating entity \"div_gen\" for hierarchy \"div_gen:u8\"" {  } { { "VGA.vhd" "u8" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573540470 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 234 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1671573540782 "|VGA|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1671573540782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 79 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 80 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 81 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 82 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 83 -1 0 } } { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671573541745 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671573541745 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[1\] image_generator:u2\|Ball_direction\[1\]~_emulated image_generator:u2\|Ball_direction\[1\]~1 " "Register \"image_generator:u2\|Ball_direction\[1\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[1\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[1\]~1\"" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671573541747 "|VGA|image_generator:u2|Ball_direction[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "image_generator:u2\|Ball_direction\[0\] image_generator:u2\|Ball_direction\[0\]~_emulated image_generator:u2\|Ball_direction\[0\]~5 " "Register \"image_generator:u2\|Ball_direction\[0\]\" is converted into an equivalent circuit using register \"image_generator:u2\|Ball_direction\[0\]~_emulated\" and latch \"image_generator:u2\|Ball_direction\[0\]~5\"" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1671573541747 "|VGA|image_generator:u2|Ball_direction[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1671573541747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "VGA.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671573542184 "|VGA|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671573542184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671573542300 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[8\] High " "Register image_generator:u2\|paddle1_pos_x\[8\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[4\] High " "Register image_generator:u2\|paddle1_pos_x\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_x\[3\] High " "Register image_generator:u2\|paddle1_pos_x\[3\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|paddle1_pos_y\[2\] High " "Register image_generator:u2\|paddle1_pos_y\[2\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 161 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[8\] High " "Register image_generator:u2\|Ball_pos_x\[8\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[4\] High " "Register image_generator:u2\|Ball_pos_x\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_x\[3\] High " "Register image_generator:u2\|Ball_pos_x\[3\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[7\] High " "Register image_generator:u2\|Ball_pos_y\[7\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[6\] High " "Register image_generator:u2\|Ball_pos_y\[6\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[5\] High " "Register image_generator:u2\|Ball_pos_y\[5\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "image_generator:u2\|Ball_pos_y\[4\] High " "Register image_generator:u2\|Ball_pos_y\[4\] will power up to High" {  } { { "image_generator.vhd" "" { Text "C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd" 263 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1671573542469 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1671573542469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671573543734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671573543734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671573543839 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671573543839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "637 " "Implemented 637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671573543839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671573543839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671573543876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 18:59:03 2022 " "Processing ended: Tue Dec 20 18:59:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671573543876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671573543876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671573543876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671573543876 ""}
