
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:153.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:154.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Generating RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \M = 4
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Generating RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 4
Parameter \M = 2
Parameter \ADDR_WIDTH = 16
Found cached RTLIL representation for module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \N = 2
Parameter \ADDR_WIDTH = 4
Generating RTLIL representation for module `$paramod\fifo\N=2\ADDR_WIDTH=4'.

2.8. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         \dual_port_memory
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
Parameter \DATA_WIDTH = 6
Parameter \ADDR_WIDTH = 2
Parameter \MEM_SIZE = 3
Found cached RTLIL representation for module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.

2.13. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4

2.14. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     $paramod\fifo\N=2\M=2\ADDR_WIDTH=4
Used module:         $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3
Used module:     $paramod\fifo\N=2\M=4\ADDR_WIDTH=4
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     $paramod\fifo\N=4\M=2\ADDR_WIDTH=16
Used module:     \demux
Used module:     $paramod\fifo\N=2\ADDR_WIDTH=4
Removing unused module `\fifo'.
Removing unused module `\dual_port_memory'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$152'.
Found and cleaned up 4 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$116'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$216'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
Found and cleaned up 1 empty switch in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$184'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
Cleaned up 15 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$152'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
     1/3: $1\num_mem[4:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
     1/7: $0\num_mem[4:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$116'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$89'.
     1/2: $1\oDataOut[5:0]
     2/2: $0\oDataOut[5:0]
Creating decoders for process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
     1/3: $0$memwr$\Ram$dual_port_memory.v:18$84_EN[5:0]$88
     2/3: $0$memwr$\Ram$dual_port_memory.v:18$84_DATA[5:0]$87
     3/3: $0$memwr$\Ram$dual_port_memory.v:18$84_ADDR[1:0]$86
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:239$74'.
     1/6: $1\pop_vc1[0:0]
     2/6: $1\pop_vc0[0:0]
     3/6: $1\pausaD0D1[0:0]
     4/6: $0\pop_vc1[0:0]
     5/6: $0\pop_vc0[0:0]
     6/6: $0\pausaD0D1[0:0]
Creating decoders for process `\PCIE_trans.$proc$PCIE_trans.v:214$67'.
     1/2: $0\pop_MF[0:0]
     2/2: $0\Pausa_VC_id[0:0]
Creating decoders for process `\demux.$proc$demux.v:43$65'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\demux.$proc$demux.v:32$63'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
     1/4: $0\valid_1[0:0]
     2/4: $0\valid_0[0:0]
     3/4: $0\dataout1[5:0]
     4/4: $0\dataout0[5:0]
Creating decoders for process `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$59'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\mux.$proc$mux.v:38$54'.
     1/2: $0\valid_out[0:0]
     2/2: $0\dataout[5:0]
Creating decoders for process `\mux.$proc$mux.v:26$51'.
     1/1: $0\selectorL1[0:0]
Creating decoders for process `\fsmControl.$proc$fsm_Control.v:40$41'.
     1/6: $0\nxt_state[4:0]
     2/6: $0\state[4:0]
     3/6: $0\error_out[0:0]
     4/6: $0\idle_out[0:0]
     5/6: $0\active_out[0:0]
     6/6: $0\Umbrales_I[13:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$216'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[1:0]
     3/3: $0\wr_ptr[1:0]
Creating decoders for process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[2:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$184'.
     1/1: $0\Error_Fifo[0:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
     1/3: $1\num_mem[2:0]
     2/3: $0\rd_ptr[3:0]
     3/3: $0\wr_ptr[3:0]
Creating decoders for process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
     1/7: $0\num_mem[2:0]
     2/7: $0\Fifo_Full[0:0]
     3/7: $0\Fifo_Empty[0:0]
     4/7: $0\Pausa[0:0]
     5/7: $0\Umbral[4:0]
     6/7: $0\Almost_Full[0:0]
     7/7: $0\Almost_Empty[0:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.\oDataOut' from process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$89'.
No latch inferred for signal `\PCIE_trans.\pausaD0D1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$74'.
No latch inferred for signal `\PCIE_trans.\pop_vc0' from process `\PCIE_trans.$proc$PCIE_trans.v:239$74'.
No latch inferred for signal `\PCIE_trans.\pop_vc1' from process `\PCIE_trans.$proc$PCIE_trans.v:239$74'.
No latch inferred for signal `\PCIE_trans.\Pausa_VC_id' from process `\PCIE_trans.$proc$PCIE_trans.v:214$67'.
No latch inferred for signal `\PCIE_trans.\pop_MF' from process `\PCIE_trans.$proc$PCIE_trans.v:214$67'.
No latch inferred for signal `\demux.\selectorL1' from process `\demux.$proc$demux.v:32$63'.
No latch inferred for signal `\Demux_D0_D1.\selectorL1' from process `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$59'.
No latch inferred for signal `\mux.\selectorL1' from process `\mux.$proc$mux.v:26$51'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$152'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$116'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$84_ADDR' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$84_DATA' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$84_EN' using process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\demux.\dataout0' using process `\demux.$proc$demux.v:43$65'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\demux.\dataout1' using process `\demux.$proc$demux.v:43$65'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\demux.\valid_0' using process `\demux.$proc$demux.v:43$65'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\demux.\valid_1' using process `\demux.$proc$demux.v:43$65'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\dataout1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_0' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\Demux_D0_D1.\valid_1' using process `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\mux.\dataout' using process `\mux.$proc$mux.v:38$54'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\mux.\valid_out' using process `\mux.$proc$mux.v:38$54'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\fsmControl.\Umbrales_I' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\fsmControl.\active_out' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\fsmControl.\idle_out' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\fsmControl.\error_out' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\fsmControl.\state' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\fsmControl.\nxt_state' using process `\fsmControl.$proc$fsm_Control.v:40$41'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Error_Fifo' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$216'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\wr_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\rd_ptr' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Almost_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Umbral' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Pausa' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Empty' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\Fifo_Full' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `$paramod\fifo\N=2\ADDR_WIDTH=4.\num_mem' using process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Error_Fifo' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$184'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\wr_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\rd_ptr' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Almost_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Umbral' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Pausa' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Empty' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\Fifo_Full' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.\num_mem' using process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
  created $dff cell `$procdff$1650' with positive edge clock.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$152'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:360$152'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:323$141'.
Found and cleaned up 18 empty switches in `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
Removing empty process `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$proc$fifo.v:65$124'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$116'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:360$116'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:323$105'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
Removing empty process `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$proc$fifo.v:65$92'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$89'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:22$89'.
Found and cleaned up 1 empty switch in `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
Removing empty process `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$proc$dual_port_memory.v:14$85'.
Found and cleaned up 1 empty switch in `\PCIE_trans.$proc$PCIE_trans.v:239$74'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:239$74'.
Removing empty process `PCIE_trans.$proc$PCIE_trans.v:214$67'.
Found and cleaned up 3 empty switches in `\demux.$proc$demux.v:43$65'.
Removing empty process `demux.$proc$demux.v:43$65'.
Found and cleaned up 1 empty switch in `\demux.$proc$demux.v:32$63'.
Removing empty process `demux.$proc$demux.v:32$63'.
Found and cleaned up 3 empty switches in `\Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:43$61'.
Found and cleaned up 1 empty switch in `\Demux_D0_D1.$proc$Demux_D0_D1.v:32$59'.
Removing empty process `Demux_D0_D1.$proc$Demux_D0_D1.v:32$59'.
Found and cleaned up 3 empty switches in `\mux.$proc$mux.v:38$54'.
Removing empty process `mux.$proc$mux.v:38$54'.
Found and cleaned up 1 empty switch in `\mux.$proc$mux.v:26$51'.
Removing empty process `mux.$proc$mux.v:26$51'.
Found and cleaned up 11 empty switches in `\fsmControl.$proc$fsm_Control.v:40$41'.
Removing empty process `fsmControl.$proc$fsm_Control.v:40$41'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$216'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:360$216'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:323$205'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
Removing empty process `$paramod\fifo\N=2\ADDR_WIDTH=4.$proc$fifo.v:65$192'.
Found and cleaned up 2 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$184'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:360$184'.
Found and cleaned up 6 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:323$173'.
Found and cleaned up 14 empty switches in `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
Removing empty process `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$proc$fifo.v:65$160'.
Cleaned up 118 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$fifo.v:376$155' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:376$156' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:376$156_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:376$158' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with inverter.
Replacing $eq cell `$eq$fifo.v:344$149' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$261' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$246' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$275' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:245$133' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:135$126' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$334' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$373' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$424' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$464' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$513' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$554' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$94' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$100' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$113' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$119' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$120' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$120_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$122' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$578' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$593' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$607' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$654' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$685' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$723' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$755' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$793' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$826' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$ternary$PCIE_trans.v:215$70' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$841' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$844' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$847' in module `PCIE_trans'.
Optimizing away select inverter for $mux cell `$procmux$886' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$856' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$865' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$874' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$883' in module `demux'.
Optimizing away select inverter for $mux cell `$procmux$925' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$895' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$904' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$913' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$922' in module `Demux_D0_D1'.
Optimizing away select inverter for $mux cell `$procmux$934' in module `mux'.
Optimizing away select inverter for $mux cell `$procmux$943' in module `mux'.
Replacing $ne cell `$ne$fsm_Control.v:73$43' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:84$44' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:87$45' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:90$46' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:98$47' in module `fsmControl' with $logic_not.
Replacing $eq cell `$eq$fsm_Control.v:101$48' in module `fsmControl' with $logic_not.
Replacing $ne cell `$ne$fsm_Control.v:111$49' in module `fsmControl' with $logic_not.
Optimizing away select inverter for $mux cell `$procmux$952' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$956' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$989' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$992' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1003' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1019' in module `fsmControl'.
Optimizing away select inverter for $mux cell `$procmux$1035' in module `fsmControl'.
Replacing $eq cell `$eq$fifo.v:77$194' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$200' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$213' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$219' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$220' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$eq$fifo.v:365$220_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$222' in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1066' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1081' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1095' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1142' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1173' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1211' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1243' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1281' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $mux cell `$procmux$1314' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $eq cell `$eq$fifo.v:77$162' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:203$168' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:344$181' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$187' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with $logic_not.
Replacing $eq cell `$eq$fifo.v:365$188' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$eq$fifo.v:365$188_Y = \pop'.
Replacing $eq cell `$eq$fifo.v:365$190' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with inverter.
Optimizing away select inverter for $mux cell `$procmux$1338' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1353' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1367' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1414' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1445' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1483' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1515' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1553' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $mux cell `$procmux$1586' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$149' is identical to cell `$eq$fifo.v:376$155'.
    Redirecting output \Y: $eq$fifo.v:344$149_Y = $eq$fifo.v:376$155_Y
    Removing $logic_not cell `$eq$fifo.v:344$149' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$145' is identical to cell `$add$fifo.v:349$151'.
    Redirecting output \Y: $add$fifo.v:332$145_Y = $add$fifo.v:349$151_Y
    Removing $add cell `$add$fifo.v:332$145' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$144' is identical to cell `$add$fifo.v:340$148'.
    Redirecting output \Y: $add$fifo.v:331$144_Y = $add$fifo.v:340$148_Y
    Removing $add cell `$add$fifo.v:331$144' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$140' is identical to cell `$logic_and$fifo.v:329$143'.
    Redirecting output \Y: $logic_and$fifo.v:311$140_Y = $logic_and$fifo.v:329$143_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$140' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:293$139' is identical to cell `$eq$fifo.v:373$153'.
    Redirecting output \Y: $eq$fifo.v:293$139_Y = $eq$fifo.v:373$153_Y
    Removing $eq cell `$eq$fifo.v:293$139' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:253$134' is identical to cell `$eq$fifo.v:335$146'.
    Redirecting output \Y: $eq$fifo.v:253$134_Y = $eq$fifo.v:335$146_Y
    Removing $eq cell `$eq$fifo.v:253$134' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:245$133' is identical to cell `$eq$fifo.v:376$155'.
    Redirecting output \Y: $eq$fifo.v:245$133_Y = $eq$fifo.v:376$155_Y
    Removing $logic_not cell `$eq$fifo.v:245$133' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:183$132' is identical to cell `$eq$fifo.v:373$153'.
    Redirecting output \Y: $eq$fifo.v:183$132_Y = $eq$fifo.v:373$153_Y
    Removing $eq cell `$eq$fifo.v:183$132' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:175$131' is identical to cell `$eq$fifo.v:285$138'.
    Redirecting output \Y: $eq$fifo.v:175$131_Y = $eq$fifo.v:285$138_Y
    Removing $eq cell `$eq$fifo.v:175$131' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:167$130' is identical to cell `$eq$fifo.v:277$137'.
    Redirecting output \Y: $eq$fifo.v:167$130_Y = $eq$fifo.v:277$137_Y
    Removing $eq cell `$eq$fifo.v:167$130' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:159$129' is identical to cell `$eq$fifo.v:269$136'.
    Redirecting output \Y: $eq$fifo.v:159$129_Y = $eq$fifo.v:269$136_Y
    Removing $eq cell `$eq$fifo.v:159$129' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:151$128' is identical to cell `$eq$fifo.v:261$135'.
    Redirecting output \Y: $eq$fifo.v:151$128_Y = $eq$fifo.v:261$135_Y
    Removing $eq cell `$eq$fifo.v:151$128' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:143$127' is identical to cell `$eq$fifo.v:335$146'.
    Redirecting output \Y: $eq$fifo.v:143$127_Y = $eq$fifo.v:335$146_Y
    Removing $eq cell `$eq$fifo.v:143$127' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:135$126' is identical to cell `$eq$fifo.v:376$155'.
    Redirecting output \Y: $eq$fifo.v:135$126_Y = $eq$fifo.v:376$155_Y
    Removing $logic_not cell `$eq$fifo.v:135$126' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$125' is identical to cell `$logic_not$fifo.v:324$142'.
    Redirecting output \Y: $logic_not$fifo.v:66$125_Y = $logic_not$fifo.v:324$142_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$125' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$113' is identical to cell `$eq$fifo.v:365$119'.
    Redirecting output \Y: $eq$fifo.v:344$113_Y = $eq$fifo.v:365$119_Y
    Removing $logic_not cell `$eq$fifo.v:344$113' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$110' is identical to cell `$eq$fifo.v:362$117'.
    Redirecting output \Y: $eq$fifo.v:335$110_Y = $eq$fifo.v:362$117_Y
    Removing $eq cell `$eq$fifo.v:335$110' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$109' is identical to cell `$add$fifo.v:349$115'.
    Redirecting output \Y: $add$fifo.v:332$109_Y = $add$fifo.v:349$115_Y
    Removing $add cell `$add$fifo.v:332$109' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$108' is identical to cell `$add$fifo.v:340$112'.
    Redirecting output \Y: $add$fifo.v:331$108_Y = $add$fifo.v:340$112_Y
    Removing $add cell `$add$fifo.v:331$108' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$104' is identical to cell `$logic_and$fifo.v:329$107'.
    Redirecting output \Y: $logic_and$fifo.v:311$104_Y = $logic_and$fifo.v:329$107_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$104' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$103' is identical to cell `$eq$fifo.v:362$117'.
    Redirecting output \Y: $eq$fifo.v:228$103_Y = $eq$fifo.v:362$117_Y
    Removing $eq cell `$eq$fifo.v:228$103' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$100' is identical to cell `$eq$fifo.v:365$119'.
    Redirecting output \Y: $eq$fifo.v:203$100_Y = $eq$fifo.v:365$119_Y
    Removing $logic_not cell `$eq$fifo.v:203$100' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$98' is identical to cell `$eq$fifo.v:362$117'.
    Redirecting output \Y: $eq$fifo.v:109$98_Y = $eq$fifo.v:362$117_Y
    Removing $eq cell `$eq$fifo.v:109$98' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$97' is identical to cell `$eq$fifo.v:220$102'.
    Redirecting output \Y: $eq$fifo.v:101$97_Y = $eq$fifo.v:220$102_Y
    Removing $eq cell `$eq$fifo.v:101$97' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$95' is identical to cell `$eq$fifo.v:212$101'.
    Redirecting output \Y: $eq$fifo.v:85$95_Y = $eq$fifo.v:212$101_Y
    Removing $eq cell `$eq$fifo.v:85$95' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$94' is identical to cell `$eq$fifo.v:365$119'.
    Redirecting output \Y: $eq$fifo.v:77$94_Y = $eq$fifo.v:365$119_Y
    Removing $logic_not cell `$eq$fifo.v:77$94' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$93' is identical to cell `$logic_not$fifo.v:324$106'.
    Redirecting output \Y: $logic_not$fifo.v:66$93_Y = $logic_not$fifo.v:324$106_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$93' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
  Cell `$not$PCIE_trans.v:247$78' is identical to cell `$not$PCIE_trans.v:248$80'.
    Redirecting output \Y: $not$PCIE_trans.v:247$78_Y = $not$PCIE_trans.v:248$80_Y
    Removing $not cell `$not$PCIE_trans.v:247$78' from module `\PCIE_trans'.
Finding identical cells in module `\demux'.
  Cell `$logic_not$demux.v:33$64' is identical to cell `$logic_not$demux.v:44$66'.
    Redirecting output \Y: $logic_not$demux.v:33$64_Y = $logic_not$demux.v:44$66_Y
    Removing $logic_not cell `$logic_not$demux.v:33$64' from module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
  Cell `$logic_not$Demux_D0_D1.v:33$60' is identical to cell `$logic_not$Demux_D0_D1.v:44$62'.
    Redirecting output \Y: $logic_not$Demux_D0_D1.v:33$60_Y = $logic_not$Demux_D0_D1.v:44$62_Y
    Removing $logic_not cell `$logic_not$Demux_D0_D1.v:33$60' from module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
  Cell `$procmux$1033_CMP0' is identical to cell `$procmux$1043_CMP0'.
    Redirecting output \Y: $procmux$1033_CMP = $procmux$1043_CMP
    Removing $eq cell `$procmux$1033_CMP0' from module `\fsmControl'.
  Cell `$procmux$1032_CMP0' is identical to cell `$procmux$1042_CMP0'.
    Redirecting output \Y: $procmux$1032_CMP = $procmux$1042_CMP
    Removing $eq cell `$procmux$1032_CMP0' from module `\fsmControl'.
  Cell `$procmux$1017_CMP0' is identical to cell `$procmux$1043_CMP0'.
    Redirecting output \Y: $procmux$1017_CMP = $procmux$1043_CMP
    Removing $eq cell `$procmux$1017_CMP0' from module `\fsmControl'.
  Cell `$procmux$1016_CMP0' is identical to cell `$procmux$1042_CMP0'.
    Redirecting output \Y: $procmux$1016_CMP = $procmux$1042_CMP
    Removing $eq cell `$procmux$1016_CMP0' from module `\fsmControl'.
  Cell `$procmux$1015_CMP0' is identical to cell `$procmux$1031_CMP0'.
    Redirecting output \Y: $procmux$1015_CMP = $procmux$1031_CMP
    Removing $eq cell `$procmux$1015_CMP0' from module `\fsmControl'.
  Cell `$procmux$1008_CMP0' is identical to cell `$procmux$1030_CMP0'.
    Redirecting output \Y: $procmux$1008_CMP = $procmux$1030_CMP
    Removing $eq cell `$procmux$1008_CMP0' from module `\fsmControl'.
  Cell `$procmux$1007_CMP0' is identical to cell `$procmux$1023_CMP0'.
    Redirecting output \Y: $procmux$1007_CMP = $procmux$1023_CMP
    Removing $eq cell `$procmux$1007_CMP0' from module `\fsmControl'.
  Cell `$procmux$1001_CMP0' is identical to cell `$procmux$1043_CMP0'.
    Redirecting output \Y: $procmux$1001_CMP = $procmux$1043_CMP
    Removing $eq cell `$procmux$1001_CMP0' from module `\fsmControl'.
  Cell `$procmux$1000_CMP0' is identical to cell `$procmux$1042_CMP0'.
    Redirecting output \Y: $procmux$1000_CMP = $procmux$1042_CMP
    Removing $eq cell `$procmux$1000_CMP0' from module `\fsmControl'.
  Cell `$procmux$999_CMP0' is identical to cell `$procmux$1023_CMP0'.
    Redirecting output \Y: $procmux$999_CMP = $procmux$1023_CMP
    Removing $eq cell `$procmux$999_CMP0' from module `\fsmControl'.
  Cell `$procmux$984_CMP0' is identical to cell `$procmux$1043_CMP0'.
    Redirecting output \Y: $procmux$984_CMP = $procmux$1043_CMP
    Removing $eq cell `$procmux$984_CMP0' from module `\fsmControl'.
  Cell `$procmux$983_CMP0' is identical to cell `$procmux$1042_CMP0'.
    Redirecting output \Y: $procmux$983_CMP = $procmux$1042_CMP
    Removing $eq cell `$procmux$983_CMP0' from module `\fsmControl'.
  Cell `$procmux$979_CMP0' is identical to cell `$procmux$1031_CMP0'.
    Redirecting output \Y: $procmux$979_CMP = $procmux$1031_CMP
    Removing $eq cell `$procmux$979_CMP0' from module `\fsmControl'.
  Cell `$procmux$969_CMP0' is identical to cell `$procmux$1030_CMP0'.
    Redirecting output \Y: $procmux$969_CMP = $procmux$1030_CMP
    Removing $eq cell `$procmux$969_CMP0' from module `\fsmControl'.
  Cell `$procmux$962_CMP0' is identical to cell `$procmux$1023_CMP0'.
    Redirecting output \Y: $procmux$962_CMP = $procmux$1023_CMP
    Removing $eq cell `$procmux$962_CMP0' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:98$47' is identical to cell `$ne$fsm_Control.v:111$49'.
    Redirecting output \Y: $ne$fsm_Control.v:98$47_Y = $ne$fsm_Control.v:111$49_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:98$47' from module `\fsmControl'.
  Cell `$eq$fsm_Control.v:87$45' is identical to cell `$eq$fsm_Control.v:101$48'.
    Redirecting output \Y: $eq$fsm_Control.v:87$45_Y = $eq$fsm_Control.v:101$48_Y
    Removing $logic_not cell `$eq$fsm_Control.v:87$45' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:84$44' is identical to cell `$ne$fsm_Control.v:111$49'.
    Redirecting output \Y: $ne$fsm_Control.v:84$44_Y = $ne$fsm_Control.v:111$49_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:84$44' from module `\fsmControl'.
  Cell `$ne$fsm_Control.v:73$43' is identical to cell `$ne$fsm_Control.v:111$49'.
    Redirecting output \Y: $ne$fsm_Control.v:73$43_Y = $ne$fsm_Control.v:111$49_Y
    Removing $reduce_bool cell `$ne$fsm_Control.v:73$43' from module `\fsmControl'.
  Cell `$not$fsm_Control.v:41$42' is identical to cell `$not$fsm_Control.v:114$50'.
    Redirecting output \Y: $not$fsm_Control.v:41$42_Y = $not$fsm_Control.v:114$50_Y
    Removing $not cell `$not$fsm_Control.v:41$42' from module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:344$213' is identical to cell `$eq$fifo.v:365$219'.
    Redirecting output \Y: $eq$fifo.v:344$213_Y = $eq$fifo.v:365$219_Y
    Removing $logic_not cell `$eq$fifo.v:344$213' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:335$210' is identical to cell `$eq$fifo.v:362$217'.
    Redirecting output \Y: $eq$fifo.v:335$210_Y = $eq$fifo.v:362$217_Y
    Removing $eq cell `$eq$fifo.v:335$210' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:332$209' is identical to cell `$add$fifo.v:349$215'.
    Redirecting output \Y: $add$fifo.v:332$209_Y = $add$fifo.v:349$215_Y
    Removing $add cell `$add$fifo.v:332$209' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$add$fifo.v:331$208' is identical to cell `$add$fifo.v:340$212'.
    Redirecting output \Y: $add$fifo.v:331$208_Y = $add$fifo.v:340$212_Y
    Removing $add cell `$add$fifo.v:331$208' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_and$fifo.v:311$204' is identical to cell `$logic_and$fifo.v:329$207'.
    Redirecting output \Y: $logic_and$fifo.v:311$204_Y = $logic_and$fifo.v:329$207_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$204' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:228$203' is identical to cell `$eq$fifo.v:362$217'.
    Redirecting output \Y: $eq$fifo.v:228$203_Y = $eq$fifo.v:362$217_Y
    Removing $eq cell `$eq$fifo.v:228$203' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:203$200' is identical to cell `$eq$fifo.v:365$219'.
    Redirecting output \Y: $eq$fifo.v:203$200_Y = $eq$fifo.v:365$219_Y
    Removing $logic_not cell `$eq$fifo.v:203$200' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:109$198' is identical to cell `$eq$fifo.v:362$217'.
    Redirecting output \Y: $eq$fifo.v:109$198_Y = $eq$fifo.v:362$217_Y
    Removing $eq cell `$eq$fifo.v:109$198' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:101$197' is identical to cell `$eq$fifo.v:220$202'.
    Redirecting output \Y: $eq$fifo.v:101$197_Y = $eq$fifo.v:220$202_Y
    Removing $eq cell `$eq$fifo.v:101$197' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:85$195' is identical to cell `$eq$fifo.v:212$201'.
    Redirecting output \Y: $eq$fifo.v:85$195_Y = $eq$fifo.v:212$201_Y
    Removing $eq cell `$eq$fifo.v:85$195' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$eq$fifo.v:77$194' is identical to cell `$eq$fifo.v:365$219'.
    Redirecting output \Y: $eq$fifo.v:77$194_Y = $eq$fifo.v:365$219_Y
    Removing $logic_not cell `$eq$fifo.v:77$194' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$logic_not$fifo.v:66$193' is identical to cell `$logic_not$fifo.v:324$206'.
    Redirecting output \Y: $logic_not$fifo.v:66$193_Y = $logic_not$fifo.v:324$206_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$193' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:344$181' is identical to cell `$eq$fifo.v:365$187'.
    Redirecting output \Y: $eq$fifo.v:344$181_Y = $eq$fifo.v:365$187_Y
    Removing $logic_not cell `$eq$fifo.v:344$181' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:335$178' is identical to cell `$eq$fifo.v:362$185'.
    Redirecting output \Y: $eq$fifo.v:335$178_Y = $eq$fifo.v:362$185_Y
    Removing $eq cell `$eq$fifo.v:335$178' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:332$177' is identical to cell `$add$fifo.v:349$183'.
    Redirecting output \Y: $add$fifo.v:332$177_Y = $add$fifo.v:349$183_Y
    Removing $add cell `$add$fifo.v:332$177' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$add$fifo.v:331$176' is identical to cell `$add$fifo.v:340$180'.
    Redirecting output \Y: $add$fifo.v:331$176_Y = $add$fifo.v:340$180_Y
    Removing $add cell `$add$fifo.v:331$176' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_and$fifo.v:311$172' is identical to cell `$logic_and$fifo.v:329$175'.
    Redirecting output \Y: $logic_and$fifo.v:311$172_Y = $logic_and$fifo.v:329$175_Y
    Removing $logic_and cell `$logic_and$fifo.v:311$172' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:228$171' is identical to cell `$eq$fifo.v:362$185'.
    Redirecting output \Y: $eq$fifo.v:228$171_Y = $eq$fifo.v:362$185_Y
    Removing $eq cell `$eq$fifo.v:228$171' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:203$168' is identical to cell `$eq$fifo.v:365$187'.
    Redirecting output \Y: $eq$fifo.v:203$168_Y = $eq$fifo.v:365$187_Y
    Removing $logic_not cell `$eq$fifo.v:203$168' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:109$166' is identical to cell `$eq$fifo.v:362$185'.
    Redirecting output \Y: $eq$fifo.v:109$166_Y = $eq$fifo.v:362$185_Y
    Removing $eq cell `$eq$fifo.v:109$166' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:101$165' is identical to cell `$eq$fifo.v:220$170'.
    Redirecting output \Y: $eq$fifo.v:101$165_Y = $eq$fifo.v:220$170_Y
    Removing $eq cell `$eq$fifo.v:101$165' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:85$163' is identical to cell `$eq$fifo.v:212$169'.
    Redirecting output \Y: $eq$fifo.v:85$163_Y = $eq$fifo.v:212$169_Y
    Removing $eq cell `$eq$fifo.v:85$163' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$eq$fifo.v:77$162' is identical to cell `$eq$fifo.v:365$187'.
    Redirecting output \Y: $eq$fifo.v:77$162_Y = $eq$fifo.v:365$187_Y
    Removing $logic_not cell `$eq$fifo.v:77$162' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$logic_not$fifo.v:66$161' is identical to cell `$logic_not$fifo.v:324$174'.
    Redirecting output \Y: $logic_not$fifo.v:66$161_Y = $logic_not$fifo.v:324$174_Y
    Removing $logic_not cell `$logic_not$fifo.v:66$161' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 74 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$513 (pure)
    Root of a mux tree: $procmux$464 (pure)
    Root of a mux tree: $procmux$424 (pure)
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$334 (pure)
    Root of a mux tree: $procmux$275 (pure)
    Root of a mux tree: $procmux$261 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$228 (pure)
    Root of a mux tree: $procmux$554 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$793 (pure)
    Root of a mux tree: $procmux$755 (pure)
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$685 (pure)
    Root of a mux tree: $procmux$654 (pure)
    Root of a mux tree: $procmux$607 (pure)
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$560 (pure)
    Root of a mux tree: $procmux$826 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$838 (pure)
    Root of a mux tree: $procmux$835 (pure)
    Root of a mux tree: $procmux$832 (pure)
    Root of a mux tree: $procmux$829 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$844 (pure)
    Root of a mux tree: $procmux$841 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$73 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$70 (pure)
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$847.
    dead port 2/2 on $mux $procmux$847.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$886 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$856 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$925 (pure)
    Root of a mux tree: $procmux$922 (pure)
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$904 (pure)
    Root of a mux tree: $procmux$895 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$946 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$934 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1006 (pure)
    Root of a mux tree: $procmux$1003
    Root of a mux tree: $procmux$1041 (pure)
    Root of a mux tree: $procmux$998 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$989 (pure)
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$952
    Root of a mux tree: $procmux$1022 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1281 (pure)
    Root of a mux tree: $procmux$1243 (pure)
    Root of a mux tree: $procmux$1211 (pure)
    Root of a mux tree: $procmux$1173 (pure)
    Root of a mux tree: $procmux$1142 (pure)
    Root of a mux tree: $procmux$1095 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1066 (pure)
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1314 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1553 (pure)
    Root of a mux tree: $procmux$1515 (pure)
    Root of a mux tree: $procmux$1483 (pure)
    Root of a mux tree: $procmux$1445 (pure)
    Root of a mux tree: $procmux$1414 (pure)
    Root of a mux tree: $procmux$1367 (pure)
    Root of a mux tree: $procmux$1353 (pure)
    Root of a mux tree: $procmux$1338 (pure)
    Root of a mux tree: $procmux$1320 (pure)
    Root of a mux tree: $procmux$1586 (pure)
  Analyzing evaluation results.
Removed 2 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
    Consolidated identical input bits for $mux cell $procmux$832:
      Old ports: A=6'000000, B=6'111111, Y=$procmux$832_Y
      New ports: A=1'0, B=1'1, Y=$procmux$832_Y [0]
      New connections: $procmux$832_Y [5:1] = { $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] $procmux$832_Y [0] }
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \mux.
  Optimizing cells in module \fsmControl.
    New ctrl vector for $pmux cell $procmux$1006: { $procmux$1031_CMP $auto$opt_reduce.cc:132:opt_mux$1652 }
    New ctrl vector for $pmux cell $procmux$998: { $auto$opt_reduce.cc:132:opt_mux$1654 $procmux$1023_CMP }
    New ctrl vector for $pmux cell $procmux$1022: { $procmux$1030_CMP $auto$opt_reduce.cc:132:opt_mux$1656 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1651: { $procmux$1023_CMP $procmux$1030_CMP $procmux$1042_CMP $procmux$1043_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1653: { $procmux$1042_CMP $procmux$1043_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1655: { $procmux$1023_CMP $procmux$1031_CMP $procmux$1042_CMP $procmux$1043_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Performed a total of 7 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$470' is identical to cell `$procmux$493'.
    Redirecting output \Y: $procmux$470_Y = $procmux$493_Y
    Removing $mux cell `$procmux$470' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$377' is identical to cell `$procmux$401'.
    Redirecting output \Y: $procmux$377_Y = $procmux$401_Y
    Removing $mux cell `$procmux$377' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$350' is identical to cell `$procmux$368'.
    Redirecting output \Y: $procmux$350_Y = $procmux$368_Y
    Removing $mux cell `$procmux$350' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$311' is identical to cell `$procmux$401'.
    Redirecting output \Y: $procmux$311_Y = $procmux$401_Y
    Removing $mux cell `$procmux$311' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$287' is identical to cell `$procmux$401'.
    Redirecting output \Y: $procmux$287_Y = $procmux$401_Y
    Removing $mux cell `$procmux$287' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$546' is identical to cell `$procmux$527'.
    Redirecting output \Y: $procmux$546_Y = $procmux$527_Y
    Removing $mux cell `$procmux$546' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$473' is identical to cell `$procmux$496'.
    Redirecting output \Y: $procmux$473_Y = $procmux$496_Y
    Removing $mux cell `$procmux$473' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$380' is identical to cell `$procmux$404'.
    Redirecting output \Y: $procmux$380_Y = $procmux$404_Y
    Removing $mux cell `$procmux$380' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$290' is identical to cell `$procmux$314'.
    Redirecting output \Y: $procmux$290_Y = $procmux$314_Y
    Removing $mux cell `$procmux$290' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$549' is identical to cell `$procmux$530'.
    Redirecting output \Y: $procmux$549_Y = $procmux$530_Y
    Removing $mux cell `$procmux$549' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$383' is identical to cell `$procmux$407'.
    Redirecting output \Y: $procmux$383_Y = $procmux$407_Y
    Removing $mux cell `$procmux$383' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$499' is identical to cell `$procmux$476'.
    Redirecting output \Y: $procmux$499_Y = $procmux$476_Y
    Removing $mux cell `$procmux$499' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$293' is identical to cell `$procmux$317'.
    Redirecting output \Y: $procmux$293_Y = $procmux$317_Y
    Removing $mux cell `$procmux$293' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$502' is identical to cell `$procmux$479'.
    Redirecting output \Y: $procmux$502_Y = $procmux$479_Y
    Removing $mux cell `$procmux$502' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$386' is identical to cell `$procmux$410'.
    Redirecting output \Y: $procmux$386_Y = $procmux$410_Y
    Removing $mux cell `$procmux$386' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$296' is identical to cell `$procmux$320'.
    Redirecting output \Y: $procmux$296_Y = $procmux$320_Y
    Removing $mux cell `$procmux$296' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$505' is identical to cell `$procmux$482'.
    Redirecting output \Y: $procmux$505_Y = $procmux$482_Y
    Removing $mux cell `$procmux$505' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$389' is identical to cell `$procmux$413'.
    Redirecting output \Y: $procmux$389_Y = $procmux$413_Y
    Removing $mux cell `$procmux$389' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$299' is identical to cell `$procmux$323'.
    Redirecting output \Y: $procmux$299_Y = $procmux$323_Y
    Removing $mux cell `$procmux$299' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$508' is identical to cell `$procmux$485'.
    Redirecting output \Y: $procmux$508_Y = $procmux$485_Y
    Removing $mux cell `$procmux$508' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$392' is identical to cell `$procmux$416'.
    Redirecting output \Y: $procmux$392_Y = $procmux$416_Y
    Removing $mux cell `$procmux$392' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$302' is identical to cell `$procmux$326'.
    Redirecting output \Y: $procmux$302_Y = $procmux$326_Y
    Removing $mux cell `$procmux$302' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$395' is identical to cell `$procmux$419'.
    Redirecting output \Y: $procmux$395_Y = $procmux$419_Y
    Removing $mux cell `$procmux$395' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$procmux$305' is identical to cell `$procmux$329'.
    Redirecting output \Y: $procmux$305_Y = $procmux$329_Y
    Removing $mux cell `$procmux$305' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$801' is identical to cell `$procmux$818'.
    Redirecting output \Y: $procmux$801_Y = $procmux$818_Y
    Removing $mux cell `$procmux$801' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$691' is identical to cell `$procmux$761'.
    Redirecting output \Y: $procmux$691_Y = $procmux$761_Y
    Removing $mux cell `$procmux$691' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$664' is identical to cell `$procmux$680'.
    Redirecting output \Y: $procmux$664_Y = $procmux$680_Y
    Removing $mux cell `$procmux$664' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$634' is identical to cell `$procmux$703'.
    Redirecting output \Y: $procmux$634_Y = $procmux$703_Y
    Removing $mux cell `$procmux$634' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$694' is identical to cell `$procmux$764'.
    Redirecting output \Y: $procmux$694_Y = $procmux$764_Y
    Removing $mux cell `$procmux$694' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$637' is identical to cell `$procmux$706'.
    Redirecting output \Y: $procmux$637_Y = $procmux$706_Y
    Removing $mux cell `$procmux$637' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$804' is identical to cell `$procmux$821'.
    Redirecting output \Y: $procmux$804_Y = $procmux$821_Y
    Removing $mux cell `$procmux$804' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$697' is identical to cell `$procmux$767'.
    Redirecting output \Y: $procmux$697_Y = $procmux$767_Y
    Removing $mux cell `$procmux$697' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$procmux$640' is identical to cell `$procmux$709'.
    Redirecting output \Y: $procmux$640_Y = $procmux$709_Y
    Removing $mux cell `$procmux$640' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\mux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1289' is identical to cell `$procmux$1306'.
    Redirecting output \Y: $procmux$1289_Y = $procmux$1306_Y
    Removing $mux cell `$procmux$1289' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1179' is identical to cell `$procmux$1249'.
    Redirecting output \Y: $procmux$1179_Y = $procmux$1249_Y
    Removing $mux cell `$procmux$1179' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1152' is identical to cell `$procmux$1168'.
    Redirecting output \Y: $procmux$1152_Y = $procmux$1168_Y
    Removing $mux cell `$procmux$1152' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1122' is identical to cell `$procmux$1191'.
    Redirecting output \Y: $procmux$1122_Y = $procmux$1191_Y
    Removing $mux cell `$procmux$1122' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1182' is identical to cell `$procmux$1252'.
    Redirecting output \Y: $procmux$1182_Y = $procmux$1252_Y
    Removing $mux cell `$procmux$1182' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1125' is identical to cell `$procmux$1194'.
    Redirecting output \Y: $procmux$1125_Y = $procmux$1194_Y
    Removing $mux cell `$procmux$1125' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1292' is identical to cell `$procmux$1309'.
    Redirecting output \Y: $procmux$1292_Y = $procmux$1309_Y
    Removing $mux cell `$procmux$1292' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1185' is identical to cell `$procmux$1255'.
    Redirecting output \Y: $procmux$1185_Y = $procmux$1255_Y
    Removing $mux cell `$procmux$1185' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$procmux$1128' is identical to cell `$procmux$1197'.
    Redirecting output \Y: $procmux$1128_Y = $procmux$1197_Y
    Removing $mux cell `$procmux$1128' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1561' is identical to cell `$procmux$1578'.
    Redirecting output \Y: $procmux$1561_Y = $procmux$1578_Y
    Removing $mux cell `$procmux$1561' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1451' is identical to cell `$procmux$1521'.
    Redirecting output \Y: $procmux$1451_Y = $procmux$1521_Y
    Removing $mux cell `$procmux$1451' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1424' is identical to cell `$procmux$1440'.
    Redirecting output \Y: $procmux$1424_Y = $procmux$1440_Y
    Removing $mux cell `$procmux$1424' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1394' is identical to cell `$procmux$1463'.
    Redirecting output \Y: $procmux$1394_Y = $procmux$1463_Y
    Removing $mux cell `$procmux$1394' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1454' is identical to cell `$procmux$1524'.
    Redirecting output \Y: $procmux$1454_Y = $procmux$1524_Y
    Removing $mux cell `$procmux$1454' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1397' is identical to cell `$procmux$1466'.
    Redirecting output \Y: $procmux$1397_Y = $procmux$1466_Y
    Removing $mux cell `$procmux$1397' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1564' is identical to cell `$procmux$1581'.
    Redirecting output \Y: $procmux$1564_Y = $procmux$1581_Y
    Removing $mux cell `$procmux$1564' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1457' is identical to cell `$procmux$1527'.
    Redirecting output \Y: $procmux$1457_Y = $procmux$1527_Y
    Removing $mux cell `$procmux$1457' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$procmux$1400' is identical to cell `$procmux$1469'.
    Redirecting output \Y: $procmux$1400_Y = $procmux$1469_Y
    Removing $mux cell `$procmux$1400' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Removed a total of 51 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1598 ($dff) from module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
Removing $procdff$1609 ($dff) from module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
Removing $procdff$1639 ($dff) from module $paramod\fifo\N=2\ADDR_WIDTH=4.
Removing $procdff$1650 ($dff) from module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
Replaced 4 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$142'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$106'.
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module \PCIE_trans..
  removing unused `$not' cell `$not$PCIE_trans.v:215$69'.
  removing unused `$logic_not' cell `$logic_not$PCIE_trans.v:240$75'.
  removing unused non-port wire \FIFO_empty.
  removing unused non-port wire \FIFO_error.
  removing unused non-port wire \pausaD0D1.
  removing unused non-port wire \valid_out_D1.
  removing unused non-port wire \valid_out_D0.
  removing unused non-port wire \valid_out_VC1.
  removing unused non-port wire \valid_out_VC0.
  removing unused non-port wire \valid_out_MF.
  removed 8 unused temporary wires.
Finding unused cells or wires in module \demux..
  removing unused `$logic_not' cell `$logic_not$demux.v:44$66'.
Finding unused cells or wires in module \Demux_D0_D1..
  removing unused `$logic_not' cell `$logic_not$Demux_D0_D1.v:44$62'.
Finding unused cells or wires in module \mux..
  removing unused `$logic_not' cell `$logic_not$mux.v:39$55'.
Finding unused cells or wires in module \fsmControl..
  removing unused `$not' cell `$not$fsm_Control.v:114$50'.
  removing unused non-port wire \nxt_umbral_VC1.
  removing unused non-port wire \nxt_umbral_VC0.
  removed 2 unused temporary wires.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$206'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$logic_not' cell `$logic_not$fifo.v:324$174'.

4.8. Executing OPT_EXPR pass (perform const folding).

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$829 (pure)
    Root of a mux tree: $procmux$832 (pure)
    Root of a mux tree: $procmux$835 (pure)
    Root of a mux tree: $procmux$838 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1066 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1095 (pure)
    Root of a mux tree: $procmux$1142 (pure)
    Root of a mux tree: $procmux$1168
    Root of a mux tree: $procmux$1173 (pure)
    Root of a mux tree: $procmux$1197
    Root of a mux tree: $procmux$1211 (pure)
    Root of a mux tree: $procmux$1243 (pure)
    Root of a mux tree: $procmux$1255
    Root of a mux tree: $procmux$1281 (pure)
    Root of a mux tree: $procmux$1309
    Root of a mux tree: $procmux$1314 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$560 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$607 (pure)
    Root of a mux tree: $procmux$654 (pure)
    Root of a mux tree: $procmux$680
    Root of a mux tree: $procmux$685 (pure)
    Root of a mux tree: $procmux$709
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$755 (pure)
    Root of a mux tree: $procmux$767
    Root of a mux tree: $procmux$793 (pure)
    Root of a mux tree: $procmux$821
    Root of a mux tree: $procmux$826 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$228 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$261 (pure)
    Root of a mux tree: $procmux$275 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$334 (pure)
    Root of a mux tree: $procmux$368
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$401
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$424 (pure)
    Root of a mux tree: $procmux$464 (pure)
    Root of a mux tree: $procmux$485
    Root of a mux tree: $procmux$513 (pure)
    Root of a mux tree: $procmux$530
    Root of a mux tree: $procmux$554 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1320 (pure)
    Root of a mux tree: $procmux$1338 (pure)
    Root of a mux tree: $procmux$1353 (pure)
    Root of a mux tree: $procmux$1367 (pure)
    Root of a mux tree: $procmux$1414 (pure)
    Root of a mux tree: $procmux$1440
    Root of a mux tree: $procmux$1445 (pure)
    Root of a mux tree: $procmux$1469
    Root of a mux tree: $procmux$1483 (pure)
    Root of a mux tree: $procmux$1515 (pure)
    Root of a mux tree: $procmux$1527
    Root of a mux tree: $procmux$1553 (pure)
    Root of a mux tree: $procmux$1581
    Root of a mux tree: $procmux$1586 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$895 (pure)
    Root of a mux tree: $procmux$904 (pure)
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$922 (pure)
    Root of a mux tree: $procmux$925 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$841 (pure)
    Root of a mux tree: $procmux$844 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$70 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$73 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$856 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1003
    Root of a mux tree: $procmux$1006 (pure)
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1041 (pure)
    Root of a mux tree: $procmux$952
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$989 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$998 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$934 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$946 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1655: { $procmux$1000_CMP $procmux$1001_CMP $procmux$1007_CMP $procmux$1015_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$1651: { $procmux$1000_CMP $procmux$1001_CMP $procmux$1007_CMP $procmux$1008_CMP }
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 2 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.15. Executing OPT_EXPR pass (perform const folding).

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$829 (pure)
    Root of a mux tree: $procmux$832 (pure)
    Root of a mux tree: $procmux$835 (pure)
    Root of a mux tree: $procmux$838 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1066 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1095 (pure)
    Root of a mux tree: $procmux$1142 (pure)
    Root of a mux tree: $procmux$1168
    Root of a mux tree: $procmux$1173 (pure)
    Root of a mux tree: $procmux$1197
    Root of a mux tree: $procmux$1211 (pure)
    Root of a mux tree: $procmux$1243 (pure)
    Root of a mux tree: $procmux$1255
    Root of a mux tree: $procmux$1281 (pure)
    Root of a mux tree: $procmux$1309
    Root of a mux tree: $procmux$1314 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$560 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$607 (pure)
    Root of a mux tree: $procmux$654 (pure)
    Root of a mux tree: $procmux$680
    Root of a mux tree: $procmux$685 (pure)
    Root of a mux tree: $procmux$709
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$755 (pure)
    Root of a mux tree: $procmux$767
    Root of a mux tree: $procmux$793 (pure)
    Root of a mux tree: $procmux$821
    Root of a mux tree: $procmux$826 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$228 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$261 (pure)
    Root of a mux tree: $procmux$275 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$334 (pure)
    Root of a mux tree: $procmux$368
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$401
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$424 (pure)
    Root of a mux tree: $procmux$464 (pure)
    Root of a mux tree: $procmux$485
    Root of a mux tree: $procmux$513 (pure)
    Root of a mux tree: $procmux$530
    Root of a mux tree: $procmux$554 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1320 (pure)
    Root of a mux tree: $procmux$1338 (pure)
    Root of a mux tree: $procmux$1353 (pure)
    Root of a mux tree: $procmux$1367 (pure)
    Root of a mux tree: $procmux$1414 (pure)
    Root of a mux tree: $procmux$1440
    Root of a mux tree: $procmux$1445 (pure)
    Root of a mux tree: $procmux$1469
    Root of a mux tree: $procmux$1483 (pure)
    Root of a mux tree: $procmux$1515 (pure)
    Root of a mux tree: $procmux$1527
    Root of a mux tree: $procmux$1553 (pure)
    Root of a mux tree: $procmux$1581
    Root of a mux tree: $procmux$1586 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$895 (pure)
    Root of a mux tree: $procmux$904 (pure)
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$922 (pure)
    Root of a mux tree: $procmux$925 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$841 (pure)
    Root of a mux tree: $procmux$844 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$70 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$73 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$856 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1003
    Root of a mux tree: $procmux$1006 (pure)
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1041 (pure)
    Root of a mux tree: $procmux$952
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$989 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$998 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$934 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$946 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

4.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

4.22. Executing OPT_EXPR pass (perform const folding).

4.23. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memwr$\Ram$dual_port_memory.v:18$84_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking fsmControl.nxt_state as FSM state register:
    Users of register don't seem to benefit from recoding.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$829 (pure)
    Root of a mux tree: $procmux$832 (pure)
    Root of a mux tree: $procmux$835 (pure)
    Root of a mux tree: $procmux$838 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1066 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1095 (pure)
    Root of a mux tree: $procmux$1142 (pure)
    Root of a mux tree: $procmux$1168
    Root of a mux tree: $procmux$1173 (pure)
    Root of a mux tree: $procmux$1197
    Root of a mux tree: $procmux$1211 (pure)
    Root of a mux tree: $procmux$1243 (pure)
    Root of a mux tree: $procmux$1255
    Root of a mux tree: $procmux$1281 (pure)
    Root of a mux tree: $procmux$1309
    Root of a mux tree: $procmux$1314 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$560 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$607 (pure)
    Root of a mux tree: $procmux$654 (pure)
    Root of a mux tree: $procmux$680
    Root of a mux tree: $procmux$685 (pure)
    Root of a mux tree: $procmux$709
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$755 (pure)
    Root of a mux tree: $procmux$767
    Root of a mux tree: $procmux$793 (pure)
    Root of a mux tree: $procmux$821
    Root of a mux tree: $procmux$826 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$228 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$261 (pure)
    Root of a mux tree: $procmux$275 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$334 (pure)
    Root of a mux tree: $procmux$368
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$401
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$424 (pure)
    Root of a mux tree: $procmux$464 (pure)
    Root of a mux tree: $procmux$485
    Root of a mux tree: $procmux$513 (pure)
    Root of a mux tree: $procmux$530
    Root of a mux tree: $procmux$554 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1320 (pure)
    Root of a mux tree: $procmux$1338 (pure)
    Root of a mux tree: $procmux$1353 (pure)
    Root of a mux tree: $procmux$1367 (pure)
    Root of a mux tree: $procmux$1414 (pure)
    Root of a mux tree: $procmux$1440
    Root of a mux tree: $procmux$1445 (pure)
    Root of a mux tree: $procmux$1469
    Root of a mux tree: $procmux$1483 (pure)
    Root of a mux tree: $procmux$1515 (pure)
    Root of a mux tree: $procmux$1527
    Root of a mux tree: $procmux$1553 (pure)
    Root of a mux tree: $procmux$1581
    Root of a mux tree: $procmux$1586 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$895 (pure)
    Root of a mux tree: $procmux$904 (pure)
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$922 (pure)
    Root of a mux tree: $procmux$925 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$841 (pure)
    Root of a mux tree: $procmux$844 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$70 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$73 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$856 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1003
    Root of a mux tree: $procmux$1006 (pure)
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1041 (pure)
    Root of a mux tree: $procmux$952
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$989 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$998 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$934 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$946 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

6.8. Executing OPT_EXPR pass (perform const folding).

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\Ram$dual_port_memory.v:18$91' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': merged $dff to cell.
Checking cell `$memrd$\Ram$dual_port_memory.v:24$90' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3': no (compatible) $dff found.

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  removing unused `$dff' cell `$procdff$1610'.
  removing unused `$dff' cell `$procdff$1611'.
  removing unused `$dff' cell `$procdff$1612'.
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\Ram' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  $memwr$\Ram$dual_port_memory.v:18$91 ($memwr)
  $memrd$\Ram$dual_port_memory.v:24$90 ($memrd)

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \Ram in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3:
  created 4 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1693' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1694 = $0$memwr$\Ram$dual_port_memory.v:18$84_ADDR[1:0]$86 [1]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1685' (1) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$auto$rtlil.cc:1641:Eq$1686 = $0$memwr$\Ram$dual_port_memory.v:18$84_ADDR[1:0]$86 [0]'.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1675' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.
Replacing $eq cell `$auto$memory_map.cc:65:addr_decode$1677' in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with inverter.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $memory\Ram$wrmux[2][0][0]$1699 (pure)
    Root of a mux tree: $memory\Ram$wrmux[1][0][0]$1691 (pure)
    Root of a mux tree: $memory\Ram$wrmux[0][0][0]$1683 (pure)
    Root of a mux tree: $memory\Ram$wrmux[3][0][0]$1705 (pure)
    Root of a mux tree: $procmux$829 (pure)
    Root of a mux tree: $procmux$832 (pure)
    Root of a mux tree: $procmux$835
    Root of a mux tree: $procmux$838 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1048 (pure)
    Root of a mux tree: $procmux$1066 (pure)
    Root of a mux tree: $procmux$1081 (pure)
    Root of a mux tree: $procmux$1095 (pure)
    Root of a mux tree: $procmux$1142 (pure)
    Root of a mux tree: $procmux$1168
    Root of a mux tree: $procmux$1173 (pure)
    Root of a mux tree: $procmux$1197
    Root of a mux tree: $procmux$1211 (pure)
    Root of a mux tree: $procmux$1243 (pure)
    Root of a mux tree: $procmux$1255
    Root of a mux tree: $procmux$1281 (pure)
    Root of a mux tree: $procmux$1309
    Root of a mux tree: $procmux$1314 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$560 (pure)
    Root of a mux tree: $procmux$578 (pure)
    Root of a mux tree: $procmux$593 (pure)
    Root of a mux tree: $procmux$607 (pure)
    Root of a mux tree: $procmux$654 (pure)
    Root of a mux tree: $procmux$680
    Root of a mux tree: $procmux$685 (pure)
    Root of a mux tree: $procmux$709
    Root of a mux tree: $procmux$723 (pure)
    Root of a mux tree: $procmux$755 (pure)
    Root of a mux tree: $procmux$767
    Root of a mux tree: $procmux$793 (pure)
    Root of a mux tree: $procmux$821
    Root of a mux tree: $procmux$826 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$228 (pure)
    Root of a mux tree: $procmux$246 (pure)
    Root of a mux tree: $procmux$261 (pure)
    Root of a mux tree: $procmux$275 (pure)
    Root of a mux tree: $procmux$329
    Root of a mux tree: $procmux$334 (pure)
    Root of a mux tree: $procmux$368
    Root of a mux tree: $procmux$373 (pure)
    Root of a mux tree: $procmux$401
    Root of a mux tree: $procmux$419
    Root of a mux tree: $procmux$424 (pure)
    Root of a mux tree: $procmux$464 (pure)
    Root of a mux tree: $procmux$485
    Root of a mux tree: $procmux$513 (pure)
    Root of a mux tree: $procmux$530
    Root of a mux tree: $procmux$554 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1320 (pure)
    Root of a mux tree: $procmux$1338 (pure)
    Root of a mux tree: $procmux$1353 (pure)
    Root of a mux tree: $procmux$1367 (pure)
    Root of a mux tree: $procmux$1414 (pure)
    Root of a mux tree: $procmux$1440
    Root of a mux tree: $procmux$1445 (pure)
    Root of a mux tree: $procmux$1469
    Root of a mux tree: $procmux$1483 (pure)
    Root of a mux tree: $procmux$1515 (pure)
    Root of a mux tree: $procmux$1527
    Root of a mux tree: $procmux$1553 (pure)
    Root of a mux tree: $procmux$1581
    Root of a mux tree: $procmux$1586 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$895 (pure)
    Root of a mux tree: $procmux$904 (pure)
    Root of a mux tree: $procmux$913 (pure)
    Root of a mux tree: $procmux$922 (pure)
    Root of a mux tree: $procmux$925 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$841 (pure)
    Root of a mux tree: $procmux$844 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:215$70 (pure)
    Root of a mux tree: $ternary$PCIE_trans.v:216$73 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$856 (pure)
    Root of a mux tree: $procmux$865 (pure)
    Root of a mux tree: $procmux$874 (pure)
    Root of a mux tree: $procmux$883 (pure)
    Root of a mux tree: $procmux$886 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1003
    Root of a mux tree: $procmux$1006 (pure)
    Root of a mux tree: $procmux$1022 (pure)
    Root of a mux tree: $procmux$1041 (pure)
    Root of a mux tree: $procmux$952
    Root of a mux tree: $procmux$961 (pure)
    Root of a mux tree: $procmux$989 (pure)
    Root of a mux tree: $procmux$992
    Root of a mux tree: $procmux$998 (pure)
  Analyzing evaluation results.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$934 (pure)
    Root of a mux tree: $procmux$943 (pure)
    Root of a mux tree: $procmux$946 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

8.8. Executing OPT_EXPR pass (perform const folding).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping fsmControl.$ne$fsm_Control.v:90$46 ($reduce_bool) with simplemap.
Mapping fsmControl.$eq$fsm_Control.v:101$48 ($logic_not) with simplemap.
Mapping fsmControl.$ne$fsm_Control.v:111$49 ($reduce_bool) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1653 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1655 ($reduce_or) with simplemap.
Mapping fsmControl.$auto$opt_reduce.cc:126:opt_mux$1651 ($reduce_or) with simplemap.
Mapping fsmControl.$procmux$949 ($mux) with simplemap.
Mapping fsmControl.$procmux$952 ($mux) with simplemap.
Mapping fsmControl.$procmux$956 ($mux) with simplemap.
Mapping fsmControl.$procmux$959 ($mux) with simplemap.

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 5
Parameter \S_WIDTH = 5
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=5\S_WIDTH=5'.

9.3. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$961 using $paramod\_90_pmux\WIDTH=5\S_WIDTH=5.
Mapping fsmControl.$procmux$964 ($mux) with simplemap.
Mapping fsmControl.$procmux$967 ($mux) with simplemap.
Mapping fsmControl.$procmux$971 ($mux) with simplemap.
Mapping fsmControl.$procmux$974 ($mux) with simplemap.
Mapping fsmControl.$procmux$977 ($mux) with simplemap.
Mapping fsmControl.$procmux$981 ($mux) with simplemap.
Mapping fsmControl.$procmux$986 ($mux) with simplemap.
Mapping fsmControl.$procmux$989 ($mux) with simplemap.
Mapping fsmControl.$procmux$992 ($mux) with simplemap.
Mapping fsmControl.$procmux$996 ($mux) with simplemap.

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 1
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=1\S_WIDTH=2'.

9.5. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$998 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1003 ($mux) with simplemap.
Mapping fsmControl.$procmux$1006 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1010 ($mux) with simplemap.
Mapping fsmControl.$procmux$1013 ($mux) with simplemap.
Mapping fsmControl.$procmux$1019 ($mux) with simplemap.
Mapping fsmControl.$procmux$1023_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1022 using $paramod\_90_pmux\WIDTH=1\S_WIDTH=2.
Mapping fsmControl.$procmux$1025 ($mux) with simplemap.
Mapping fsmControl.$procmux$1028 ($mux) with simplemap.
Mapping fsmControl.$procmux$1030_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1031_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procmux$1035 ($mux) with simplemap.
Mapping fsmControl.$procmux$1042_CMP0 ($eq) with simplemap.

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 14
Parameter \S_WIDTH = 2
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=14\S_WIDTH=2'.

9.7. Continuing TECHMAP pass.
Mapping fsmControl.$procmux$1041 using $paramod\_90_pmux\WIDTH=14\S_WIDTH=2.
Mapping fsmControl.$procmux$1043_CMP0 ($eq) with simplemap.
Mapping fsmControl.$procdff$1623 ($dff) with simplemap.
Mapping fsmControl.$procdff$1624 ($dff) with simplemap.
Mapping fsmControl.$procdff$1625 ($dff) with simplemap.
Mapping fsmControl.$procdff$1626 ($dff) with simplemap.
Mapping fsmControl.$procdff$1627 ($dff) with simplemap.
Mapping fsmControl.$procdff$1628 ($dff) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1962 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1960 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$and$<techmap.v>:434$1959 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$and$<techmap.v>:434$1958 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1961 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1972 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1973 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1971 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1970 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1969 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1968 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1967 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1966 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1965 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1964 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1963 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$reduce_or$<techmap.v>:445$1956 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1041.$ternary$<techmap.v>:445$1957 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1022.$reduce_or$<techmap.v>:445$1859 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1022.$ternary$<techmap.v>:445$1860 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1022.$and$<techmap.v>:434$1861 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1022.$reduce_or$<techmap.v>:441$1863 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1022.$and$<techmap.v>:434$1862 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1006.$reduce_or$<techmap.v>:445$1859 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1006.$ternary$<techmap.v>:445$1860 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$1006.$and$<techmap.v>:434$1861 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$1006.$reduce_or$<techmap.v>:441$1863 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$1006.$and$<techmap.v>:434$1862 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$998.$reduce_or$<techmap.v>:445$1859 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$998.$ternary$<techmap.v>:445$1860 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$998.$and$<techmap.v>:434$1861 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$998.$reduce_or$<techmap.v>:441$1863 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$998.$and$<techmap.v>:434$1862 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:445$1805 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$ternary$<techmap.v>:445$1806 ($mux) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$and$<techmap.v>:434$1807 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$and$<techmap.v>:434$1808 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$and$<techmap.v>:434$1809 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$and$<techmap.v>:434$1810 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$and$<techmap.v>:434$1811 ($and) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:441$1812 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:441$1813 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:441$1814 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:441$1816 ($reduce_or) with simplemap.
Mapping fsmControl.$techmap$procmux$961.$reduce_or$<techmap.v>:441$1815 ($reduce_or) with simplemap.
Mapping mux.$logic_not$mux.v:27$52 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:27$53 ($logic_and) with simplemap.
Mapping mux.$logic_not$mux.v:43$56 ($logic_not) with simplemap.
Mapping mux.$logic_and$mux.v:43$57 ($logic_and) with simplemap.
Mapping mux.$logic_and$mux.v:47$58 ($logic_and) with simplemap.
Mapping mux.$procmux$928 ($mux) with simplemap.
Mapping mux.$procmux$931 ($mux) with simplemap.
Mapping mux.$procmux$934 ($mux) with simplemap.
Mapping mux.$procmux$937 ($mux) with simplemap.
Mapping mux.$procmux$940 ($mux) with simplemap.
Mapping mux.$procmux$943 ($mux) with simplemap.
Mapping mux.$procmux$946 ($mux) with simplemap.
Mapping mux.$procdff$1621 ($dff) with simplemap.
Mapping mux.$procdff$1622 ($dff) with simplemap.
Mapping Demux_D0_D1.$procmux$890 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$892 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$895 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$899 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$901 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$904 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$908 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$910 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$913 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$917 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$919 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$922 ($mux) with simplemap.
Mapping Demux_D0_D1.$procmux$925 ($mux) with simplemap.
Mapping Demux_D0_D1.$procdff$1617 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1618 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1619 ($dff) with simplemap.
Mapping Demux_D0_D1.$procdff$1620 ($dff) with simplemap.
Mapping demux.$procmux$851 ($mux) with simplemap.
Mapping demux.$procmux$853 ($mux) with simplemap.
Mapping demux.$procmux$856 ($mux) with simplemap.
Mapping demux.$procmux$860 ($mux) with simplemap.
Mapping demux.$procmux$862 ($mux) with simplemap.
Mapping demux.$procmux$865 ($mux) with simplemap.
Mapping demux.$procmux$869 ($mux) with simplemap.
Mapping demux.$procmux$871 ($mux) with simplemap.
Mapping demux.$procmux$874 ($mux) with simplemap.
Mapping demux.$procmux$878 ($mux) with simplemap.
Mapping demux.$procmux$880 ($mux) with simplemap.
Mapping demux.$procmux$883 ($mux) with simplemap.
Mapping demux.$procmux$886 ($mux) with simplemap.
Mapping demux.$procdff$1613 ($dff) with simplemap.
Mapping demux.$procdff$1614 ($dff) with simplemap.
Mapping demux.$procdff$1615 ($dff) with simplemap.
Mapping demux.$procdff$1616 ($dff) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:215$68 ($or) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:215$70 ($mux) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:216$71 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:216$72 ($and) with simplemap.
Mapping PCIE_trans.$ternary$PCIE_trans.v:216$73 ($mux) with simplemap.
Mapping PCIE_trans.$or$PCIE_trans.v:246$76 ($or) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:247$77 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:247$79 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$80 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$81 ($and) with simplemap.
Mapping PCIE_trans.$not$PCIE_trans.v:248$82 ($not) with simplemap.
Mapping PCIE_trans.$and$PCIE_trans.v:248$83 ($and) with simplemap.
Mapping PCIE_trans.$procmux$841 ($mux) with simplemap.
Mapping PCIE_trans.$procmux$844 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[0]$1658 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[1]$1660 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$829 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$832 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$835 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$procmux$838 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[3][0][0]$1705 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[3][0][0]$1703 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1701 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[2][0][0]$1699 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[2][0][0]$1697 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1695 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[1][0][0]$1691 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[1][0][0]$1689 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1687 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wrmux[0][0][0]$1683 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$wren[0][0][0]$1681 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:70:addr_decode$1679 ($and) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1677 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$auto$memory_map.cc:65:addr_decode$1675 ($not) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][1]$1672 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][1][0]$1669 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram$rdmux[0][0][0]$1666 ($mux) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[3]$1664 ($dff) with simplemap.
Mapping $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.$memory\Ram[2]$1662 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:93$96 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:118$99 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:212$101 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:220$102 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$107 ($logic_and) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2552
  created 1 $alu and 0 $macc cells.

9.9. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:339$111 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$2555
  created 1 $alu and 0 $macc cells.

9.11. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:340$112 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$2558
  created 1 $alu and 0 $macc cells.

9.13. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$sub$fifo.v:348$114 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$add$fifo.v:349$115 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:362$117 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$118 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$119 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$121 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$eq$fifo.v:365$122 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$123 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$557 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$560 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$564 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$566 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$570 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$572 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$575 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$578 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$582 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$584 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$587 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$590 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$593 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$599 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$601 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$604 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$607 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$619 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$622 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$625 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$628 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$630 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$643 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$646 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$649 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$651 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$654 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$666 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$680 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$682 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$685 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$699 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$703 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$706 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$709 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$712 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$715 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$718 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$720 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$723 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$726 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$737 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$752 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$755 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$761 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$764 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$767 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$769 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$773 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$776 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$779 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$782 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$785 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$788 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$790 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$793 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$806 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$818 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$821 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$823 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procmux$826 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1599 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1600 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1601 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1602 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1603 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1604 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1605 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1606 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1607 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$procdff$1608 ($dff) with simplemap.

9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32'.

9.15. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 2
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32'.

9.17. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691 ($and) with simplemap.

9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=32'.

9.19. Executing PROC pass (convert processes to netlists).

9.19.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.19.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.19.3. Executing PROC_INIT pass (extract init attributes).

9.19.4. Executing PROC_ARST pass (detect async resets in processes).

9.19.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2863'.
     1/64: $0\p[31:0] [30]
     2/64: $0\g[31:0] [30]
     3/64: $0\p[31:0] [28]
     4/64: $0\g[31:0] [28]
     5/64: $0\p[31:0] [26]
     6/64: $0\g[31:0] [26]
     7/64: $0\p[31:0] [24]
     8/64: $0\g[31:0] [24]
     9/64: $0\p[31:0] [22]
    10/64: $0\g[31:0] [22]
    11/64: $0\p[31:0] [20]
    12/64: $0\g[31:0] [20]
    13/64: $0\p[31:0] [18]
    14/64: $0\g[31:0] [18]
    15/64: $0\p[31:0] [16]
    16/64: $0\g[31:0] [16]
    17/64: $0\p[31:0] [14]
    18/64: $0\g[31:0] [14]
    19/64: $0\p[31:0] [12]
    20/64: $0\g[31:0] [12]
    21/64: $0\p[31:0] [10]
    22/64: $0\g[31:0] [10]
    23/64: $0\p[31:0] [8]
    24/64: $0\g[31:0] [8]
    25/64: $0\p[31:0] [6]
    26/64: $0\g[31:0] [6]
    27/64: $0\p[31:0] [4]
    28/64: $0\g[31:0] [4]
    29/64: $0\p[31:0] [2]
    30/64: $0\g[31:0] [2]
    31/64: $0\p[31:0] [29]
    32/64: $0\g[31:0] [29]
    33/64: $0\p[31:0] [25]
    34/64: $0\g[31:0] [25]
    35/64: $0\p[31:0] [21]
    36/64: $0\g[31:0] [21]
    37/64: $0\p[31:0] [17]
    38/64: $0\g[31:0] [17]
    39/64: $0\p[31:0] [13]
    40/64: $0\g[31:0] [13]
    41/64: $0\p[31:0] [9]
    42/64: $0\g[31:0] [9]
    43/64: $0\p[31:0] [5]
    44/64: $0\g[31:0] [5]
    45/64: $0\p[31:0] [27]
    46/64: $0\g[31:0] [27]
    47/64: $0\p[31:0] [19]
    48/64: $0\g[31:0] [19]
    49/64: $0\p[31:0] [11]
    50/64: $0\g[31:0] [11]
    51/64: $0\p[31:0] [23]
    52/64: $0\g[31:0] [23]
    53/64: $0\p[31:0] [31]
    54/64: $0\g[31:0] [31]
    55/64: $0\p[31:0] [15]
    56/64: $0\g[31:0] [15]
    57/64: $0\p[31:0] [7]
    58/64: $0\g[31:0] [7]
    59/64: $0\p[31:0] [3]
    60/64: $0\g[31:0] [3]
    61/64: $0\p[31:0] [1]
    62/64: $0\g[31:0] [1]
    63/64: $0\g[31:0] [0]
    64/64: $0\p[31:0] [0]

9.19.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\g' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2863'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=32.\p' from process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2863'.

9.19.7. Executing PROC_DFF pass (convert process syncs to FFs).

9.19.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=32.$proc$<techmap.v>:207$2863'.
Cleaned up 0 empty switches.

9.20. Executing OPT pass (performing simple optimizations).

9.20.1. Executing OPT_EXPR pass (perform const folding).

9.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=32'.
Removed a total of 0 cells.

9.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=32..
  removing unused `$and' cell `$and$<techmap.v>:222$2868'.
  removing unused `$and' cell `$and$<techmap.v>:222$2916'.
  removing unused `$and' cell `$and$<techmap.v>:222$2940'.
  removing unused `$and' cell `$and$<techmap.v>:222$2952'.
  removing unused `$and' cell `$and$<techmap.v>:222$2958'.
  removing unused `$and' cell `$and$<techmap.v>:230$2961'.
  removing unused `$and' cell `$and$<techmap.v>:230$2964'.
  removing unused `$and' cell `$and$<techmap.v>:230$2967'.
  removing unused `$and' cell `$and$<techmap.v>:230$2970'.
  removing unused `$and' cell `$and$<techmap.v>:230$2973'.
  removing unused `$and' cell `$and$<techmap.v>:230$2976'.
  removing unused `$and' cell `$and$<techmap.v>:230$2979'.
  removing unused `$and' cell `$and$<techmap.v>:230$2982'.
  removing unused `$and' cell `$and$<techmap.v>:230$2985'.
  removing unused `$and' cell `$and$<techmap.v>:230$2988'.
  removing unused `$and' cell `$and$<techmap.v>:230$2991'.
  removing unused `$and' cell `$and$<techmap.v>:230$2994'.
  removing unused `$and' cell `$and$<techmap.v>:230$2997'.
  removing unused `$and' cell `$and$<techmap.v>:230$3000'.
  removing unused `$and' cell `$and$<techmap.v>:230$3003'.
  removing unused `$and' cell `$and$<techmap.v>:230$3006'.
  removing unused `$and' cell `$and$<techmap.v>:230$3009'.
  removing unused `$and' cell `$and$<techmap.v>:230$3012'.
  removing unused `$and' cell `$and$<techmap.v>:230$3015'.
  removing unused `$and' cell `$and$<techmap.v>:230$3018'.
  removing unused `$and' cell `$and$<techmap.v>:230$3021'.
  removing unused `$and' cell `$and$<techmap.v>:230$3024'.
  removing unused `$and' cell `$and$<techmap.v>:230$3027'.
  removing unused `$and' cell `$and$<techmap.v>:230$3030'.
  removing unused `$and' cell `$and$<techmap.v>:230$3033'.
  removing unused `$and' cell `$and$<techmap.v>:230$3036'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

9.20.5. Finished fast OPT passes.

9.21. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$228 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$234 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$225 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$232 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$261 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$258 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$255 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$252 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$250 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$246 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$275 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$243 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$272 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$240 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$269 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$238 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$267 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:261$135 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:269$136 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:277$137 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:285$138 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:329$143 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:335$146 ($eq) with simplemap.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$4293
  created 1 $alu and 0 $macc cells.

9.23. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:339$147 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:340$148 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.24. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $sub ($sub).
  creating $alu model for $macc $sub.
  creating $alu cell for $sub: $auto$alumacc.cc:470:replace_alu$4296
  created 1 $alu and 0 $macc cells.

9.25. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$sub$fifo.v:348$150 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=5:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$add$fifo.v:349$151 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:373$153 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:373$154 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$155 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$157 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$eq$fifo.v:376$158 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$logic_and$fifo.v:376$159 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$307 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$314 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$317 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$320 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$323 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$326 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$329 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$331 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$334 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$352 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$368 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$370 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$373 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$397 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$401 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$404 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$407 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$410 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$413 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$416 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$419 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$421 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$424 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$427 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$444 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$461 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$464 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$476 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$479 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$482 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$485 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$487 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$493 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$496 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$510 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$513 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$527 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$530 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$532 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$551 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procmux$554 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1589 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1588 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1590 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1591 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1592 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1593 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1594 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1595 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1596 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$procdff$1597 ($dff) with simplemap.

9.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32'.

9.27. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:93$164 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:118$167 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:212$169 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:220$170 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:329$175 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:339$179 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.

9.28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47:
  creating $macc model for $add ($add).
  creating $alu model for $macc $add.
  creating $alu cell for $add: $auto$alumacc.cc:470:replace_alu$5666
  created 1 $alu and 0 $macc cells.

9.29. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:340$180 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$sub$fifo.v:348$182 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$add$fifo.v:349$183 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:362$185 ($eq) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:362$186 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$187 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$189 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$eq$fifo.v:365$190 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$logic_and$fifo.v:365$191 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1317 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1320 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1324 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1326 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1330 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1332 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1335 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1338 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1342 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1344 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1347 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1350 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1353 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1359 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1361 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1364 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1367 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1379 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1382 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1385 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1388 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1390 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1403 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1406 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1409 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1411 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1414 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1426 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1440 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1442 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1445 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1459 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1463 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1466 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1469 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1472 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1475 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1478 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1480 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1483 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1486 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1497 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1512 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1515 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1521 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1524 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1527 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1529 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1533 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1536 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1539 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1542 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1545 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1548 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1550 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1553 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1566 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1578 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1581 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1583 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procmux$1586 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1640 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1641 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1642 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1643 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1644 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1645 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1646 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1647 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1648 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$procdff$1649 ($dff) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.

9.30. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 4
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32'.

9.31. Continuing TECHMAP pass.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832 ($xor) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830 ($mux) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829 ($not) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:93$196 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:118$199 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:212$201 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:220$202 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:329$207 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:339$211 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:340$212 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$sub$fifo.v:348$214 using $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=3:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$add$fifo.v:349$215 using $extern:wrap:$add:A_SIGNED=0:A_WIDTH=2:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:362$217 ($eq) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:362$218 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$219 ($logic_not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$221 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$eq$fifo.v:365$222 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$logic_and$fifo.v:365$223 ($logic_and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1045 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1048 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1052 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1054 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1058 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1060 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1063 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1066 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1070 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1072 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1075 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1078 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1081 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1087 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1089 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1092 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1095 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1107 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1110 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1113 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1116 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1118 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1131 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1134 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1137 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1139 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1142 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1154 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1168 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1170 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1173 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1187 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1191 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1194 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1197 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1200 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1203 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1206 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1208 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1211 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1214 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1225 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1240 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1243 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1249 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1252 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1255 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1257 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1261 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1264 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1267 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1270 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1273 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1276 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1278 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1281 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1294 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1306 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1309 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1311 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procmux$1314 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1629 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1630 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1631 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1632 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1633 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1634 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1635 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1636 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1637 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$procdff$1638 ($dff) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694 ($not) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695 ($mux) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698 ($xor) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.A_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.B_conv ($pos) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu using $paramod\_90_lcu\WIDTH=32.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034 ($and) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:212$2865 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2867 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2915 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2939 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2951 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2957 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2960 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2963 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2966 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2969 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2972 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2975 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2978 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2981 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2984 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2987 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2990 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2993 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2996 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$2999 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3002 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3005 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3008 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3011 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3014 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3017 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3020 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3023 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3026 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3029 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3032 ($or) with simplemap.
Mapping $paramod\fifo\N=2\ADDR_WIDTH=4.$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:229$3035 ($or) with simplemap.
No more expansions possible.

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2426' (01?) in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' with constant driver `$0$memwr$\Ram$dual_port_memory.v:18$84_EN[5:0]$88 [5] = \iWriteEnable'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7048' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7046 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7050' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7046 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7062' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7059 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7075' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7072 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7076' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7072 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7089' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7085 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7101' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7099 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7102' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$7099 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7582' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7614' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7581' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7613' (101) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7549' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7645' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8155' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8239' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7124' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7121' (01?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$procmux$1045_Y = $logic_and$fifo.v:365$223_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7123' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7583' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7615' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7550' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7125' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7260' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7292' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7324' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7259' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7291' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7227' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7871' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7955' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7130' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7355' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [0] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7129' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7261' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7293' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7325' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7228' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7956' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [1] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7131' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7743' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7775' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7807' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7742' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7774' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7710' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8297' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8381' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7142' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7838' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7141' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7421' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7453' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7485' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7420' (1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7452' (100) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7388' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8013' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8097' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7152' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7516' (?0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7151' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7159' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7160' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7161' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7162' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7174' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7175' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7176' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7164' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7165' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7166' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7170' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7194' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7195' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7196' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7177' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7178' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7179' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7198' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7199' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7200' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7201' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7202' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7203' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7207' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7208' in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7229' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7262' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7294' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7230' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7263' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7295' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7231' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7264' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7296' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7232' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7265' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7297' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7233' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7266' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7298' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7234' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7267' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7299' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7235' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7268' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7300' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7236' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7269' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7301' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7237' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7270' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7302' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7238' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7271' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7303' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7239' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7272' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7304' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7240' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7273' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7305' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7241' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7274' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7306' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7242' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7275' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7307' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7243' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7276' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7308' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7244' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7277' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7309' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7245' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7278' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7310' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7246' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7279' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7311' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7247' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7280' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7312' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7248' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7281' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7313' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7249' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7282' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7314' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7250' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7283' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7315' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7251' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7284' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7316' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7252' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7285' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7317' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7253' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7286' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7318' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7254' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7287' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7319' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7255' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7288' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7320' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7256' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7289' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7321' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7257' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7290' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7322' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7258' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7326' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7327' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7328' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7329' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7330' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7331' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7332' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7333' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7334' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7335' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7336' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7337' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7338' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7339' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7340' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7341' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7342' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7343' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7344' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7345' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7346' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7347' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7348' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7349' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7350' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7351' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7352' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7353' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7354' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7998' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [2] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7358' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7903' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7888' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7873' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7957' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7972' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7359' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7941' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7999' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7360' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7904' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7933' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7874' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7958' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7991' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7361' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7942' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8000' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7362' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7905' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7918' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7896' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7889' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7875' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7959' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7973' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7980' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7363' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7943' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8001' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7364' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7906' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7934' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7876' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7960' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7992' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7365' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7944' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8002' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7366' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7907' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7919' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7930' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7890' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7877' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7961' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7974' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7988' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7367' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7945' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8003' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7368' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7908' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7935' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7878' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7962' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7993' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7369' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7946' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8004' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7370' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7909' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7920' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7925' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7900' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7897' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7891' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7879' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7963' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7975' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7981' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7984' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7371' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7947' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8005' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7372' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7910' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7936' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7880' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7964' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7994' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7373' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7948' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8006' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7374' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7911' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7921' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7931' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7892' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7881' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7965' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7976' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7989' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7375' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7949' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8007' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7376' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7912' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7937' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7882' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7966' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7995' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7377' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7950' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8008' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7378' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7913' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7922' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7926' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7929' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7898' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7893' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7883' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7967' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7977' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7982' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7987' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7379' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7951' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8009' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7380' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7914' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7938' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7884' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7968' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7996' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7381' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7952' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8010' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7382' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7915' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7923' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7932' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7894' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7885' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7969' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7978' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7990' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7383' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7953' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8011' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7384' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7916' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7939' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7886' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7970' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7997' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7385' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7954' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8012' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7386' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7917' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7924' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7927' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7928' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7902' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7901' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7899' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7895' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7887' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7971' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7979' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7983' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7985' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7986' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$211.$auto$alumacc.cc:484:replace_alu$2554 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7387' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7389' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7422' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7454' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7390' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7423' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7455' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7391' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7424' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7456' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7392' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7425' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7457' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7393' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7426' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7458' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7394' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7427' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7459' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7395' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7428' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7460' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7396' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7429' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7461' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7397' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7430' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7462' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7398' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7431' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7463' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7399' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7432' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7464' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7400' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7433' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7465' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7401' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7434' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7466' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7402' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7435' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7467' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7403' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7436' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7468' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7404' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7437' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7469' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7405' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7438' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7470' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7406' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7439' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7471' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7407' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7440' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7472' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7408' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7441' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7473' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7409' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7442' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7474' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7410' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7443' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7475' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7411' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7444' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7476' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7412' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7445' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7477' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7413' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7446' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7478' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7414' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7447' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7479' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7415' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7448' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7480' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7416' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7449' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7481' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7417' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7450' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7482' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7418' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7451' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7483' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7419' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7486' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7487' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7488' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7489' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7490' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7491' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7492' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7493' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7494' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7495' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7496' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7497' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7498' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7499' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7500' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7501' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7502' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7503' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7504' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7505' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7506' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7507' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7508' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7509' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7510' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7511' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7512' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7513' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7514' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7515' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8098' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7518' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8082' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8140' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7519' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8045' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8030' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8015' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8099' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8114' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7520' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8083' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8141' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7521' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8046' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8075' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8016' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8100' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8133' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7522' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8084' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8142' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7523' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8047' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8060' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8038' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8031' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8017' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8101' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8115' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8122' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7524' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8085' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8143' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7525' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8048' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8076' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8018' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8102' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8134' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7526' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8086' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8144' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7527' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8049' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8061' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8072' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8032' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8019' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8103' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8116' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8130' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7528' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8087' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8145' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7529' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8050' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8077' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8020' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8104' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8135' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7530' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8088' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8146' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7531' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8051' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8062' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8067' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8042' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8039' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8033' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8021' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8105' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8117' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8123' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8126' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7532' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8089' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8147' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7533' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8052' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8078' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8022' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8106' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8136' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7534' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8090' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8148' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7535' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8053' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8063' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8073' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8034' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8023' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8107' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8118' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8131' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7536' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8091' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8149' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7537' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8054' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8079' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8024' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8108' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8137' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7538' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8092' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8150' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7539' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8055' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8064' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8068' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8071' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8040' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8035' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8025' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8109' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8119' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8124' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8129' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7540' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8093' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8151' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7541' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8056' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8080' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8026' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8110' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8138' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7542' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8094' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8152' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7543' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8057' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8065' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8074' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8036' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8027' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8111' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8120' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8132' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7544' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8095' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8153' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7545' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8058' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8081' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8028' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8112' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8139' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7546' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8096' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8154' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7547' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8059' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8066' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8069' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8070' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8044' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8043' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8041' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8037' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8029' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8113' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8121' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8125' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8127' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8128' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$212.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7548' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$212.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7551' (?1) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7584' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7616' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7552' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7585' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7617' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7553' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7586' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7618' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7554' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7587' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7619' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7555' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7588' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7620' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7556' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7589' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7621' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7557' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7590' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7622' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7558' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7591' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7623' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7559' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7592' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7624' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7560' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7593' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7625' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7561' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7594' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7626' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7562' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7595' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7627' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7563' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7596' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7628' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7564' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7597' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7629' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7565' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7598' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7630' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7566' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7599' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7631' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7567' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7600' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7632' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7568' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7601' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7633' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7569' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7602' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7634' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7570' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7603' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7635' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7571' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7604' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7636' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7572' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7605' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7637' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7573' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7606' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7638' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7574' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7607' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7639' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7575' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7608' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7640' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7576' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7609' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7641' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7577' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7610' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7642' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7578' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7611' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7643' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7579' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7612' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7644' (011) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7580' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7648' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7649' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7650' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7651' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7652' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7653' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7654' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7655' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7656' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7657' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7658' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7659' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7660' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7661' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7662' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7663' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7664' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7665' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7666' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7667' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7668' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7669' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7670' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7671' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7672' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7673' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7674' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7675' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7676' (01) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8187' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871_Y = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8157' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8241' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8225' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8283' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [4] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8188' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8217' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8158' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8242' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8275' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [5] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8226' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8284' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [6] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8189' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8202' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8180' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8173' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8159' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8243' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8257' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8264' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [7] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8227' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8285' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [8] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8190' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8218' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8160' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8244' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8276' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [9] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8228' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8286' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [10] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8191' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8203' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8214' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8174' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8161' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8245' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8258' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8272' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [11] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8229' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8287' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [12] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8192' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8219' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8162' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8246' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8277' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [13] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8230' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8288' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [14] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8193' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8204' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8209' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8184' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8181' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8175' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8163' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8247' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8259' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8265' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8268' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [15] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8231' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8289' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [16] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8194' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8220' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8164' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8248' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8278' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [17] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8232' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8290' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [18] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8195' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8205' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8215' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8176' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8165' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8249' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8260' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8273' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [19] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8233' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8291' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [20] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8196' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8221' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8166' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8250' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8279' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [21] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8234' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8292' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [22] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8197' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8206' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8210' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8213' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8182' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8177' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8167' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8251' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8261' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8266' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8271' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [23] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8235' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8293' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [24] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8198' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8222' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8168' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8252' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8280' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [25] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8236' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8294' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [26] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8199' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8207' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8216' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8178' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8169' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8253' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8262' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8274' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [27] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8237' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8295' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [28] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8200' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8223' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8170' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8254' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8281' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [29] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8238' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8296' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [30] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8201' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8208' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8211' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8212' (11) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8186' (1?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956_Y = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8185' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8183' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8179' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8171' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8255' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8263' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8267' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8269' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8270' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [31] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7709' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [32] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7711' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7744' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7776' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7712' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7745' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7777' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7713' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7746' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7778' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7714' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7747' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7779' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7715' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7748' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7780' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7716' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7749' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7781' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7717' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7750' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7782' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7718' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7751' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7783' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7719' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7752' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7784' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7720' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7753' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7785' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7721' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7754' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7786' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7722' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7755' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7787' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7723' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7756' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7788' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7724' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7757' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7789' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7725' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7758' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7790' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7726' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7759' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7791' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7727' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7760' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7792' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7728' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7761' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7793' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7729' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7762' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7794' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7730' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7763' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7795' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7731' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7764' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7796' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7732' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7765' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7797' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7733' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7766' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7798' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7734' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7767' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7799' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7735' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7768' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7800' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7736' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7769' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7801' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7737' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7770' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7802' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7738' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7771' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7803' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7739' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7772' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7804' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7740' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$7773' (0) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$7805' (010) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$7741' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7808' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7809' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7810' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7811' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7812' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7813' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7814' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7815' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7816' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7817' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7818' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7819' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7820' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7821' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7822' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7823' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7824' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7825' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7826' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7827' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7828' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7829' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7830' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7831' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7832' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7833' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7834' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7835' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7836' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7837' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8382' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7840' (0?) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8366' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8424' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7841' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8329' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8314' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8299' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8383' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8398' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7842' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8367' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8425' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7843' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8330' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8359' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8300' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8384' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8417' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7844' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8368' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8426' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7845' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8331' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8344' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8322' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8315' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8301' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8385' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8399' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8406' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7846' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8369' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8427' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7847' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8332' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8360' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8302' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8386' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8418' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7848' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8370' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8428' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7849' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8333' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8345' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8356' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8316' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8303' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8387' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8400' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8414' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7850' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8371' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8429' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7851' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8334' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8361' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8304' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8388' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8419' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7852' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8372' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8430' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7853' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8335' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8346' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8351' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8326' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8323' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8317' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8305' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8389' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8401' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8407' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8410' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7854' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8373' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8431' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7855' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8336' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8362' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8306' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8390' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8420' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7856' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8374' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8432' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7857' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8337' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8347' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8357' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8318' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8307' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8391' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8402' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8415' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7858' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8375' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8433' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7859' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8338' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8363' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8308' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8392' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8421' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7860' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8376' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8434' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7861' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8339' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8348' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8352' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8355' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8324' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8319' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8309' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8393' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8403' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8408' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8413' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7862' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8377' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8435' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7863' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8340' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8364' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8310' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8394' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8422' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7864' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8378' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8436' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7865' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8341' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8349' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8358' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8320' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8311' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8395' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8404' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8416' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7866' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8379' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8437' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7867' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8342' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8365' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8312' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8396' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8423' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7868' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8380' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8438' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7869' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8343' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8350' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8353' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8354' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8328' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8327' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8325' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8321' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8313' (const_and) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8397' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8405' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8409' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8411' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8412' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$215.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7870' (00) in module `$paramod\fifo\N=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$215.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3098' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3097' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3096' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3095' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3094' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3093' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3092' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3091' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3090' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3089' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3088' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3087' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3086' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3085' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3084' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3083' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3238' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3206' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3109' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3235' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3203' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3106' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3234' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3202' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3105' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3759' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3237' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3205' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3108' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3236' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3204' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3107' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3760' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3773' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3233' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3201' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3104' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3232' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3200' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3103' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3758' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3231' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3199' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3167' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3102' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3230' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3198' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3166' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3726' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3810' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [0] = \wr_ptr [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3811' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3743' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3169' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3168' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3728' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3812' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3827' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3751' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3171' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3170' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3729' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3813' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3744' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3173' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3172' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3730' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3814' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3828' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3835' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3141' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3788' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3846' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3797' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3855' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3140' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3139' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3053' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3052' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3051' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3082' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3050' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3081' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3049' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3796' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3854' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3138' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3137' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3795' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3853' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3136' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3080' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3079' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3078' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3077' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3076' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3075' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3074' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3073' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3072' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3071' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3069' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3070' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3038' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3100' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3068' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3099' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3067' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3037' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3066' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3065' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3064' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3063' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3062' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3061' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3060' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3059' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3058' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3057' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3056' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3055' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3054' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3048' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3047' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3046' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3045' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3044' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3043' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3042' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3135' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3133' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3261' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3229' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3132' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3260' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3228' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3131' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3259' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3227' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3130' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3258' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3226' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3129' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3257' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3225' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3128' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3256' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3224' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3127' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3255' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3223' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3126' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3254' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3222' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3125' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3253' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3221' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3124' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3252' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3220' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3123' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3251' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3219' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3122' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3250' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3218' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3121' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3249' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3217' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3120' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3248' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3216' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3119' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3247' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3215' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3118' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3246' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3214' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3117' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3245' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3213' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3116' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3244' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3212' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3115' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3243' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3211' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3114' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3242' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3210' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3113' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3241' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3209' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3112' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3240' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3208' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3111' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3239' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3207' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3110' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3039' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3040' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3041' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2501' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2499 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2503' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2499 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2515' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2512 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2528' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2525 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2529' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2525 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2542' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2538 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2563' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2564' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2561 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3392' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3360' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3391' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3359' (101) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3327' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3868' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3952' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2586' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2583' (01?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$procmux$557_Y = $logic_and$fifo.v:365$123_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2585' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3393' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3361' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3328' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2587' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2700' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [1] = \num_mem [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2764' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3665' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3700' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2592' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2731' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [0] = $techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2591' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2701' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2765' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3699' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [1] = $techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2593' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3553' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3521' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3424' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3552' (1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3520' (100) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3488' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4010' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4094' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2604' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3455' (?0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2603' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2614' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2613' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2621' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2622' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2623' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2624' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2636' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2637' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2638' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2626' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2627' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2628' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2632' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2656' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2657' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2658' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2639' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2640' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2641' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2660' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2661' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2662' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2663' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2664' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2665' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2669' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2670' in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2702' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2703' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2704' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2705' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2706' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2707' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2708' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2709' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2710' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2711' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2712' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2713' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2714' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2715' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2716' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2717' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2718' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2719' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2720' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2721' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2722' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2723' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2724' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2725' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2726' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2727' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2728' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2729' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2730' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2766' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3721' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [2] = $techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2734' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3633' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3648' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2767' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3663' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3698' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3591' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2735' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2768' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3714' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3697' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2736' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3632' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3603' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2769' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3662' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3669' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3675' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2737' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2770' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3713' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3696' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2738' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3631' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3647' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2771' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3661' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3668' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3590' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3618' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3640' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3718' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2739' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2772' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3712' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3695' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2740' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3630' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3602' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2773' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3660' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3667' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3674' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2741' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2774' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3711' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3694' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2742' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3629' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3646' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2775' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3659' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3666' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3589' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3617' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3606' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3678' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2743' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2776' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3710' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3693' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2744' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2777' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3658' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3585' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3628' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3601' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3673' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2745' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2778' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3709' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3692' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2746' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3627' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3616' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3611' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3636' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2779' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3657' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3584' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3645' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3588' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3639' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3717' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3682' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2747' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2780' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3708' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3691' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2748' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3626' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3600' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2781' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3656' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3671' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3672' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2749' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2782' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3707' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3690' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2750' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3625' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3644' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2783' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3655' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3670' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3587' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3615' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3605' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3677' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2751' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2784' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3706' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3689' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2752' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2785' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3654' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3597' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3624' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3599' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3724' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2753' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2786' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3705' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3688' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2754' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3623' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3614' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3610' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3607' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2787' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3653' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3596' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3643' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3586' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3638' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3684' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3679' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2755' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2788' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3704' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3687' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2756' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2789' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3652' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3595' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3622' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3598' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3723' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2757' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2790' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3703' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3686' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2758' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3621' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3613' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3604' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2791' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3651' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3594' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3642' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3720' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3676' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2759' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2792' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3702' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3685' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2760' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2793' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3650' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3593' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3620' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3716' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3722' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2761' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2794' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3701' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3725' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2762' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3619' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3612' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3609' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3608' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3634' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3635' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3637' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2795' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3649' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3592' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3641' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3719' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3683' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3681' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3680' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$111.$auto$alumacc.cc:484:replace_alu$2554 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2763' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3174' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3798' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3856' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3142' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3761' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3789' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3175' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3731' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3815' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3847' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3143' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3176' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3799' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3857' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3144' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3762' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3774' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3785' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3745' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3177' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3732' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3816' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3829' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3843' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3145' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3178' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3800' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3858' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3146' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3763' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3790' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3179' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3733' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3817' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3848' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3147' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3180' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3801' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3859' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3764' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3775' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3780' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3755' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3752' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3746' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3181' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3734' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3818' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3830' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3836' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3839' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3182' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3802' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3860' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3765' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3791' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3183' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3735' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3819' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3849' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3151' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3184' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3803' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3861' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3152' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3766' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3776' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3786' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3747' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3185' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3736' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3820' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3831' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3844' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3153' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3804' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3862' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3154' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3767' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3792' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3187' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3737' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3821' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3850' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3155' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3188' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3805' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3863' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3156' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3768' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3777' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3781' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3784' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3753' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3748' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3189' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3738' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3822' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3832' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3837' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3842' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3157' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3190' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3806' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3864' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3158' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3769' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3793' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3191' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3739' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3823' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3851' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3159' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3192' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3807' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3865' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3770' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3778' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3787' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3749' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3193' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3740' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3824' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3833' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3845' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3161' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3194' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3808' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3866' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3162' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3771' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3794' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3195' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3741' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3825' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3852' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3163' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3196' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3809' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3867' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3164' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3772' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3779' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3782' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3783' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3757' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3756' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3754' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3750' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3197' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3742' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3826' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3834' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3838' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3840' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3841' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$112.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3165' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$112.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3394' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3362' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3265' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3395' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3363' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3266' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [4] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3396' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3364' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3267' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [5] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3397' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3365' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3268' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3398' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3366' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3269' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3399' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3367' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3270' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3400' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3368' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3271' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3401' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3369' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3272' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3402' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3370' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3273' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3403' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3371' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3274' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3404' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3372' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3275' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3405' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3373' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3276' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3406' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3374' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3407' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3375' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3278' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3408' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3376' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3279' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3409' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3377' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3280' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3410' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3378' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3281' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3411' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3379' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3282' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3412' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3380' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3413' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3381' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3284' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3414' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3382' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3285' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3415' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3383' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3286' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3416' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3384' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3287' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3417' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3385' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3288' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3418' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3386' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3419' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3387' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3290' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3420' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3388' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3291' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3421' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3389' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3292' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3422' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3390' (011) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3293' (01) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3329' (?1) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3900' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871_Y = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3330' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3870' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3954' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3331' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3938' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3996' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [4] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3901' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3930' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3332' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3871' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3955' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3988' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [5] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3333' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3939' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3997' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [6] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3902' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3915' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3893' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3886' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3872' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3956' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3970' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3977' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [7] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3940' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3998' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [8] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3903' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3931' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3336' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3873' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3957' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3989' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [9] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3337' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3941' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3999' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [10] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3904' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3916' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3927' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3887' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3338' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3874' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3958' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3971' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3985' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [11] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3339' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3942' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4000' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [12] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3905' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3932' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3340' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3875' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3959' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3990' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [13] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3341' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3943' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4001' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [14] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3906' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3917' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3922' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3897' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3894' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3888' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3342' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3876' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3960' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3972' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3978' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3981' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [15] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3944' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4002' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [16] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3907' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3933' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3877' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3961' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3991' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [17] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3345' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3945' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4003' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [18] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3908' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3918' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3928' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3889' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3346' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3878' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3962' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3973' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3986' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [19] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3347' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3946' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4004' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [20] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3909' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3934' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3348' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3879' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3963' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3992' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [21] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3349' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3947' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4005' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [22] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3910' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3919' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3923' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3926' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3895' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3890' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3350' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3880' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3964' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3974' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3979' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3984' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [23] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3351' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3948' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4006' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [24] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3911' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3935' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3881' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3965' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3993' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [25] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3949' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4007' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [26] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3912' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3920' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3929' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3891' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3354' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3882' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3966' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3975' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3987' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [27] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3355' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3950' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4008' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [28] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3913' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3936' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3356' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3883' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3967' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3994' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [29] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3357' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3951' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4009' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [30] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3914' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3921' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3924' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3925' (11) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3899' (1?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956_Y = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3898' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3896' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3892' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3358' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3884' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3968' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3976' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3980' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3982' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3983' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [31] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [32] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3554' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3522' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3425' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3555' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3523' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3426' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3556' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3524' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3427' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3557' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3525' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3428' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3558' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3526' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3429' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3559' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3527' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3430' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3560' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3528' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3431' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3561' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3529' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3432' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3562' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3530' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3433' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3563' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3531' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3434' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3564' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3532' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3435' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3565' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3533' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3436' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3566' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3534' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3437' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3567' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3535' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3438' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3568' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3536' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3439' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3569' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3537' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3440' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3570' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3538' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3441' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3571' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3539' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3442' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3572' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3540' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3443' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3573' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3541' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3444' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3574' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3542' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3445' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3575' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3543' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3446' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3576' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3544' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3447' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3577' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3545' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3448' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3578' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3546' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3449' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3579' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3547' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3450' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3580' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3548' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3451' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3581' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3549' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3452' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3582' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3550' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3453' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$3583' (0) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$3551' (010) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3454' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3489' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4095' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3457' (0?) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3490' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4079' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4137' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3458' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4042' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4027' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3491' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4012' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4096' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4111' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3459' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3492' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4080' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4138' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3460' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4043' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4072' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3493' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4013' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4097' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4130' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3461' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3494' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4081' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4139' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3462' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4044' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4057' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4035' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4028' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3495' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4014' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4098' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4112' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4119' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3463' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3496' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4082' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4140' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3464' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4045' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4073' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3497' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4015' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4099' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4131' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3465' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3498' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4083' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4141' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3466' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4046' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4058' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4069' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4029' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3499' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4016' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4100' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4113' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4127' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3467' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3500' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4084' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4142' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3468' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4047' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4074' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3501' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4017' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4101' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4132' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3469' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3502' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4085' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4143' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3470' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4048' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4059' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4064' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4039' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4036' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4030' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3503' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4018' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4102' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4114' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4120' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4123' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3471' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3504' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4086' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4144' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3472' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4049' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4075' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3505' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4019' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4103' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4133' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3473' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3506' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4087' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4145' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3474' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4050' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4060' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4070' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4031' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3507' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4020' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4104' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4115' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4128' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3475' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3508' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4088' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4146' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3476' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4051' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4076' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3509' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4021' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4105' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4134' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3477' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3510' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4089' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4147' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3478' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4052' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4061' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4065' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4068' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4037' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4032' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3511' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4022' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4106' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4116' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4121' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4126' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3479' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3512' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4090' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4148' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3480' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4053' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4077' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3513' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4023' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4107' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4135' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3481' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3514' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4091' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4149' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3482' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4054' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4062' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4071' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4033' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3515' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4024' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4108' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4117' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4129' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3483' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3516' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4092' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4150' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3484' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4055' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4078' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3517' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4025' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4109' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4136' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3485' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3518' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4093' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4151' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3486' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4056' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4063' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4066' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4067' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4041' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4040' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4038' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4034' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3519' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4026' (const_and) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4110' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4118' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4122' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4124' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4125' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$115.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3487' (00) in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$115.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4853' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4821' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4852' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4820' (101) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4788' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4756' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5329' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:212$2864_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5413' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4160' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4158' (01?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$procmux$225_Y = $logic_and$fifo.v:376$159_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4301' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4299 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4302' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4299 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4303' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4299 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4304' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4299 [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4159' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4854' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4822' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4789' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4161' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4855' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4823' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4790' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [2] = \num_mem [2]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4162' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4856' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4824' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4791' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [3] = \num_mem [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4163' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4917' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4949' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4981' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4916' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4948' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4884' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5471' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5555' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4173' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5012' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4172' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4281' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4277' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4278' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4280' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4275 [3] = \num_mem [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4531' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4499' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4435' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4530' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4498' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4466' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5045' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5129' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4196' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4401' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [0] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4195' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4532' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4500' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4436' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4467' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5130' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [1] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4197' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4533' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4501' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4437' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [3] = \num_mem [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4468' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5172' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [2] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2992_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4198' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4534' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4502' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4438' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [4] = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4469' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5047' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5131' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5146' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [3] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2914_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4199' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4595' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4627' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4659' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4594' (1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4626' (100) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4562' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5187' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5271' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4201' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4690' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [0] = $techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4200' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4204' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4202 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4205' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4202 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4208' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4202 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4223' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4220 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4226' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4220 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4240' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4238 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4244' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4238 [4] = \num_mem [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4262' (?0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$4256 [4] = \num_mem [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4343' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4330' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4331' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4332' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4333' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4334' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4335' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4339' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4344' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4345' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4346' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4347' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4348' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4349' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4369' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4370' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4364' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4365' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4366' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4367' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4373' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4374' in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4535' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4503' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4439' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4470' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5173' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [4] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2995_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4406' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [5] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2995_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4536' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4504' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4440' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5078' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5107' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4471' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5048' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5132' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5165' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4407' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4537' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4505' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4441' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4472' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5116' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5174' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4408' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4538' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4506' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4442' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5079' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5092' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5070' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5063' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4473' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5049' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5133' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5147' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5154' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4409' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4539' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4507' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4443' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4474' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5117' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5175' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4410' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4540' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4508' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4444' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5080' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5108' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4475' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5050' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5134' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5166' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4411' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4541' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4509' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4445' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4476' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5118' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5176' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4412' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4542' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4510' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4446' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5081' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5093' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5104' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5064' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4477' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5051' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5135' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5148' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5162' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4413' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4543' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4511' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4447' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4478' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5119' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5177' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4414' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4544' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4512' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4448' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5082' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5109' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4479' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5052' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5136' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5167' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4415' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4545' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4513' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4449' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4480' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5120' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5178' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4416' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4546' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4514' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4450' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5083' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5094' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5099' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5074' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5071' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5065' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4481' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5053' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5137' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5149' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5155' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5158' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4417' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4547' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4515' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4451' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4482' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5121' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5179' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4418' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4548' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4516' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4452' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5084' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5110' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4483' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5054' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5138' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5168' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4419' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4549' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4517' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4453' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4484' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5122' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5180' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4420' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4550' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4518' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4454' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5085' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5095' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5105' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5066' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4485' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5055' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5139' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5150' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5163' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4421' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4551' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4519' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4455' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4486' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5123' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5181' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4422' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4552' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4520' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4456' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5086' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5111' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4487' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5056' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5140' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5169' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4423' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4553' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4521' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4457' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4488' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5124' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5182' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4424' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4554' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4522' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4458' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5087' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5096' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5100' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5103' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5072' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5067' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4489' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5057' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5141' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5151' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5156' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5161' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4425' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4555' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4523' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4459' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4490' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5125' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5183' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4426' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4556' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4524' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4460' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5088' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5112' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4491' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5058' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5142' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5170' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4427' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4557' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4525' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4461' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4492' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5126' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5184' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4428' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4558' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4526' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4462' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5089' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5097' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5106' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5068' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4493' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5059' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5143' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5152' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5164' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4429' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4559' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4527' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4463' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4494' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5127' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5185' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4430' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4560' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4528' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4464' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5090' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5113' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4495' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5060' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5144' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5171' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4431' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4561' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$not$<techmap.v>:258$4396_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4529' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$ternary$<techmap.v>:258$4397_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4465' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4496' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5128' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5186' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4432' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5091' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5098' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5101' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5102' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5076' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5075' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5073' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5069' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4497' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$and$<techmap.v>:260$4398_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5061' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5145' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5153' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5157' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5159' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5160' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:339$147.$auto$alumacc.cc:484:replace_alu$4295 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4433' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:263$4400_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4563' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4596' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4628' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4564' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4597' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4629' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4565' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4598' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4630' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4566' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4599' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4631' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4567' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4600' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4632' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4568' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4601' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4633' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4569' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4602' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4634' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4570' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4603' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4635' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4571' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4604' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4636' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4572' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4605' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4637' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4573' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4606' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4638' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4574' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4607' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4639' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4575' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4608' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4640' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4576' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4609' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4641' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4577' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4610' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4642' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4578' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4611' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4643' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4579' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4612' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4644' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4580' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4613' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4645' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4581' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4614' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4646' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4582' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4615' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4647' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4583' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4616' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4648' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4584' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4617' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4649' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4585' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4618' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4650' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4586' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4619' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4651' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4587' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4620' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4652' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4588' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4621' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4653' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4589' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4622' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4654' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4590' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4623' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4655' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4591' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4624' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4656' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4592' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4625' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4657' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4593' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4660' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4661' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4662' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4663' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4664' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4665' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4666' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4667' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4668' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4669' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4670' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4671' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4672' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4673' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4674' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4675' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4676' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4677' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4678' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4679' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4680' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4681' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4682' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4683' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4684' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4685' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4686' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4687' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4688' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4689' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5272' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4692' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5256' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5314' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4693' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5219' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5204' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5189' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5273' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5288' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4694' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5257' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5315' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4695' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5220' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5249' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5190' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5274' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5307' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4696' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5258' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5316' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4697' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5221' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5234' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5212' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5205' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5191' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5275' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5289' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5296' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4698' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5259' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5317' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4699' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5222' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5250' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5192' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5276' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5308' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4700' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5260' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5318' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4701' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5223' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5235' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5246' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5206' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5193' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5277' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5290' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5304' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4702' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5261' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5319' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4703' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5224' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5251' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5194' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5278' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5309' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4704' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5262' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5320' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4705' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5225' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5236' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5241' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5216' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5213' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5207' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5195' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5279' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5291' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5297' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5300' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4706' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5263' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5321' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4707' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5226' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5252' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5196' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5280' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5310' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4708' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5264' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5322' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4709' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5227' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5237' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5247' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5208' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5197' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5281' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5292' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5305' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4710' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5265' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5323' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4711' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5228' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5253' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5198' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5282' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5311' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4712' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5266' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5324' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4713' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5229' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5238' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5242' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5245' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5214' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5209' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5199' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5283' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5293' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5298' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5303' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4714' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5267' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5325' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4715' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5230' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5254' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5200' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5284' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5312' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4716' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5268' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5326' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4717' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5231' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5239' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5248' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5210' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5201' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5285' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5294' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5306' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4718' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5269' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5327' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4719' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5232' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5255' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5202' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5286' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5313' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4720' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5270' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5328' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4721' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5233' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5240' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5243' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5244' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5218' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5217' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5215' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5211' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5203' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5287' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5295' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5299' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5301' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5302' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:340$148.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4722' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:340$148.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4857' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4825' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4761' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4792' (?1) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [4] = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4858' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4826' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4762' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5362' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2874_Y = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4793' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5332' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2872_Y = \num_mem [4]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5416' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2873_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4859' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4827' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4763' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4794' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5400' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2998_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5458' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [6] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4860' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4828' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4764' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5363' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2877_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5376' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2919_Y = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5347' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2917_Y = \num_mem [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4795' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5333' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5417' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5431' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2918_Y = \num_mem [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4861' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4829' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4765' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4796' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5401' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3001_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5459' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [8] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4862' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4830' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4766' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5364' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5392' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2974_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4797' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5334' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5418' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5450' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [9] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4863' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4831' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4767' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4798' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5402' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3004_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5460' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [10] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4864' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4832' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4768' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5365' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2883_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5377' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5388' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2962_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5348' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4799' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5335' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5419' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5432' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5446' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [11] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4865' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4833' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4769' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4800' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5403' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3007_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5461' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [12] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4866' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4834' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4770' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5366' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5393' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2977_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4801' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5336' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5420' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5451' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [13] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4867' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4835' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4771' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4802' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5404' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3010_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5462' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [14] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4868' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4836' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4772' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5367' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2889_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5378' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2925_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5383' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2943_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5358' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2950_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5355' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5349' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4803' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5337' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5421' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5433' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5439' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5442' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [15] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4869' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4837' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4773' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4804' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5405' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3013_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5463' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [16] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4870' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4838' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4774' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5368' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2892_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5394' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2980_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4805' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5338' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5422' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5452' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [17] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4871' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4839' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4775' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4806' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5406' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3016_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5464' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [18] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4872' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4840' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4776' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5369' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2895_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5379' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2928_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5389' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2965_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5350' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4807' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5339' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5423' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5434' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5447' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [19] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4873' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4841' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4777' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4808' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5407' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3019_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5465' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [20] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4874' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4842' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4778' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5370' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5395' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2983_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4809' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5340' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5424' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5453' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [21] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4875' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4843' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4779' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4810' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5408' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3022_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5466' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [22] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4876' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4844' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4780' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5371' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2901_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5380' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2931_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5384' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2946_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5387' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2959_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5356' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5351' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4811' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5341' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5425' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5435' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5440' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5445' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [23] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4877' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4845' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4781' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4812' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5409' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3025_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5467' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [24] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4878' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4846' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4782' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5372' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5396' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2986_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4813' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5342' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5426' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5454' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [25] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4879' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4847' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4783' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4814' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5410' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3028_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5468' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [26] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4880' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4848' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4784' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5373' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2907_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5381' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2934_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5390' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2968_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5352' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4815' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5343' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5427' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5436' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5448' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [27] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4881' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4849' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4785' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4816' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5411' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3031_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5469' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [28] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4882' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4850' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4786' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5374' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5397' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2989_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4817' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5344' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5428' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5455' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [29] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4883' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$not$<techmap.v>:258$4396_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4851' (011) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$ternary$<techmap.v>:258$4397_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4787' (01) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4818' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5412' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$3034_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5470' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [30] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5375' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2913_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5382' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2937_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5385' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2949_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5386' (11) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:222$2955_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5360' (1?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2956_Y = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5359' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5357' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5353' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4819' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$and$<techmap.v>:260$4398_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5345' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5429' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5437' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5441' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5443' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5444' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [31] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4755' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [32] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4885' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4918' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4950' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4886' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4919' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4951' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4887' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4920' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4952' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4888' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4921' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4953' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4889' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4922' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4954' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4890' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4923' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4955' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4891' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4924' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4956' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4892' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4925' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4957' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4893' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4926' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4958' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4894' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4927' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4959' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4895' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4928' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4960' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4896' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4929' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4961' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4897' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4930' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4962' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4898' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4931' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4963' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4899' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4932' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4964' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4900' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4933' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4965' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4901' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4934' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4966' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4902' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4935' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4967' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4903' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4936' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4968' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4904' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4937' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4969' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4905' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4938' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4970' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4906' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4939' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4971' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4907' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4940' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4972' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4908' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4941' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4973' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4909' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4942' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4974' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4910' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4943' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4975' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4911' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4944' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4976' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4912' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4945' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4977' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4913' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4946' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4978' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4914' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$4947' (0) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$not$<techmap.v>:258$2694_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$4979' (010) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$ternary$<techmap.v>:258$2695_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$4915' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$and$<techmap.v>:260$2696_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4982' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4983' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4984' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4985' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4986' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4987' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4988' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4989' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4990' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4991' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4992' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4993' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4994' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4995' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4996' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4997' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4998' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4999' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5000' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5001' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5002' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5003' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5004' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5005' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5006' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5007' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5008' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5009' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5010' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5011' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:262$2697_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5556' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [1] = $techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5014' (0?) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [2] = $techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2866_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5540' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2992_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5598' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5015' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5503' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5488' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5473' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5557' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5572' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5016' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5541' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5599' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5017' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5504' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5533' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5474' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5558' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5591' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5018' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5542' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5600' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5019' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5505' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5518' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5496' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5489' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5475' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5559' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5573' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5580' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5020' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5543' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5601' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5021' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5506' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5534' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5476' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5560' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5592' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5022' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5544' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5602' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5023' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5507' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5519' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5530' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5490' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5477' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5561' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5574' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5588' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5024' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5545' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5603' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5025' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5508' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5535' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5478' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5562' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5593' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5026' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5546' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5604' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5027' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5509' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5520' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5525' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5500' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5497' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5491' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5479' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5563' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5575' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5581' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5584' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5028' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5547' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5605' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5029' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5510' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5536' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5480' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5564' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5594' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5030' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5548' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5606' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5031' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5511' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5521' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5531' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5492' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5481' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5565' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5576' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5589' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5032' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5549' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5607' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5033' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5512' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5537' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5482' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5566' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5595' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5034' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5550' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5608' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5035' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5513' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5522' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5526' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5529' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5498' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5493' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5483' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5567' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5577' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5582' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5587' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5036' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5551' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5609' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5037' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5514' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5538' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5484' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5568' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5596' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5038' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5552' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5610' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5039' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5515' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5523' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5532' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5494' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5485' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5569' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5578' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5590' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5040' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5553' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5611' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5041' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5516' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5539' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5486' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5570' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5597' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5042' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5554' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5612' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5043' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5517' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5524' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5527' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5528' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5502' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5501' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5499' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5495' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5487' (const_and) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5571' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5579' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5583' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5585' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5586' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$add$fifo.v:349$151.$auto$alumacc.cc:484:replace_alu$2557 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5044' (00) in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' with constant driver `$techmap$techmap$add$fifo.v:349$151.$auto$alumacc.cc:470:replace_alu$2555.$xor$<techmap.v>:263$2698_Y [32] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5615' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5613 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5617' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5613 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5629' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5626 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5642' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5639 [1] = \num_mem [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5643' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5639 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5656' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5652 [2] = \num_mem [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5671' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5669 [0] = \num_mem [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5672' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$5669 [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6189' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6221' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6188' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6220' (101) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6156' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6252' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6762' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:212$2864_Y = \num_mem [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6846' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5694' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5691' (01?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$procmux$1317_Y = $logic_and$fifo.v:365$191_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5693' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6190' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6222' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [2] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6157' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [1] = \num_mem [1]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5695' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5867' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5899' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5931' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [1] = \num_mem [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5866' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5898' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5834' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [0] = \num_mem [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6478' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6562' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [0] = \num_mem [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5700' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5962' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [0] = $techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5699' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5868' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5900' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5932' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [2] = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5835' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6563' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [1] = $techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5701' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6447' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6415' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6351' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [1] = \rd_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6446' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6414' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6382' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [0] = \rd_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6904' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6988' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [0] = \rd_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5712' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6317' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [0] = $techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5711' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6448' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6416' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6352' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [2] = \rd_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6383' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6989' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [1] = $techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5713' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6449' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6417' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6353' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [3] = \rd_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6384' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7031' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [2] = $techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2992_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5714' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6125' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6093' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6029' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [1] = \wr_ptr [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6124' (1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6092' (100) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [0] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6060' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [0] = \wr_ptr [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6620' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:212$2864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6704' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [0] = \wr_ptr [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5732' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5995' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [0] = $techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5731' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6126' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6094' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6030' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [2] = \wr_ptr [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6061' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6705' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [1] = $techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2866_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5733' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6127' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6095' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6031' (?0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [3] = \wr_ptr [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6062' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6747' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [2] = $techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2992_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5734' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5747' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5748' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5749' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5750' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5762' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5763' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5764' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5752' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5753' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5754' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5758' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5790' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5791' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5792' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5765' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5766' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5767' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5794' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5795' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5796' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5797' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5798' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5799' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5803' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5804' in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5836' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5869' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5901' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5837' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5870' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5902' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5838' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5871' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5903' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5839' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5872' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5904' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5840' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5873' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5905' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5841' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5874' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5906' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5842' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5875' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5907' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5843' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5876' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5908' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5844' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5877' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5909' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5845' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5878' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5910' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5846' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5879' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5911' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5847' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5880' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5912' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5848' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5881' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5913' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5849' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5882' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5914' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5850' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5883' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5915' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5851' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5884' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5916' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5852' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5885' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5917' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5853' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5886' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5918' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5854' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5887' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5919' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5855' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5888' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5920' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5856' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5889' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5921' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5857' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5890' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5922' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5858' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5891' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5923' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5859' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5892' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5924' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5860' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5893' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5925' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5861' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5894' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5926' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5862' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5895' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5927' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5863' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5896' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5928' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5864' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$5897' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$5929' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$ternary$<techmap.v>:258$2690_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5865' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5933' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5934' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5935' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5936' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5937' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5938' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5939' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5940' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5941' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5942' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5943' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5944' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5945' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5946' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5947' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5948' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5949' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5950' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5951' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5952' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5953' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5954' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5955' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5956' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5957' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5958' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5959' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5960' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5961' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [31] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6605' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [2] = $techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5965' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2992_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6510' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2871_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6495' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2914_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6480' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6564' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6579' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5966' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6548' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6606' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5967' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6511' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6540' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6481' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6565' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6598' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5968' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6549' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6607' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5969' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6512' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6525' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6503' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6496' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6482' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6566' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6580' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6587' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5970' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6550' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6608' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5971' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6513' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6541' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6483' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6567' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6599' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5972' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6551' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6609' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5973' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6514' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6526' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6537' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6497' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6484' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6568' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6581' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6595' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5974' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6552' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6610' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5975' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6515' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6542' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6485' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6569' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6600' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5976' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6553' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6611' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5977' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6516' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6527' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6532' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6507' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6504' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6498' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6486' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6570' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6582' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6588' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6591' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5978' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6554' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6612' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5979' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6517' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6543' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6487' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6571' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6601' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5980' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6555' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6613' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5981' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6518' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6528' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6538' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6499' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6488' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6572' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6583' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6596' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5982' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6556' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6614' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5983' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6519' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6544' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6489' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6573' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6602' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5984' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6557' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6615' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5985' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6520' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6529' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6533' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6536' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6505' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6500' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6490' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6574' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6584' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6589' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6594' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5986' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6558' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6616' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5987' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6521' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6545' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6491' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6575' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6603' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5988' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6559' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6617' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5989' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6522' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6530' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6539' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6501' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6492' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6576' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6585' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6597' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5990' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6560' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6618' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5991' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6523' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6546' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6493' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6577' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6604' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5992' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6561' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6619' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5993' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6524' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6531' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6534' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6535' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6509' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6508' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6506' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6502' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6494' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6578' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6586' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6590' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6592' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6593' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:339$179.$auto$alumacc.cc:484:replace_alu$2554 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5994' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:263$2693_Y [32] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6128' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6096' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6032' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6063' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6622' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6706' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6721' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [3] = $techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5999' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [4] = $techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6129' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6097' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6033' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6064' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6690' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6748' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6000' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6130' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6098' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6034' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6653' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6682' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6065' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6623' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6707' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6740' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6001' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6131' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6099' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6035' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6066' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6691' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6749' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6002' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6132' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6100' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6036' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6654' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6667' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6645' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6638' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6067' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6624' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6708' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6722' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6729' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6003' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6133' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6101' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6037' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6068' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6692' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6750' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6004' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6134' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6102' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6038' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6655' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6683' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6069' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6625' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6709' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6741' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6005' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6135' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6103' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6039' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6070' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6693' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6751' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6006' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6136' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6104' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6040' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6656' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6668' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6679' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6639' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6071' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6626' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6710' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6723' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6737' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6007' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6137' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6105' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6041' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6072' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6694' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6752' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6008' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6138' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6106' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6042' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6657' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6684' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6073' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6627' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6711' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6742' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6009' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6139' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6107' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6043' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6074' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6695' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6753' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6010' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6140' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6108' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6044' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6658' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6669' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6674' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6649' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6646' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6640' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6075' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6628' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6712' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6724' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6730' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6733' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6011' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6141' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6109' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6045' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6076' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6696' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6754' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6012' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6142' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6110' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6046' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6659' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6685' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6077' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6629' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6713' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6743' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6013' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6143' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6111' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6047' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6078' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6697' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6755' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6014' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6144' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6112' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6048' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6660' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6670' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6680' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6641' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6079' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6630' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6714' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6725' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6738' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6015' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6145' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6113' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6049' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6080' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6698' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6756' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6016' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6146' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6114' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6050' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6661' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6686' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6081' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6631' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6715' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6744' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6017' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6147' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6115' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6051' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6082' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6699' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6757' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6018' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6148' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6116' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6052' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6662' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6671' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6675' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6678' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6647' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6642' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6083' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6632' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6716' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6726' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6731' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6736' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6019' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6149' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6117' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6053' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6084' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6700' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6758' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6020' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6150' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6118' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6054' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6663' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6687' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6085' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6633' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6717' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6745' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6021' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6151' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6119' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6055' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6086' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6701' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6759' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6022' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6152' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6120' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6056' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6664' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6672' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6681' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6643' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6087' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6634' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6718' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6727' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6739' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6023' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6153' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6121' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6057' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6088' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6702' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6760' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6024' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6154' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6122' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6058' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6665' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6688' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6089' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6635' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6719' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6746' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6025' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6155' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6123' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6059' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6090' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6703' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6761' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6026' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6666' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6673' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6676' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6677' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6651' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6650' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6648' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6644' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6091' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6636' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6720' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6728' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6732' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6734' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6735' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:340$180.$auto$alumacc.cc:484:replace_alu$5668 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6027' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:340$180.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [32] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6158' (?1) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [2] = \num_mem [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6191' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6223' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [3] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6159' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [3] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6192' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6224' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [4] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6160' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [4] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6193' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6225' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [5] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6161' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6194' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6226' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [6] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6162' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6195' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6227' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [7] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6163' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6196' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6228' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [8] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6164' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6197' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6229' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [9] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6165' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6198' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6230' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [10] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6166' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6199' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6231' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [11] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6167' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6200' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6232' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [12] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6168' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6201' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6233' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [13] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6169' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6202' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6234' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [14] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6170' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6203' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6235' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [15] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6171' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6204' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6236' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [16] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6172' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6205' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6237' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [17] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6173' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6206' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6238' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [18] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6174' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6207' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6239' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [19] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6175' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6208' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6240' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [20] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6176' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6209' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6241' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [21] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6177' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6210' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6242' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [22] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6178' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6211' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6243' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [23] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6179' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6212' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6244' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [24] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6180' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6213' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6245' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [25] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6181' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6214' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6246' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [26] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6182' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6215' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6247' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [27] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6183' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6216' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6248' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [28] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6184' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6217' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6249' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [29] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6185' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6218' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6250' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [30] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6186' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6219' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$not$<techmap.v>:258$2689_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6251' (011) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$ternary$<techmap.v>:258$2690_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6187' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$and$<techmap.v>:260$2691_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6255' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [3] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6256' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6257' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [5] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6258' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6259' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6260' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6261' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6262' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6263' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6264' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6265' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6266' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6267' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6268' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6269' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6270' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6271' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6272' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6273' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6274' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6275' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6276' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6277' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6278' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6279' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6280' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6281' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6282' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6283' (01) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [31] = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6794' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2871_Y = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6764' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2869_Y = \num_mem [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6848' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2870_Y = \num_mem [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6832' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2995_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6890' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [4] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6795' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2874_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6824' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2971_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6765' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6849' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6882' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [5] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6833' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2998_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6891' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [6] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6796' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2877_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6809' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2919_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6787' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2938_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6780' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6766' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6850' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6864' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6871' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [7] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6834' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3001_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6892' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [8] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6797' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2880_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6825' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2974_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6767' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6851' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6883' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [9] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6835' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3004_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6893' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [10] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6798' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2883_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6810' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2922_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6821' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2962_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6781' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6768' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6852' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6865' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6879' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [11] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6836' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3007_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6894' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [12] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6799' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2886_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6826' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2977_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6769' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6853' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6884' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [13] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6837' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3010_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6895' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [14] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6800' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2889_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6811' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2925_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6816' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2943_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6791' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2950_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6788' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6782' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6770' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6854' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6866' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6872' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6875' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [15] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6838' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3013_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6896' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [16] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6801' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2892_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6827' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2980_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6771' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6855' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6885' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [17] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6839' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3016_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6897' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [18] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6802' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2895_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6812' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2928_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6822' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2965_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6783' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6772' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6856' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6867' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6880' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [19] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6840' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3019_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6898' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [20] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6803' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2898_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6828' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2983_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6773' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6857' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6886' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [21] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6841' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3022_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6899' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [22] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6804' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2901_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6813' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2931_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6817' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2946_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6820' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2959_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6789' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6784' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6774' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6858' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6868' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6873' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6878' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [23] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6842' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3025_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6900' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [24] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6805' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2904_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6829' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2986_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6775' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6859' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6887' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [25] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6843' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3028_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6901' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [26] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6806' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2907_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6814' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2934_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6823' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2968_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6785' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6776' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6860' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6869' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6881' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [27] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6844' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3031_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6902' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [28] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6807' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2910_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6830' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2989_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6777' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6861' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6888' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [29] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6845' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$3034_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6903' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [30] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6808' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2913_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6815' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2937_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6818' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2949_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6819' (11) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:222$2955_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6793' (1?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2956_Y = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6792' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6790' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6786' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6778' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6862' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6870' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6874' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6876' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6877' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [31] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6316' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [32] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6450' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6418' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6354' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6385' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6906' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2869_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6990' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2870_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7005' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [3] = $techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6321' (0?) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [4] = $techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2914_Y'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6451' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6419' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6355' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6386' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6974' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2995_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7032' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6322' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [5] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6452' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6420' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6356' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6937' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2874_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6966' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2971_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6387' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6907' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2872_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6991' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2873_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7024' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6323' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [6] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6453' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6421' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6357' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6388' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6975' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2998_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7033' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6324' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [7] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6454' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6422' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6358' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6938' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2877_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6951' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2919_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6929' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2938_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6922' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2917_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6389' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [7] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6908' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2875_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6992' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2876_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7006' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2918_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7013' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6325' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [8] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6455' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6423' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6359' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6390' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6976' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3001_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7034' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6326' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [9] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6456' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6424' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6360' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6939' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2880_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6967' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2974_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6391' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6909' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2878_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6993' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2879_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7025' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6327' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [10] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6457' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6425' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6361' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6392' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6977' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3004_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7035' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6328' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [11] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6458' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6426' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6362' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6940' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2883_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6952' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2922_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6963' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2962_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6923' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2920_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6393' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6910' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2881_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6994' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2882_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7007' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2921_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7021' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6329' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [12] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6459' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6427' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6363' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6394' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6978' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3007_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7036' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6330' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [13] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6460' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6428' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6364' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6941' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2886_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6968' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2977_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6395' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6911' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2884_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6995' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2885_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7026' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6331' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [14] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6461' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6429' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6365' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6396' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6979' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3010_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7037' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6332' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6462' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6430' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6366' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6942' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2889_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6953' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2925_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6958' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2943_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6933' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2950_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6930' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2941_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6924' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2923_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6397' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6912' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2887_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6996' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2888_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7008' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2924_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7014' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2942_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7017' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6333' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [16] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6463' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6431' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6367' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6398' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [16] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6980' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3013_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7038' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6334' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [17] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6464' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6432' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6368' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6943' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2892_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6969' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2980_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6399' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [17] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6913' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2890_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6997' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2891_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7027' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6335' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [18] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6465' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6433' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6369' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6400' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [18] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6981' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3016_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7039' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6336' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6466' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6434' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6370' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6944' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2895_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6954' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2928_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6964' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2965_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6925' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2926_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6401' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [19] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6914' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2893_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6998' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2894_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7009' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2927_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7022' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6337' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [20] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6467' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6435' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6371' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6402' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [20] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6982' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3019_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7040' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6338' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [21] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6468' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6436' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6372' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6945' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2898_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6970' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2983_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6403' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [21] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6915' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2896_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6999' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2897_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7028' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6339' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [22] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6469' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6437' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6373' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6404' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [22] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6983' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3022_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7041' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6340' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [23] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6470' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6438' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6374' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6946' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2901_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6955' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2931_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6959' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2946_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6962' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2959_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6931' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2944_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6926' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2929_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6405' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [23] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6916' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2899_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7000' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2900_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7010' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2930_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7015' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2945_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7020' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6341' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [24] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6471' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6439' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6375' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6406' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [24] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6984' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3025_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7042' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6342' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [25] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6472' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6440' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6376' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6947' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2904_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6971' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2986_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6407' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [25] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6917' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2902_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7001' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2903_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7029' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6343' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [26] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6473' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6441' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6377' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6408' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [26] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6985' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3028_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7043' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6344' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [27] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6474' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6442' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6378' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6948' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2907_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6956' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2934_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6965' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2968_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6927' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2932_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6409' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [27] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6918' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2905_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7002' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2906_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7011' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2933_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7023' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6345' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [28] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6475' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6443' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6379' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6410' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [28] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6986' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3031_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7044' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6346' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [29] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6476' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6444' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6380' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6949' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2910_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6972' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$2989_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6411' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [29] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6919' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2908_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7003' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2909_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7030' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6347' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [30] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$6477' (0) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$not$<techmap.v>:258$5829_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$6445' (010) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$ternary$<techmap.v>:258$5830_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6381' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:262$5832_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6412' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [30] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6987' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:229$3034_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7045' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6348' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6950' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2913_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6957' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2937_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6960' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2949_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6961' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:222$2955_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6935' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2956_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6934' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2953_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6932' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2947_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6928' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2935_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6413' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$and$<techmap.v>:260$5831_Y [31] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6920' (const_and) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$and$<techmap.v>:221$2911_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7004' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2912_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7012' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2936_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7016' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2948_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7018' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.lcu.$or$<techmap.v>:221$2954_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7019' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$add$fifo.v:349$183.$auto$alumacc.cc:484:replace_alu$5668 [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6349' (00) in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' with constant driver `$techmap$techmap$add$fifo.v:349$183.$auto$alumacc.cc:470:replace_alu$5666.$xor$<techmap.v>:263$5833_Y [32] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' (01?) in module `\Demux_D0_D1' with constant driver `$procmux$890_Y = \selectorL1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2334' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2335' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2336' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2337' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2338' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2339' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2340' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2341' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2342' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2343' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2344' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2345' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2346' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2347' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2348' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2349' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2350' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2351' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2352' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2353' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2354' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2355' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2356' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2357' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2358' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2359' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2360' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2361' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2362' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2363' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2364' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:215$70_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2368' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2367' (01?) in module `\PCIE_trans' with constant driver `\pop_MF = $and$PCIE_trans.v:216$72_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2369' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2370' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2371' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2372' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2373' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2374' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2375' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2376' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2377' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2378' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2379' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2380' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2381' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2382' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2383' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2384' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2385' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2386' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2387' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [20] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2388' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [21] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2389' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [22] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2390' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [23] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2391' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [24] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2392' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [25] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2393' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [26] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2394' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [27] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2395' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [28] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2396' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [29] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2397' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [30] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2398' (00?) in module `\PCIE_trans' with constant driver `$ternary$PCIE_trans.v:216$73_Y [31] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2275' (01?) in module `\demux' with constant driver `$procmux$851_Y = \selectorL1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1979' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1974 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1978' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1974 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1977' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1974 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1980' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1974 [4] = \state [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2026' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2029' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2032' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2035' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1943' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1938 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1942' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1938 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1940' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1938 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1944' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1938 [4] = \state [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2023' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1873' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1868 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1872' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1868 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1871' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1868 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1870' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1868 [0] = \state [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1797' (00?) in module `\fsmControl' with constant driver `$procmux$956_Y [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1802' (00?) in module `\fsmControl' with constant driver `$procmux$959_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2126' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1807_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2068' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1966_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2028' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2070' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1965_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2027' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2072' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1964_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1798' (00?) in module `\fsmControl' with constant driver `$procmux$956_Y [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1803' (00?) in module `\fsmControl' with constant driver `$procmux$959_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2127' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1807_Y [3] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1818' in module `fsmControl'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1799' (01?) in module `\fsmControl' with constant driver `$procmux$956_Y [4] = \reset_L'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1892' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1888 [2] = \state [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1891' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1888 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1890' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1888 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1894' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1888 [4] = \state [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2033' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2060' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1970_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [10]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1817' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1821' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1819' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2034' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2058' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1971_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [11]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1820' in module `fsmControl'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1911' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1906 [3] = \state [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1909' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1906 [1] = \state [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1908' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1906 [0] = \state [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1912' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1906 [4] = \state [4]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1833' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2054' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1972_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [12]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1832' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1834' in module `fsmControl'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1835' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2036' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2056' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1973_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2094' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1022.$and$<techmap.v>:434$1861_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1886' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2096' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1022.$reduce_or$<techmap.v>:441$1863_Y = $techmap$procmux$1022.$and$<techmap.v>:434$1862_Y'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1836' in module `fsmControl'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2101' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1006.$and$<techmap.v>:434$1861_Y = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1865' in module `fsmControl'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2103' (0?) in module `\fsmControl' with constant driver `$techmap$procmux$1006.$reduce_or$<techmap.v>:441$1863_Y = $techmap$procmux$1006.$and$<techmap.v>:434$1862_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1843' (00?) in module `\fsmControl' with constant driver `$procmux$981_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2140' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1810_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2145' (1?) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1811_Y [1] = $procmux$1001_CMP'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1796' (00?) in module `\fsmControl' with constant driver `$procmux$956_Y [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1801' (00?) in module `\fsmControl' with constant driver `$procmux$959_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2125' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1807_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2157' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2156 [0] = $techmap$procmux$961.$and$<techmap.v>:434$1808_Y [1]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2158' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2156 [1] = $techmap$procmux$961.$and$<techmap.v>:434$1809_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1842' (00?) in module `\fsmControl' with constant driver `$procmux$981_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2139' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1810_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2111' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$998.$and$<techmap.v>:434$1862_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2110' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$998.$reduce_or$<techmap.v>:441$1863_Y = $techmap$procmux$998.$and$<techmap.v>:434$1861_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1845' (00?) in module `\fsmControl' with constant driver `$procmux$981_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2142' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1810_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2144' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1811_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2151' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2149 [1] = $techmap$procmux$961.$and$<techmap.v>:434$1809_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2155' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$961.$reduce_or$<techmap.v>:441$1812_Y = $auto$simplemap.cc:127:simplemap_reduce$2152'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2146' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1811_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2164' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2163 [0] = $techmap$procmux$961.$and$<techmap.v>:434$1808_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2169' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$961.$reduce_or$<techmap.v>:441$1814_Y = $auto$simplemap.cc:127:simplemap_reduce$2166'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2024' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2052' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1961_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2147' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1811_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2178' (0?) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2177 [0] = $techmap$procmux$961.$and$<techmap.v>:434$1808_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2179' (?0) in module `\fsmControl' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2177 [1] = $techmap$procmux$961.$and$<techmap.v>:434$1809_Y [3]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2183' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$961.$reduce_or$<techmap.v>:441$1815_Y = $auto$simplemap.cc:127:simplemap_reduce$2180'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2148' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$961.$and$<techmap.v>:434$1811_Y [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1846' (01?) in module `\fsmControl' with constant driver `$procmux$981_Y [4] = $ne$fsm_Control.v:111$49_Y'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2176' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$961.$reduce_or$<techmap.v>:441$1816_Y = $auto$simplemap.cc:127:simplemap_reduce$2173'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2062' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1969_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [9]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2031' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2064' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1968_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2030' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [7] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2066' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1967_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [7]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2025' (const_and) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$and$<techmap.v>:434$1959_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2022' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1960_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [0]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2020' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1962_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [2]'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2074' (?0) in module `\fsmControl' with constant driver `$techmap$procmux$1041.$reduce_or$<techmap.v>:441$1963_Y = $techmap$procmux$1041.$and$<techmap.v>:434$1958_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1886' (01?) in module `\fsmControl' with constant driver `$procmux$1025_Y = $auto$simplemap.cc:168:logic_reduce$1763'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2210' (01?) in module `\mux' with constant driver `\selectorL1 = $logic_and$mux.v:27$53_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2189' (01?) in module `\mux' with constant driver `$procmux$928_Y = $logic_and$mux.v:47$58_Y'.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7706' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [29] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7706' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7691' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [14] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7691' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7694' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7694' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7688' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [11] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7688' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7705' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [28] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7705' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7696' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [19] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7696' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7681' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [4] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7681' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7693' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [16] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7693' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7689' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [12] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7689' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7707' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [30] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7707' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7708' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [31] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7708' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7682' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [5] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7682' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7677' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7323'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7677' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7683' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [6] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7683' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7703' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7703' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7686' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [9] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7686' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7697' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [20] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7697' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7695' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [18] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7695' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7687' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [10] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7687' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7701' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [24] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7701' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8224' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8172'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992_Y = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$8224' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [22] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7699' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7685' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [8] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7685' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7107' is identical to cell `$auto$simplemap.cc:177:logic_reduce$7114'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7106 = $auto$simplemap.cc:168:logic_reduce$7113
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7107' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7690' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [13] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7690' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7103' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7647'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7099 [2] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7103' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7088' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7646'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7085 [1] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7088' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7087' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7085 [0] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7087' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7704' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [27] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7704' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7074' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7072 [0] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7074' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7323'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7059 [0] = $techmap$techmap$add$fifo.v:339$211.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7061' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7063' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7647'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7059 [2] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7063' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7049' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7646'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$7046 [1] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7049' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$8282' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$8256'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [2] = $techmap$sub$fifo.v:348$214.$auto$alumacc.cc:484:replace_alu$2560 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$8282' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7684' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [7] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7684' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7700' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [23] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7700' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7692' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [15] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7692' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7159' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7111'.
    Redirecting output \Y: $procmux$1107_Y = $eq$fifo.v:109$198_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7159' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7170' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7117'.
    Redirecting output \Y: $procmux$1152_Y = $eq$fifo.v:203$200_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7170' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7174' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7071'.
    Redirecting output \Y: $procmux$1122_Y = $eq$fifo.v:118$199_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7174' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7194' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7097'.
    Redirecting output \Y: $procmux$1179_Y = $eq$fifo.v:101$197_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7194' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$7207' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$7084'.
    Redirecting output \Y: $procmux$1289_Y = $eq$fifo.v:212$201_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$7207' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7702' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [25] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7702' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$7680' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$sub$fifo.v:348$214.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$7680' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$7067' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$7080'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$7066 = $auto$simplemap.cc:127:simplemap_reduce$7079
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$7067' from module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [5] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3299' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3314' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [20] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3314' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [18] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3312' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2699' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3294'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$111.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2699' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [13] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [16] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3310' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [11] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3305' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3318' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [24] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3318' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3324' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [30] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3324' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3302' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [8] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3302' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [14] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3308' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3315' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3315' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3325' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [31] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3322' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [28] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3322' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [6] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3300' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3304' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [10] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3304' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [4] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3298' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3323' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [29] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3323' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3319' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [25] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3313' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [19] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2569' is identical to cell `$auto$simplemap.cc:177:logic_reduce$2576'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2568 = $auto$simplemap.cc:168:logic_reduce$2575
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2569' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3316' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [22] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3316' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2565' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3264'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2561 [2] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2565' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2541' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3263'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2538 [1] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2541' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2540' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3294'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2538 [0] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2540' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [15] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3309' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3311' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3311' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2527' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3294'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2525 [0] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2527' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3885' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3937'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914_Y = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$3885' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3321' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [27] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3321' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2514' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3294'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2512 [0] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2514' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2516' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3264'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2512 [2] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2516' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2502' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3263'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$2499 [1] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2502' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3317' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [23] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3317' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [9] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3303' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3306' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [12] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3306' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3301' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [7] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2621' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2573'.
    Redirecting output \Y: $procmux$619_Y = $eq$fifo.v:109$98_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2621' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2632' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2579'.
    Redirecting output \Y: $procmux$664_Y = $eq$fifo.v:203$100_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2632' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2636' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2524'.
    Redirecting output \Y: $procmux$634_Y = $eq$fifo.v:118$99_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2636' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2656' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2550'.
    Redirecting output \Y: $procmux$691_Y = $eq$fifo.v:101$97_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2656' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$2669' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$2537'.
    Redirecting output \Y: $procmux$801_Y = $eq$fifo.v:212$101_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$2669' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3995' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3969'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [2] = $techmap$sub$fifo.v:348$114.$auto$alumacc.cc:484:replace_alu$2560 [3]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3995' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2520' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2533'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$2519 = $auto$simplemap.cc:127:simplemap_reduce$2532
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2520' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3297' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$sub$fifo.v:348$114.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3297' from module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4739' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [16] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4739' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4746' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [23] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4746' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4731' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [8] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4731' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4754' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [31] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4754' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4735' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [12] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4735' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4737' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [14] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4737' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4729' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4730'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [6] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [7]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4729' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4733' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [10] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4733' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5399' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5354'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2995_Y = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2938_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5399' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4743' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [20] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4743' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4742' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [19] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4742' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4747' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [24] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4747' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5391' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5354'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:229$2971_Y = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.lcu.$and$<techmap.v>:221$2938_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$5391' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5457' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5438'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [4] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5457' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4753' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [30] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4753' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4736' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [13] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4736' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4310' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4320'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4308 [1] = $auto$simplemap.cc:168:logic_reduce$4318 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4310' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4309' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4319'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4308 [0] = $auto$simplemap.cc:168:logic_reduce$4318 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4309' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4744' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [21] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4744' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4741' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [18] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4741' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4760'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4299 [4] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4305' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4285' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4319'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4284 [0] = $auto$simplemap.cc:168:logic_reduce$4318 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4285' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4723' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4434'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [0] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4723' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4279' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4275 [2] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4279' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4732' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [9] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4732' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4748' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [25] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4748' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5449' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$5438'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [5] = $techmap$sub$fifo.v:348$150.$auto$alumacc.cc:484:replace_alu$4298 [7]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5449' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4261' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4759'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4256 [3] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4261' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4260' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4256 [2] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4260' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4258' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4434'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4256 [0] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4258' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4745' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [22] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4745' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4243' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4759'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4238 [3] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4243' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4242' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4238 [2] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4242' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4241' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4259'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4238 [1] = $auto$simplemap.cc:250:simplemap_eqne$4256 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4241' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4751' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [28] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4751' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4734' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [11] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4734' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4225' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4759'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4220 [3] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4225' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4224' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4220 [2] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4224' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4738' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [15] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4738' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4222' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4434'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4220 [0] = $techmap$techmap$add$fifo.v:339$147.$auto$alumacc.cc:470:replace_alu$4293.$xor$<techmap.v>:262$4399_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4222' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4749' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [26] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4749' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4212' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4319'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4211 [0] = $auto$simplemap.cc:168:logic_reduce$4318 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4212' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4207' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4759'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4202 [3] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4207' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4206' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4758'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$4202 [2] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4206' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4757' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4259'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:262$4399_Y [1] = $auto$simplemap.cc:250:simplemap_eqne$4256 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4757' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4740' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [17] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4740' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4339' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4325'.
    Redirecting output \Y: $procmux$350_Y = $eq$fifo.v:135$126_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4339' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4343' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4316'.
    Redirecting output \Y: $procmux$287_Y = $eq$fifo.v:183$132_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4343' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4369' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4273'.
    Redirecting output \Y: $procmux$470_Y = $eq$fifo.v:175$131_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4369' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$4373' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$4292'.
    Redirecting output \Y: $procmux$527_Y = $eq$fifo.v:143$127_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$4373' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4752' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [29] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4752' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4312' is identical to cell `$auto$simplemap.cc:177:logic_reduce$4322'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4311 = $auto$simplemap.cc:168:logic_reduce$4321
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4312' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4728' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [5] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4728' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4249' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4247 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4249' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$4730' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [7] = $techmap$techmap$sub$fifo.v:348$150.$auto$alumacc.cc:470:replace_alu$4296.$xor$<techmap.v>:263$4400_Y [27]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$4730' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4231' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4229 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4231' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$4213' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$4267'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$4211 [1] = $auto$simplemap.cc:127:simplemap_reduce$4265 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$4213' from module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6288' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [4] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6288' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6295' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [11] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6295' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6289' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [5] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6289' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6291' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [7] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6291' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6304' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [20] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6304' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6300' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [16] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6300' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6298' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [14] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6298' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [24] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6308' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6307' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [23] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6307' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6290' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [6] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6290' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6297' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [13] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6297' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6314' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [30] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6314' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6315' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [31] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6315' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5930' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6284'.
    Redirecting output \Y: $techmap$techmap$add$fifo.v:339$179.$auto$alumacc.cc:470:replace_alu$2552.$xor$<techmap.v>:262$2692_Y [0] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5930' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6831' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6779'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:229$2992_Y = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.lcu.$and$<techmap.v>:221$2914_Y
    Removing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$6831' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6294' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [10] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6294' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6293' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [9] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6293' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6303' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [19] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6303' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6302' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [18] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6302' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6292' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [8] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6292' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6313' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [29] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6313' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [21] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6305' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6310' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [26] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6310' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5677' is identical to cell `$auto$simplemap.cc:177:logic_reduce$5684'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5676 = $auto$simplemap.cc:168:logic_reduce$5683
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5677' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6299' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [15] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6299' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5673' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6254'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5669 [2] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5673' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5655' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6253'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5652 [1] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5655' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5654' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6284'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5652 [0] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5654' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5641' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6284'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5639 [0] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5641' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6311' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [27] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6311' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6306' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [22] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6306' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5628' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6284'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5626 [0] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5628' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5630' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6254'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5626 [2] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5630' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$5616' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6253'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$5613 [1] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:262$2692_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$5616' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6296' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [12] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6296' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6309' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [25] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6309' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6312' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [28] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6312' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5747' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5681'.
    Redirecting output \Y: $procmux$1379_Y = $eq$fifo.v:109$166_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5747' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5758' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5687'.
    Redirecting output \Y: $procmux$1424_Y = $eq$fifo.v:203$168_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5758' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5762' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5638'.
    Redirecting output \Y: $procmux$1394_Y = $eq$fifo.v:118$167_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5762' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5790' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5664'.
    Redirecting output \Y: $procmux$1451_Y = $eq$fifo.v:101$165_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5790' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$5803' is identical to cell `$auto$simplemap.cc:206:simplemap_lognot$5651'.
    Redirecting output \Y: $procmux$1561_Y = $eq$fifo.v:212$169_Y
    Removing $_NOT_ cell `$auto$simplemap.cc:277:simplemap_mux$5803' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$5634' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$5647'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$5633 = $auto$simplemap.cc:127:simplemap_reduce$5646
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$5634' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6863' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6889'.
    Redirecting output \Y: $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [3] = $techmap$sub$fifo.v:348$182.$auto$alumacc.cc:484:replace_alu$2560 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6863' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$6287' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
    Redirecting output \Y: $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [3] = $techmap$techmap$sub$fifo.v:348$182.$auto$alumacc.cc:470:replace_alu$2558.$xor$<techmap.v>:263$2693_Y [17]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$6287' from module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1949' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1947 [1] = $auto$simplemap.cc:127:simplemap_reduce$1983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1949' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1898' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1916'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1897 [0] = $auto$simplemap.cc:127:simplemap_reduce$1915 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1898' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1879' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1985'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1877 [1] = $auto$simplemap.cc:127:simplemap_reduce$1983 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1879' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1878' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1916'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1877 [0] = $auto$simplemap.cc:127:simplemap_reduce$1915 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1878' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1788' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1850'.
    Redirecting output \Y: $procmux$949_Y [3] = $procmux$986_Y [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1788' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1785' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1847'.
    Redirecting output \Y: $procmux$949_Y [0] = $procmux$986_Y [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1785' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1781' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$2113'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1780 [0] = $auto$simplemap.cc:127:simplemap_reduce$2112 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1781' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1777' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1782'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1775 [1] = $auto$simplemap.cc:127:simplemap_reduce$1780 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1777' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1753' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1760'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1751 [1] = $auto$simplemap.cc:168:logic_reduce$1758 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1753' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1752' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1759'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1751 [0] = $auto$simplemap.cc:168:logic_reduce$1758 [0]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1752' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1774' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1782'.
    Redirecting output \Y: $auto$opt_reduce.cc:132:opt_mux$1654 = $auto$simplemap.cc:127:simplemap_reduce$1780 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1774' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2076' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1782'.
    Redirecting output \Y: $techmap$procmux$1041.$reduce_or$<techmap.v>:445$1956_Y = $auto$simplemap.cc:127:simplemap_reduce$1780 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2076' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1851' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1789'.
    Redirecting output \Y: $procmux$986_Y [4] = $procmux$949_Y [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1851' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1755' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1762'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1754 = $auto$simplemap.cc:168:logic_reduce$1761
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1755' from module `\fsmControl'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1757' is identical to cell `$auto$simplemap.cc:177:logic_reduce$1764'.
    Redirecting output \Y: $ne$fsm_Control.v:90$46_Y = $auto$simplemap.cc:168:logic_reduce$1763
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1757' from module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 207 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$7058'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$7698'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$7940'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8014'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8172'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$8256'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$8298'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$2511'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3320'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3715'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3727'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$3937'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$3969'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$4011'.
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4219'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4237'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$4255'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$4750'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5115'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5188'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5354'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$5438'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$5472'.
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$5625'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6301'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6547'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6637'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6652'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6779'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$6889'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6921'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$6936'.
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$1765'.
Finding unused cells or wires in module \mux..

10.8. Executing OPT_EXPR pass (perform const folding).

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Demux_D0_D1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \PCIE_trans..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \demux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fsmControl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3.
  Optimizing cells in module $paramod\fifo\N=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4.
  Optimizing cells in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16.
  Optimizing cells in module \Demux_D0_D1.
  Optimizing cells in module \PCIE_trans.
  Optimizing cells in module \demux.
  Optimizing cells in module \fsmControl.
  Optimizing cells in module \mux.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Finding identical cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Finding identical cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Finding identical cells in module `\Demux_D0_D1'.
Finding identical cells in module `\PCIE_trans'.
Finding identical cells in module `\demux'.
Finding identical cells in module `\fsmControl'.
Finding identical cells in module `\mux'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

10.15. Executing OPT_EXPR pass (perform const folding).

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3..
Finding unused cells or wires in module $paramod\fifo\N=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=2\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=2\M=4\ADDR_WIDTH=4..
Finding unused cells or wires in module $paramod\fifo\N=4\M=2\ADDR_WIDTH=16..
Finding unused cells or wires in module \Demux_D0_D1..
Finding unused cells or wires in module \PCIE_trans..
Finding unused cells or wires in module \demux..
Finding unused cells or wires in module \fsmControl..
Finding unused cells or wires in module \mux..

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3' to `<abc-temp-dir>/input.blif'..
Extracted 66 gates and 104 wires to a netlist network with 36 inputs and 30 outputs.

12.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.1.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       88
ABC RESULTS:               NOR cells:       53
ABC RESULTS:               NOT cells:       25
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:       30
Removing temp directory.

12.2. Extracting gate netlist of module `$paramod\fifo\N=2\ADDR_WIDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 118 gates and 138 wires to a netlist network with 18 inputs and 16 outputs.

12.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.2.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       50
ABC RESULTS:               NOR cells:       62
ABC RESULTS:               NOT cells:       21
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

12.3. Extracting gate netlist of module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 118 gates and 138 wires to a netlist network with 18 inputs and 16 outputs.

12.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.3.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       50
ABC RESULTS:               NOR cells:       62
ABC RESULTS:               NOT cells:       21
ABC RESULTS:        internal signals:      104
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

12.4. Extracting gate netlist of module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 153 gates and 175 wires to a netlist network with 20 inputs and 18 outputs.

12.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.4.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       54
ABC RESULTS:               NOR cells:       83
ABC RESULTS:               NOT cells:       25
ABC RESULTS:        internal signals:      137
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       18
Removing temp directory.

12.5. Extracting gate netlist of module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16' to `<abc-temp-dir>/input.blif'..
Extracted 152 gates and 178 wires to a netlist network with 24 inputs and 22 outputs.

12.5.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.5.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       59
ABC RESULTS:               NOR cells:       74
ABC RESULTS:               NOT cells:       29
ABC RESULTS:        internal signals:      132
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       22
Removing temp directory.

12.6. Extracting gate netlist of module `\Demux_D0_D1' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 63 wires to a netlist network with 20 inputs and 14 outputs.

12.6.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.6.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       45
ABC RESULTS:               NOT cells:       19
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

12.7. Extracting gate netlist of module `\PCIE_trans' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 22 wires to a netlist network with 8 inputs and 3 outputs.

12.7.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.7.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

12.8. Extracting gate netlist of module `\demux' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 63 wires to a netlist network with 20 inputs and 14 outputs.

12.8.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.8.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:       45
ABC RESULTS:               NOT cells:       19
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       14
Removing temp directory.

12.9. Extracting gate netlist of module `\fsmControl' to `<abc-temp-dir>/input.blif'..
Extracted 175 gates and 230 wires to a netlist network with 53 inputs and 27 outputs.

12.9.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.9.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:       86
ABC RESULTS:               NOR cells:       63
ABC RESULTS:               NOT cells:       39
ABC RESULTS:        internal signals:      150
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       27
Removing temp directory.

12.10. Extracting gate netlist of module `\mux' to `<abc-temp-dir>/input.blif'..
Extracted 25 gates and 42 wires to a netlist network with 15 inputs and 7 outputs.

12.10.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Warning: Templates are not defined.
ABC: Libery parser cannot read "time_unit".  Assuming   time_unit : "1ns".
ABC: Libery parser cannot read "capacitive_load_unit". Assuming   capacitive_load_unit(1, pf).
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Library "demo" from "/home/xu/git/Proyecto2/LogicaMaster/cmos_cells.lib" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func).  Time =     0.00 sec
ABC: Memory =    0.00 MB. Time =     0.00 sec
ABC: + strash 
ABC: + dc2 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime -o 
ABC: + strash 
ABC: + dch -f 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.10.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:       26
ABC RESULTS:               NOT cells:       14
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        7
Removing temp directory.

13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFFSR_PNN_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFF _DFF_N_ (.C(~C), .D( D), .Q( Q));
    DFF _DFF_P_ (.C( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_NN1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_NP0_ (.C(~C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_NP1_ (.C(~C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFF_PN0_ (.C( C), .D( D), .Q( Q), .R(~R), .S( 0));
    DFFSR _DFF_PN1_ (.C( C), .D( D), .Q( Q), .R( 0), .S(~R));
    DFFSR _DFF_PP0_ (.C( C), .D( D), .Q( Q), .R( R), .S( 0));
    DFFSR _DFF_PP1_ (.C( C), .D( D), .Q( Q), .R( 0), .S( R));
    DFFSR _DFFSR_NNN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_NNP_ (.C(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPN_ (.C(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPP_ (.C(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNN_ (.C( C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNP_ (.C( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPN_ (.C( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));
Mapping DFF cells in module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3':
  mapped 24 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\fifo\N=2\ADDR_WIDTH=4':
  mapped 16 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4':
  mapped 16 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4':
  mapped 18 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16':
  mapped 22 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\Demux_D0_D1':
  mapped 14 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\PCIE_trans':
Mapping DFF cells in module `\demux':
  mapped 14 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\fsmControl':
  mapped 27 $_DFF_P_ cells to \DFF cells.
Mapping DFF cells in module `\mux':
  mapped 7 $_DFF_P_ cells to \DFF cells.
Removed 0 unused cells and 816 unused wires.

14. Executing Verilog backend.
Dumping module `$paramod\dual_port_memory\DATA_WIDTH=6\ADDR_WIDTH=2\MEM_SIZE=3'.
Dumping module `$paramod\fifo\N=2\ADDR_WIDTH=4'.
Dumping module `$paramod\fifo\N=2\M=2\ADDR_WIDTH=4'.
Dumping module `$paramod\fifo\N=2\M=4\ADDR_WIDTH=4'.
Dumping module `$paramod\fifo\N=4\M=2\ADDR_WIDTH=16'.
Dumping module `\Demux_D0_D1'.
Dumping module `\PCIE_trans'.
Dumping module `\demux'.
Dumping module `\fsmControl'.
Dumping module `\mux'.

End of script. Logfile hash: 0616eb0aa8
CPU: user 2.44s system 0.04s, MEM: 52.35 MB total, 24.65 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 21% 12x opt_expr (0 sec), 16% 12x opt_merge (0 sec), ...
