# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/comp2source.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu_tb.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/seg.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/source2comp.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/adder.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/top.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/bcd8seg.v /home/chang/programs/ysyx-workbench/projects/ALU/vsrc/encoder83.v /home/chang/programs/ysyx-workbench/projects/ALU/csrc/sim_main.cpp /home/chang/programs/ysyx-workbench/projects/ALU/csrc/main.cpp /home/chang/programs/ysyx-workbench/projects/ALU/generated/auto_bind.cpp /home/chang/programs/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/chang/programs/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --trace --Mdir ./generated/obj_dir --exe -o /home/chang/programs/ysyx-workbench/projects/ALU/generated/top"
T      5331  3276833  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop.cpp"
T      2821  3276832  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop.h"
T      2588  3276846  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop.mk"
T       295  3276831  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__ConstPool_0.cpp"
T       737  3276829  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__Syms.cpp"
T      1079  3276830  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__Syms.h"
T      2594  3276835  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__Trace.cpp"
T      8081  3276834  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__Trace__Slow.cpp"
T     16028  3276843  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop___024root.cpp"
T      4844  3276837  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop___024root.h"
T      5745  3276839  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop___024root__Slow.cpp"
T      1094  3276860  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__ver.d"
T         0        0  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop__verFiles.dat"
T      1684  3276845  1649668239   642085059  1649668239   642085059 "./generated/obj_dir/Vtop_classes.mk"
S      1273  3277107  1649560904   129830788  1649560904   129830788 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/adder.v"
S      4940  3276913  1649571732   833635317  1649571732   833635317 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu.v"
S      1999  3277432  1649515566   965345650  1649515566   965345650 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/alu_tb.v"
S      1269  3276895  1649420773   195767943  1649420772   303767924 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/bcd8seg.v"
S       362  3277003  1649420940   771771459  1649420940   771771459 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/comp2source.v"
S      1107  3276903  1649416924   779687188  1649416924   779687188 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/encoder83.v"
S      1094  3276902  1649416924   779687188  1649416924   779687188 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/seg.v"
S       305  3276968  1649420416   571760459  1649420416   571760459 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/source2comp.v"
S      1559  3276900  1649565838   113741724  1649565838   113741724 "/home/chang/programs/ysyx-workbench/projects/ALU/vsrc/top.v"
S   9959704  6691161  1649050276   796955047  1649050276   796955047 "/usr/local/bin/verilator_bin"
