# 4-Bit Carry Lookahead Adder (CLA) â€“ VLSI Design

## ğŸ§  Overview

This project presents the design and analysis of a high-speed, low-power **4-bit Carry Lookahead Adder (CLA)** using optimized static CMOS logic. It significantly improves propagation delay and power-delay product (PDP), making it suitable for modern digital systems.

> ğŸ”¬ Designed with a focus on VLSI optimization â€” delay, area, and PDP trade-offs.

---

## ğŸ“Œ Project Goals

- Design a 4-bit CLA that computes sum and output carry for two 4-bit inputs and one carry-in.
- Implement using **static CMOS logic** for minimized power-delay product.
- Verify using pre-layout and post-layout simulations via **NGSpice**.
- Optimize transistor sizing and logic gates for speed and area.

---

## âš™ï¸ Tools & Technologies

- **Verilog HDL** â€“ RTL modeling
- **Xilinx Vivado / GTKWave** â€“ Simulation & waveform analysis
- **NGSpice** â€“ Pre- and post-layout timing simulations
- **Magic VLSI** â€“ Layout and stick diagrams
- **LTSpice (optional)** â€“ Circuit-level analysis
- **LaTeX** â€“ Documentation and diagrams

---

## ğŸ§ª Key Technical Highlights

- **Critical Path Delay:** 214 ps (pre-layout), 590 ps (tpcq), resulting in a max clock frequency of ~1.15 GHz.
- **Logic Design:** Implemented optimized carry equations:
  - `C1 = G0 + P0Â·C0`
  - `C2 = G1 + P1Â·G0 + P1Â·P0Â·C0`
  - and so on for C3 and C4...
- **AO21 Gates**: Replaced complex AND/OR combinations with AO21 for delay reduction.
- **Flip-Flop Architecture:** True Single Phase Clocking (TSPC) used over CML for balance between delay and power.
- **Stick Diagrams**: For all key gates (AND, OR, XOR, Inverter, Flip-Flop).

---

## ğŸ“‚ Folder Structure

```bash
.
â”œâ”€â”€ src/                  # Verilog code
â”œâ”€â”€ spice/                # NGSpice netlists and testbenches
â”œâ”€â”€ layout/               # Magic VLSI layouts (.mag)
â”œâ”€â”€ images/               # Diagrams, waveforms, stick drawings
â”œâ”€â”€ results/              # Delay reports, waveform plots
â”œâ”€â”€ report.pdf            # Final IEEE-style project report
â””â”€â”€ README.md             # Project documentation
