
Memory Configuration

Name             Origin             Length             Attributes
RAM              0x00000000         0x00010000
ROM              0xfff80000         0x00080000
*default*        0x00000000         0xffffffff

Linker script and memory map


.fvectors       0xffffff80       0x80
 *(.fvectors)
 .fvectors      0xffffff80       0x80 ./src/vector_table.o
                0xffffff80                HardwareVectors

.text           0xfff80000      0x9c8
 *(.text)
 .text          0xfff80000       0x7a ./src/reset_program.o
                0xfff80000                PowerON_Reset
 *(.text.*)
 *(P)
 P              0xfff8007a       0xab ./src/decoder_quadra.o
                0xfff8007a                mtclk_init
                0xfff80111                mtclk_start
 P              0xfff80125      0x17d ./src/hardware_setup.o
                0xfff80125                HardwareSetup
 P              0xfff802a2      0x560 ./src/interrupt_handlers.o
                0xfff802a2                Excep_SuperVisorInst
                0xfff802aa                Excep_UndefinedInst
                0xfff802b2                NonMaskableInterrupt
                0xfff802ba                Dummy
                0xfff802c2                Excep_BRK
                0xfff802ca                Excep_BSC_BUSERR
                0xfff802d2                Excep_FCU_FIFERR
                0xfff802da                Excep_FCU_FRDYI
                0xfff802e2                Excep_ICU_SWINT
                0xfff802ea                Excep_CMT0_CMI0
                0xfff802f2                Excep_CMT1_CMI1
                0xfff802fa                Excep_CMT2_CMI2
                0xfff80302                Excep_CMT3_CMI3
                0xfff8030a                Excep_CAC_FERRF
                0xfff80312                Excep_CAC_MENDF
                0xfff8031a                Excep_CAC_OVFF
                0xfff80322                Excep_RSPI0_SPEI0
                0xfff8032a                Excep_RSPI0_SPRI0
                0xfff80332                Excep_RSPI0_SPTI0
                0xfff8033a                Excep_RSPI0_SPII0
                0xfff80342                Excep_DOC_DOPCF
                0xfff8034a                Excep_CMPB_CMPB0
                0xfff80352                Excep_CMPB_CMPB1
                0xfff8035a                Excep_RTC_CUP
                0xfff80362                Excep_ICU_IRQ0
                0xfff8036a                Excep_ICU_IRQ1
                0xfff80372                Excep_ICU_IRQ2
                0xfff8037a                Excep_ICU_IRQ3
                0xfff80382                Excep_ICU_IRQ4
                0xfff8038a                Excep_ICU_IRQ5
                0xfff80392                Excep_ICU_IRQ6
                0xfff8039a                Excep_ICU_IRQ7
                0xfff803a2                Excep_LVD_LVD1
                0xfff803aa                Excep_LVD_LVD2
                0xfff803b2                Excep_RTC_ALM
                0xfff803ba                Excep_RTC_PRD
                0xfff803c2                Excep_S12AD_S12ADI0
                0xfff803ca                Excep_S12AD_GBADI
                0xfff803d2                Excep_ELC_ELSR18I
                0xfff803da                Excep_ELC_ELSR19I
                0xfff803e2                Excep_MTU0_TGIA0
                0xfff803ea                Excep_MTU0_TGIB0
                0xfff803f2                Excep_MTU0_TGIC0
                0xfff803fa                Excep_MTU0_TGID0
                0xfff80402                Excep_MTU0_TCIV0
                0xfff8040a                Excep_MTU0_TGIE0
                0xfff80412                Excep_MTU0_TGIF0
                0xfff8041a                Excep_MTU1_TGIA1
                0xfff80422                Excep_MTU1_TGIB1
                0xfff8042a                Excep_MTU1_TCIV1
                0xfff80432                Excep_MTU1_TCIU1
                0xfff8043a                Excep_MTU2_TGIA2
                0xfff80442                Excep_MTU2_TGIB2
                0xfff8044a                Excep_MTU2_TCIV2
                0xfff80452                Excep_MTU2_TCIU2
                0xfff8045a                Excep_MTU3_TGIA3
                0xfff80462                Excep_MTU3_TGIB3
                0xfff8046a                Excep_MTU3_TGIC3
                0xfff80472                Excep_MTU3_TGID3
                0xfff8047a                Excep_MTU3_TCIV3
                0xfff80482                Excep_MTU4_TGIA4
                0xfff8048a                Excep_MTU4_TGIB4
                0xfff80492                Excep_MTU4_TGIC4
                0xfff8049a                Excep_MTU4_TGID4
                0xfff804a2                Excep_MTU4_TCIV4
                0xfff804aa                Excep_MTU5_TGIU5
                0xfff804b2                Excep_MTU5_TGIV5
                0xfff804ba                Excep_MTU5_TGIW5
                0xfff804c2                Excep_TPU0_TGI0A
                0xfff804ca                Excep_TPU0_TGI0B
                0xfff804d2                Excep_TPU0_TGI0C
                0xfff804da                Excep_TPU0_TGI0D
                0xfff804e2                Excep_TPU0_TCI0V
                0xfff804ea                Excep_TPU1_TGI1A
                0xfff804f2                Excep_TPU1_TGI1B
                0xfff804fa                Excep_TPU1_TCI1V
                0xfff80502                Excep_TPU1_TCI1U
                0xfff8050a                Excep_TPU2_TGI2A
                0xfff80512                Excep_TPU2_TGI2B
                0xfff8051a                Excep_TPU2_TCI2V
                0xfff80522                Excep_TPU2_TCI2U
                0xfff8052a                Excep_TPU3_TGI3A
                0xfff80532                Excep_TPU3_TGI3B
                0xfff8053a                Excep_TPU3_TGI3C
                0xfff80542                Excep_TPU3_TGI3D
                0xfff8054a                Excep_TPU3_TCI3V
                0xfff80552                Excep_TPU4_TGI4A
                0xfff8055a                Excep_TPU4_TGI4B
                0xfff80562                Excep_TPU4_TCI4V
                0xfff8056a                Excep_TPU4_TCI4U
                0xfff80572                Excep_TPU5_TGI5A
                0xfff8057a                Excep_TPU5_TGI5B
                0xfff80582                Excep_TPU5_TCI5V
                0xfff8058a                Excep_TPU5_TCI5U
                0xfff80592                Excep_POE_OEI1
                0xfff8059a                Excep_POE_OEI2
                0xfff805a2                Excep_TMR0_CMIA0
                0xfff805aa                Excep_TMR0_CMIB0
                0xfff805b2                Excep_TMR0_OVI0
                0xfff805ba                Excep_TMR1_CMIA1
                0xfff805c2                Excep_TMR1_CMIB1
                0xfff805ca                Excep_TMR1_OVI1
                0xfff805d2                Excep_TMR2_CMIA2
                0xfff805da                Excep_TMR2_CMIB2
                0xfff805e2                Excep_TMR2_OVI2
                0xfff805ea                Excep_TMR3_CMIA3
                0xfff805f2                Excep_TMR3_CMIB3
                0xfff805fa                Excep_TMR3_OVI3
                0xfff80602                Excep_SCI2_ERI2
                0xfff8060a                Excep_SCI2_RXI2
                0xfff80612                Excep_SCI2_TXI2
                0xfff8061a                Excep_SCI2_TEI2
                0xfff80622                Excep_SCI3_ERI3
                0xfff8062a                Excep_SCI3_RXI3
                0xfff80632                Excep_SCI3_TXI3
                0xfff8063a                Excep_SCI3_TEI3
                0xfff80642                Excep_SCI4_ERI4
                0xfff8064a                Excep_SCI4_RXI4
                0xfff80652                Excep_SCI4_TXI4
                0xfff8065a                Excep_SCI4_TEI4
                0xfff80662                Excep_DMAC_DMAC0I
                0xfff8066a                Excep_DMAC_DMAC1I
                0xfff80672                Excep_DMAC_DMAC2I
                0xfff8067a                Excep_DMAC_DMAC3I
                0xfff80682                Excep_SCI7_ERI7
                0xfff8068a                Excep_SCI7_RXI7
                0xfff80692                Excep_SCI7_TXI7
                0xfff8069a                Excep_SCI7_TEI7
                0xfff806a2                Excep_SCI10_ERI10
                0xfff806aa                Excep_SCI10_RXI10
                0xfff806b2                Excep_SCI10_TXI10
                0xfff806ba                Excep_SCI10_TEI10
                0xfff806c2                Excep_SCI0_ERI0
                0xfff806ca                Excep_SCI0_RXI0
                0xfff806d2                Excep_SCI0_TXI0
                0xfff806da                Excep_SCI0_TEI0
                0xfff806e2                Excep_SCI1_ERI1
                0xfff806ea                Excep_SCI1_RXI1
                0xfff806f2                Excep_SCI1_TXI1
                0xfff806fa                Excep_SCI1_TEI1
                0xfff80702                Excep_SCI5_ERI5
                0xfff8070a                Excep_SCI5_RXI5
                0xfff80712                Excep_SCI5_TXI5
                0xfff8071a                Excep_SCI5_TEI5
                0xfff80722                Excep_SCI6_ERI6
                0xfff8072a                Excep_SCI6_RXI6
                0xfff80732                Excep_SCI6_TXI6
                0xfff8073a                Excep_SCI6_TEI6
                0xfff80742                Excep_SCI8_ERI8
                0xfff8074a                Excep_SCI8_RXI8
                0xfff80752                Excep_SCI8_TXI8
                0xfff8075a                Excep_SCI8_TEI8
                0xfff80762                Excep_SCI9_ERI9
                0xfff8076a                Excep_SCI9_RXI9
                0xfff80772                Excep_SCI9_TXI9
                0xfff8077a                Excep_SCI9_TEI9
                0xfff80782                Excep_SCI12_ERI12
                0xfff8078a                Excep_SCI12_RXI12
                0xfff80792                Excep_SCI12_TXI12
                0xfff8079a                Excep_SCI12_TEI12
                0xfff807a2                Excep_SCI12_SCIX0
                0xfff807aa                Excep_SCI12_SCIX1
                0xfff807b2                Excep_SCI12_SCIX2
                0xfff807ba                Excep_SCI12_SCIX3
                0xfff807c2                Excep_RIIC0_EEI0
                0xfff807ca                Excep_RIIC0_RXI0
                0xfff807d2                Excep_RIIC0_TXI0
                0xfff807da                Excep_RIIC0_TEI0
                0xfff807e2                Excep_SCI11_ERI11
                0xfff807ea                Excep_SCI11_RXI11
                0xfff807f2                Excep_SCI11_TXI11
                0xfff807fa                Excep_SCI11_TEI11
 P              0xfff80802       0xcc ./src/pwm_asser_RX210.o
                0xfff80802                PWM1_init
                0xfff80832                PWM2_init
                0xfff80866                start_pwm1
                0xfff808b4                start_pwm2
 P              0xfff808ce        0x0 ./src/reset_program.o
 P              0xfff808ce       0xfa ./src/rx210.o
                0xfff808ce                main
 P              0xfff809c8        0x0 ./src/vector_table.o
                0xfff809c8                etext = .

.rvectors       0xfff809c8      0x400
                0xfff809c8                _rvectors_start = .
 *(.rvectors)
 .rvectors      0xfff809c8      0x400 ./src/vector_table.o
                0xfff809c8                RelocatableVectors
                0xfff80dc8                _rvectors_end = .

.init           0xfff80dc8        0x0
 *(.init)
                0xfff80dc8                __preinit_array_start = .
 *(.preinit_array)
                0xfff80dc8                __preinit_array_end = .
                0xfff80dc8                __init_array_start = ((. + 0x3) & 0xfffffffc)
 *(.init_array)
 *(SORT(.init_array.*))
                0xfff80dc8                __init_array_end = .
                0xfff80dc8                __fini_array_start = .
 *(.fini_array)
 *(SORT(.fini_array.*))
                0xfff80dc8                __fini_array_end = .

.fini
 *(.fini)

.got
 *(.got)
 *(.got.plt)

.rodata         0xfff80dc8        0x0
 *(.rodata)
 *(.rodata.*)
 *(C_1)
 *(C_2)
 *(C)
                0xfff80dc8                _erodata = .

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame
 *(.eh_frame)

.jcr
 *(.jcr)

.tors           0xfff80dc8        0x0
                0xfff80dc8                __CTOR_LIST__ = .
                0xfff80dc8                . = ALIGN (0x2)
                0xfff80dc8                ___ctors = .
 *(.ctors)
                0xfff80dc8                ___ctors_end = .
                0xfff80dc8                __CTOR_END__ = .
                0xfff80dc8                __DTOR_LIST__ = .
                0xfff80dc8                ___dtors = .
 *(.dtors)
                0xfff80dc8                ___dtors_end = .
                0xfff80dc8                __DTOR_END__ = .
                0xfff80dc8                . = ALIGN (0x2)
                0xfff80dc8                _mdata = .

.ustack         0x00000200        0x0
                0x00000200                _ustack = .

.istack         0x00000100        0x0
                0x00000100                _istack = .

.data           0x00000204        0x0 load address 0xfff80dc8
                0x00000204                _data = .
 *(.data)
 *(.data.*)
 *(D)
 *(D_1)
 D_1            0x00000204        0x0 ./src/decoder_quadra.o
 D_1            0x00000204        0x0 ./src/hardware_setup.o
 D_1            0x00000204        0x0 ./src/interrupt_handlers.o
 D_1            0x00000204        0x0 ./src/pwm_asser_RX210.o
 D_1            0x00000204        0x0 ./src/reset_program.o
 D_1            0x00000204        0x0 ./src/rx210.o
 D_1            0x00000204        0x0 ./src/vector_table.o
 *(D_2)
                0x00000204                _edata = .

.gcc_exc
 *(.gcc_exc)

.bss            0x00000204        0x4 load address 0xfff80dc8
                0x00000204                _bss = .
 *(.bss)
 *(.bss.**)
 *(COMMON)
 *(B)
 B              0x00000204        0x4 ./src/rx210.o
                0x00000204                compteur
 *(B_1)
 B_1            0x00000208        0x0 ./src/decoder_quadra.o
 B_1            0x00000208        0x0 ./src/hardware_setup.o
 B_1            0x00000208        0x0 ./src/interrupt_handlers.o
 B_1            0x00000208        0x0 ./src/pwm_asser_RX210.o
 B_1            0x00000208        0x0 ./src/reset_program.o
 B_1            0x00000208        0x0 ./src/rx210.o
 B_1            0x00000208        0x0 ./src/vector_table.o
 *(B_2)
                0x00000208                _ebss = .
                0x00000208                _end = .
LOAD ./src/decoder_quadra.o
LOAD ./src/hardware_setup.o
LOAD ./src/interrupt_handlers.o
LOAD ./src/pwm_asser_RX210.o
LOAD ./src/reset_program.o
LOAD ./src/rx210.o
LOAD ./src/vector_table.o
START GROUP
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptm.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/rx-elf/lib/no-fpu-libs\liboptc.a
LOAD C:\PROGRA~2\GCCFOR~1.201\rx-elf\rx-elf/lib/gcc/rx-elf/4.8.0.201603-GNURX/no-fpu-libs\libgcc.a
END GROUP
OUTPUT(rx210.x elf32-rx-le)

.debug_frame    0x00000000     0x1764
 .debug_frame   0x00000000       0x6c ./src/decoder_quadra.o
 .debug_frame   0x0000006c       0x40 ./src/hardware_setup.o
 .debug_frame   0x000000ac     0x1594 ./src/interrupt_handlers.o
 .debug_frame   0x00001640       0xe4 ./src/pwm_asser_RX210.o
 .debug_frame   0x00001724       0x40 ./src/rx210.o

.debug_info     0x00000000     0x8bb7
 .debug_info    0x00000000     0x2606 ./src/decoder_quadra.o
 .debug_info    0x00002606     0x408d ./src/hardware_setup.o
 .debug_info    0x00006693      0xbf3 ./src/interrupt_handlers.o
 .debug_info    0x00007286      0xf73 ./src/pwm_asser_RX210.o
 .debug_info    0x000081f9       0x81 ./src/reset_program.o
 .debug_info    0x0000827a      0x8b9 ./src/rx210.o
 .debug_info    0x00008b33       0x84 ./src/vector_table.o

.debug_abbrev   0x00000000      0x4f6
 .debug_abbrev  0x00000000      0x115 ./src/decoder_quadra.o
 .debug_abbrev  0x00000115       0xd4 ./src/hardware_setup.o
 .debug_abbrev  0x000001e9       0x44 ./src/interrupt_handlers.o
 .debug_abbrev  0x0000022d      0x13e ./src/pwm_asser_RX210.o
 .debug_abbrev  0x0000036b       0x14 ./src/reset_program.o
 .debug_abbrev  0x0000037f      0x110 ./src/rx210.o
 .debug_abbrev  0x0000048f       0x67 ./src/vector_table.o

.debug_aranges  0x00000000       0xd8
 .debug_aranges
                0x00000000       0x20 ./src/decoder_quadra.o
 .debug_aranges
                0x00000020       0x20 ./src/hardware_setup.o
 .debug_aranges
                0x00000040       0x20 ./src/interrupt_handlers.o
 .debug_aranges
                0x00000060       0x20 ./src/pwm_asser_RX210.o
 .debug_aranges
                0x00000080       0x20 ./src/reset_program.o
 .debug_aranges
                0x000000a0       0x20 ./src/rx210.o
 .debug_aranges
                0x000000c0       0x18 ./src/vector_table.o

.debug_line     0x00000000      0x420
 .debug_line    0x00000000       0x70 ./src/decoder_quadra.o
 .debug_line    0x00000070       0x7f ./src/hardware_setup.o
 .debug_line    0x000000ef      0x1a2 ./src/interrupt_handlers.o
 .debug_line    0x00000291       0x71 ./src/pwm_asser_RX210.o
 .debug_line    0x00000302       0x6d ./src/reset_program.o
 .debug_line    0x0000036f       0x7b ./src/rx210.o
 .debug_line    0x000003ea       0x36 ./src/vector_table.o

.debug_str      0x00000000     0x19b7
 .debug_str     0x00000000      0x95f ./src/decoder_quadra.o
                                0x9bc (size before relaxing)
 .debug_str     0x0000095f      0x429 ./src/hardware_setup.o
                                0x522 (size before relaxing)
 .debug_str     0x00000d88      0xb47 ./src/interrupt_handlers.o
                                0xbd2 (size before relaxing)
 .debug_str     0x000018cf       0x92 ./src/pwm_asser_RX210.o
                                0x34c (size before relaxing)
 .debug_str     0x00001961       0x1d ./src/rx210.o
                                0x1a3 (size before relaxing)
 .debug_str     0x0000197e       0x39 ./src/vector_table.o
                                 0xcd (size before relaxing)

.comment        0x00000000       0x2d
 .comment       0x00000000       0x2d ./src/decoder_quadra.o
                                 0x2e (size before relaxing)
 .comment       0x00000000       0x2e ./src/hardware_setup.o
 .comment       0x00000000       0x2e ./src/interrupt_handlers.o
 .comment       0x00000000       0x2e ./src/pwm_asser_RX210.o
 .comment       0x00000000       0x2e ./src/rx210.o
 .comment       0x00000000       0x2e ./src/vector_table.o
