Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 15:00:01 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ppu/div/tff1/Q_reg/Q (HIGH)

 There are 2334 register/latch pins with no clock driven by root clock pin: ppu/div/tff2/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 651 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.064        0.000                      0                   57        0.262        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.064        0.000                      0                   57        0.262        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.952ns (21.360%)  route 3.505ns (78.640%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.951     9.528    seg/div/clear
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.441    14.782    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[24]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X49Y31         FDRE (Setup_fdre_C_R)       -0.429    14.592    seg/div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.952ns (21.360%)  route 3.505ns (78.640%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.951     9.528    seg/div/clear
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.441    14.782    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[25]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X49Y31         FDRE (Setup_fdre_C_R)       -0.429    14.592    seg/div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.952ns (21.360%)  route 3.505ns (78.640%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.951     9.528    seg/div/clear
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.441    14.782    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[26]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X49Y31         FDRE (Setup_fdre_C_R)       -0.429    14.592    seg/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.952ns (21.360%)  route 3.505ns (78.640%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.951     9.528    seg/div/clear
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.441    14.782    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[27]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X49Y31         FDRE (Setup_fdre_C_R)       -0.429    14.592    seg/div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.952ns (22.069%)  route 3.362ns (77.931%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.385    seg/div/clear
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.440    14.781    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[16]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y29         FDRE (Setup_fdre_C_R)       -0.429    14.591    seg/div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.952ns (22.069%)  route 3.362ns (77.931%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.385    seg/div/clear
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.440    14.781    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y29         FDRE (Setup_fdre_C_R)       -0.429    14.591    seg/div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.952ns (22.069%)  route 3.362ns (77.931%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.385    seg/div/clear
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.440    14.781    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[18]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y29         FDRE (Setup_fdre_C_R)       -0.429    14.591    seg/div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.952ns (22.069%)  route 3.362ns (77.931%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.807     9.385    seg/div/clear
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.440    14.781    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[19]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y29         FDRE (Setup_fdre_C_R)       -0.429    14.591    seg/div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.952ns (22.800%)  route 3.223ns (77.200%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.669     9.247    seg/div/clear
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    seg/div/sys_clk
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[12]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y28         FDRE (Setup_fdre_C_R)       -0.429    14.590    seg/div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.952ns (22.800%)  route 3.223ns (77.200%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.550     5.071    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  seg/div/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.525    seg/div/counter_reg[0]
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.649 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.421     7.070    seg/div/counter[0]_i_7_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.124     7.194 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.575     7.769    seg/div/counter[0]_i_6_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.893 r  seg/div/counter[0]_i_4/O
                         net (fo=1, routed)           0.561     8.454    seg/div/counter[0]_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.578 r  seg/div/counter[0]_i_1/O
                         net (fo=28, routed)          0.669     9.247    seg/div/clear
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.439    14.780    seg/div/sys_clk
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[13]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y28         FDRE (Setup_fdre_C_R)       -0.429    14.590    seg/div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  seg/div/counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.700    seg/div/counter_reg[23]
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  seg/div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    seg/div/counter_reg[20]_i_1_n_4
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.953    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    seg/div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.442    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  seg/div/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.703    seg/div/counter_reg[27]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  seg/div/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    seg/div/counter_reg[24]_i_1_n_4
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.827     1.954    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    seg/div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  seg/div/counter_reg[20]/Q
                         net (fo=2, routed)           0.116     1.698    seg/div/counter_reg[20]
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  seg/div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    seg/div/counter_reg[20]_i_1_n_7
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.953    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[20]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    seg/div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.558     1.441    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  seg/div/counter_reg[22]/Q
                         net (fo=2, routed)           0.120     1.703    seg/div/counter_reg[22]
    SLICE_X49Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  seg/div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    seg/div/counter_reg[20]_i_1_n_5
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.826     1.953    seg/div/sys_clk
    SLICE_X49Y30         FDRE                                         r  seg/div/counter_reg[22]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    seg/div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.553     1.436    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  seg/div/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.698    seg/div/counter_reg[2]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  seg/div/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.809    seg/div/counter_reg[0]_i_2_n_5
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.820     1.947    seg/div/sys_clk
    SLICE_X49Y25         FDRE                                         r  seg/div/counter_reg[2]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    seg/div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.440    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  seg/div/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.698    seg/div/counter_reg[16]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  seg/div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    seg/div/counter_reg[16]_i_1_n_7
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.952    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[16]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.105     1.545    seg/div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.556     1.439    seg/div/sys_clk
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  seg/div/counter_reg[12]/Q
                         net (fo=3, routed)           0.117     1.697    seg/div/counter_reg[12]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  seg/div/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.812    seg/div/counter_reg[12]_i_1_n_7
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.824     1.951    seg/div/sys_clk
    SLICE_X49Y28         FDRE                                         r  seg/div/counter_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.105     1.544    seg/div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.442    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  seg/div/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.700    seg/div/counter_reg[24]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  seg/div/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    seg/div/counter_reg[24]_i_1_n_7
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.827     1.954    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[24]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    seg/div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.559     1.442    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  seg/div/counter_reg[26]/Q
                         net (fo=3, routed)           0.122     1.705    seg/div/counter_reg[26]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  seg/div/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    seg/div/counter_reg[24]_i_1_n_5
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.827     1.954    seg/div/sys_clk
    SLICE_X49Y31         FDRE                                         r  seg/div/counter_reg[26]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    seg/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.557     1.440    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  seg/div/counter_reg[18]/Q
                         net (fo=2, routed)           0.122     1.703    seg/div/counter_reg[18]
    SLICE_X49Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  seg/div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    seg/div/counter_reg[16]_i_1_n_5
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.825     1.952    seg/div/sys_clk
    SLICE_X49Y29         FDRE                                         r  seg/div/counter_reg[18]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.105     1.545    seg/div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y25   seg/div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y27   seg/div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y27   seg/div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y28   seg/div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y28   seg/div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y28   seg/div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y28   seg/div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   seg/div/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y29   seg/div/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ppu/div/tff1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   seg/div/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   seg/div/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   seg/div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y28   seg/div/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ppu/div/tff1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   seg/div/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   seg/div/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   seg/div/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y29   seg/div/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   seg/div/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   seg/div/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   seg/div/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   seg/div/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   seg/div/counter_reg[23]/C



