*** linux-4.8.11/arch/arm/mach-zynq/common.h.orig	2016-11-26 00:57:13.000000000 -0800
--- linux-4.8.11/arch/arm/mach-zynq/common.h	2017-01-06 15:00:27.381733239 -0800
***************
*** 24,29 ****
--- 24,31 ----
  extern bool zynq_slcr_cpu_state_read(int cpu);
  extern void zynq_slcr_cpu_state_write(int cpu, bool die);
  extern u32 zynq_slcr_get_device_id(void);
+ extern void zynq_slcr_init_preload_fpga(void);
+ extern void zynq_slcr_init_postload_fpga(void);
  
  #ifdef CONFIG_SMP
  extern char zynq_secondary_trampoline;
*** linux-4.8.11/arch/arm/mach-zynq/slcr.c.orig	2016-11-26 00:57:13.000000000 -0800
--- linux-4.8.11/arch/arm/mach-zynq/slcr.c	2017-01-06 15:02:56.924473610 -0800
***************
*** 25,33 ****
--- 25,35 ----
  /* register offsets */
  #define SLCR_UNLOCK_OFFSET		0x8   /* SCLR unlock register */
  #define SLCR_PS_RST_CTRL_OFFSET		0x200 /* PS Software Reset Control */
+ #define SLCR_FPGA_RST_CTRL_OFFSET	0x240 /* FPGA Software Reset Control */
  #define SLCR_A9_CPU_RST_CTRL_OFFSET	0x244 /* CPU Software Reset Control */
  #define SLCR_REBOOT_STATUS_OFFSET	0x258 /* PS Reboot Status */
  #define SLCR_PSS_IDCODE			0x530 /* PS IDCODE */
+ #define SLCR_LVL_SHFTR_EN_OFFSET	0x900 /* Level Shifters Enable */
  #define SLCR_L2C_RAM			0xA1C /* L2C_RAM in AR#54190 */
  
  #define SLCR_UNLOCK_MAGIC		0xDF0D
***************
*** 125,130 ****
--- 127,163 ----
  };
  
  /**
+  * zynq_slcr_init_preload_fpga - Disable communication from the PL to PS.
+  */
+ void zynq_slcr_init_preload_fpga(void)
+ {
+ 	/* Assert FPGA top level output resets */
+ 	writel(0xF, zynq_slcr_base + SLCR_FPGA_RST_CTRL_OFFSET);
+ 
+ 	/* Disable level shifters */
+ 	writel(0, zynq_slcr_base + SLCR_LVL_SHFTR_EN_OFFSET);
+ 
+ 	/* Enable output level shifters */
+ 	writel(0xA, zynq_slcr_base + SLCR_LVL_SHFTR_EN_OFFSET);
+ }
+ EXPORT_SYMBOL(zynq_slcr_init_preload_fpga);
+ 
+ /**
+  * zynq_slcr_init_postload_fpga - Re-enable communication from the PL to PS.
+  */
+ void zynq_slcr_init_postload_fpga(void)
+ {
+ 	/* Enable level shifters */
+ 	writel(0xf, zynq_slcr_base + SLCR_LVL_SHFTR_EN_OFFSET);
+ 
+ 	/* Deassert AXI interface resets */
+ 	writel(0, zynq_slcr_base + SLCR_FPGA_RST_CTRL_OFFSET);
+ }
+ EXPORT_SYMBOL(zynq_slcr_init_postload_fpga);
+ 
+ 
+ 
+ /**
   * zynq_slcr_cpu_start - Start cpu
   * @cpu:	cpu number
   */
