
*** Running vivado
    with args -log top_red_pseudogen_dds.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_red_pseudogen_dds.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_red_pseudogen_dds.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '//home/toolchains/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top top_red_pseudogen_dds -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30897 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1069.285 ; gain = 187.207 ; free physical = 2758 ; free virtual = 23835
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_red_pseudogen_dds' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:89]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:21' bound to instance 'redpitaya_axi_wrapper00' of component 'redpitaya_axi_wrapper' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:625]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:77]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:591' bound to instance 'u0' of component 'redpitaya_axi_wrapper_bd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:138]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:643]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:870]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_proc_sys_reset_0_0' (7#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/synth/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'redpitaya_axi_wrapper_bd_processing_system7_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:883]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (8#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (9#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (10#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (11#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_0' (12#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/synth/redpitaya_axi_wrapper_bd_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_RK5C49' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:80]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper_bd_auto_pc_0' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'redpitaya_axi_wrapper_bd_auto_pc_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:263]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper_bd_auto_pc_0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (13#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (14#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (15#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (16#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (17#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (18#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (18#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (19#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (20#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (21#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (22#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (23#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (24#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (25#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (26#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (27#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (28#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_auto_pc_0' (29#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_auto_pc_0/synth/redpitaya_axi_wrapper_bd_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_RK5C49' (30#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0' (31#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:398]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper_bd' (32#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/hdl/redpitaya_axi_wrapper_bd.vhd:643]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper' (33#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper/redpitaya_axi_wrapper.vhd:77]
INFO: [Synth 8-3491] module 'redpitaya_adc_dac' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1' bound to instance 'analog' of component 'redpitaya_adc_dac' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:679]
INFO: [Synth 8-638] synthesizing module 'redpitaya_adc_dac' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1]
INFO: [Synth 8-638] synthesizing module 'redpitaya_adc_dac_clk' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (34#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (35#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_adc_dac_clk' (36#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac_clk.v:1]
INFO: [Synth 8-638] synthesizing module 'ad9767' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v:1]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (37#1) [/home/toolchains/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'ad9767' (38#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ad9767.v:1]
INFO: [Synth 8-638] synthesizing module 'ltc2145' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v:1]
INFO: [Synth 8-256] done synthesizing module 'ltc2145' (39#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/ltc2145.v:1]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_adc_dac' (40#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_adc_dac/redpitaya_adc_dac.v:1]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'nco_counter' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:5' bound to instance 'nco' of component 'nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:721]
INFO: [Synth 8-638] synthesizing module 'nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:62]
	Parameter id bound to: 1 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_logic' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd:28]
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nco_counter_cos_rom_a12_d16' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom_a12_d16.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_cos_rom_a12_d16' (41#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_cos_rom_a12_d16.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nco_counter_logic' (42#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_logic.vhd:28]
INFO: [Synth 8-638] synthesizing module 'wb_nco_counter' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:33]
	Parameter COUNTER_SIZE bound to: 32 - type: integer 
	Parameter LUT_SIZE bound to: 12 - type: integer 
	Parameter id bound to: 1 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'wb_nco_counter' (43#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/wb_nco_counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'nco_counter_handcomm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nco_counter_handcomm' (44#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter_handcomm.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'nco_counter' (45#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/nco_counter/nco_counter.vhd:62]
	Parameter id bound to: 2 - type: integer 
	Parameter PRESCALER bound to: 10 - type: integer 
	Parameter DATA_SIZE bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'pseudo_generateur_real' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:5' bound to instance 'gene' of component 'pseudo_generateur_real' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:777]
INFO: [Synth 8-638] synthesizing module 'pseudo_generateur_real' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:45]
	Parameter PRESCALER bound to: 10 - type: integer 
	Parameter DATA_SIZE bound to: 12 - type: integer 
	Parameter id bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pseudo_generateur_real_logic' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd:20]
	Parameter PRESCALER_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pseudo_generateur_real_logic' (46#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real_logic.vhd:20]
INFO: [Synth 8-638] synthesizing module 'wb_pseudoGenReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd:28]
	Parameter DEFAULT_PRESCALER bound to: 10 - type: integer 
	Parameter id bound to: 2 - type: integer 
	Parameter wb_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_pseudoGenReal' (47#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/wb_pseudoGenReal.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pseudoGenReal_handComm' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter INTERNAL_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pseudoGenReal_handComm' (48#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudoGenReal_handComm.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'pseudo_generateur_real' (49#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/pseudo_generateur_real/pseudo_generateur_real.vhd:45]
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'convertComplexToReal' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:5' bound to instance 'convert' of component 'convertComplexToReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:817]
INFO: [Synth 8-638] synthesizing module 'convertComplexToReal' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:29]
	Parameter DATA_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convertComplexToReal' (50#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/convertComplexToReal/convertComplexToReal.vhd:29]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper00_axim' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:17' bound to instance 'redpitaya_axi_wrapper00_axim_intercon' of component 'redpitaya_axi_wrapper00_axim' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:840]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper00_axim' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper00_axim' (51#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_axim/redpitaya_axi_wrapper00_axim_intercon.vhd:92]
INFO: [Synth 8-3491] module 'redpitaya_axi_wrapper00_candroutput' declared at '/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:17' bound to instance 'redpitaya_axi_wrapper00_candroutput_intercon' of component 'redpitaya_axi_wrapper00_candroutput' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:910]
INFO: [Synth 8-638] synthesizing module 'redpitaya_axi_wrapper00_candroutput' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'redpitaya_axi_wrapper00_candroutput' (52#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/redpitaya_axi_wrapper00_candroutput/redpitaya_axi_wrapper00_candroutput_intercon.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'top_red_pseudogen_dds' (53#1) [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/top_red_pseudogen_dds.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1215.730 ; gain = 333.652 ; free physical = 2621 ; free virtual = 23685
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1215.730 ; gain = 333.652 ; free physical = 2621 ; free virtual = 23684
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0_board.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0/redpitaya_axi_wrapper_bd_proc_sys_reset_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0'
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc] for cell 'redpitaya_axi_wrapper00/u0/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ip/redpitaya_axi_wrapper_bd_processing_system7_0_0/redpitaya_axi_wrapper_bd_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc:108]
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/synthesis/red_pseudogen_dds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_red_pseudogen_dds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_red_pseudogen_dds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1431.191 ; gain = 0.000 ; free physical = 2529 ; free virtual = 23592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2527 ; free virtual = 23591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2527 ; free virtual = 23591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0. (constraint file  /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0/inst. (constraint file  /home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.runs/synth_1/dont_touch.xdc, line 30).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2527 ; free virtual = 23591
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "prescaler_s" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2523 ; free virtual = 23586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 10    
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 68    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module redpitaya_axi_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module ad9767 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 6     
	                1 Bit    Registers := 1     
Module ltc2145 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module nco_counter_cos_rom_a12_d16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module nco_counter_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
Module wb_nco_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module nco_counter_handcomm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module nco_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module pseudo_generateur_real_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wb_pseudoGenReal 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pseudoGenReal_handComm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module redpitaya_axi_wrapper00_axim 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2523 ; free virtual = 23586
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/gwe/projets/oscimp/fpga_dev/redpitaya/red_pseudogen_dds/objs/red_pseudogen_dds.srcs/sources_1/bd/redpitaya_axi_wrapper_bd/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2531 ; free virtual = 23577
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1431.195 ; gain = 549.117 ; free physical = 2531 ; free virtual = 23577

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                               | Depth x Width | Implemented As | 
+----------------------------+------------------------------------------+---------------+----------------+
|nco_counter_cos_rom_a12_d16 | data_a_reg                               | 4096x16       | Block RAM      | 
|nco_counter_cos_rom_a12_d16 | data_b_reg                               | 4096x16       | Block RAM      | 
|top_red_pseudogen_dds       | nco/nco_inst1/rom_12.rom_inst/data_b_reg | 4096x16       | Block RAM      | 
|top_red_pseudogen_dds       | nco/nco_inst1/rom_12.rom_inst/data_a_reg | 4096x16       | Block RAM      | 
+----------------------------+------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'nco/handle_comm/axi_rresp_reg[0]' (FDRE) to 'nco/handle_comm/axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'gene/pseudoGenRealHandComm/axi_rresp_reg[0]' (FDRE) to 'gene/pseudoGenRealHandComm/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nco/handle_comm/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gene/pseudoGenRealHandComm/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'nco/handle_comm/axi_bresp_reg[0]' (FDRE) to 'nco/handle_comm/axi_bresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'gene/pseudoGenRealHandComm/axi_bresp_reg[0]' (FDRE) to 'gene/pseudoGenRealHandComm/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nco/handle_comm/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gene/pseudoGenRealHandComm/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1431.199 ; gain = 549.121 ; free physical = 2500 ; free virtual = 23546
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1431.199 ; gain = 549.121 ; free physical = 2500 ; free virtual = 23546

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1577.191 ; gain = 695.113 ; free physical = 2280 ; free virtual = 23366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1628.832 ; gain = 746.754 ; free physical = 2213 ; free virtual = 23301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module redpitaya_axi_wrapper_bd_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2180 ; free virtual = 23268
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2180 ; free virtual = 23268

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2180 ; free virtual = 23268
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2179 ; free virtual = 23265
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2179 ; free virtual = 23265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2180 ; free virtual = 23266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2180 ; free virtual = 23266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2177 ; free virtual = 23263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2178 ; free virtual = 23264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     8|
|3     |CARRY4     |    53|
|4     |LUT1       |   491|
|5     |LUT2       |    60|
|6     |LUT3       |   335|
|7     |LUT4       |   139|
|8     |LUT5       |    94|
|9     |LUT6       |   157|
|10    |ODDR       |    18|
|11    |PLLE2_ADV  |     1|
|12    |PS7        |     1|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     1|
|15    |SRL16      |     1|
|16    |SRL16E     |    22|
|17    |SRLC32E    |    47|
|18    |FDCE       |   102|
|19    |FDPE       |     2|
|20    |FDR        |     8|
|21    |FDRE       |   781|
|22    |FDSE       |    75|
|23    |IBUFDS     |     1|
|24    |OBUF       |    21|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                             |Module                                                        |Cells |
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                  |                                                              |  2549|
|2     |  analog                                             |redpitaya_adc_dac                                             |   110|
|3     |    adc_dac_clk                                      |redpitaya_adc_dac_clk                                         |     9|
|4     |    dac                                              |ad9767                                                        |   101|
|5     |  gene                                               |pseudo_generateur_real                                        |   236|
|6     |    pseudoGenRealHandComm                            |pseudoGenReal_handComm                                        |    24|
|7     |    pseudoGenRealLogic                               |pseudo_generateur_real_logic                                  |   116|
|8     |    wb_pseudoGenReal_inst                            |wb_pseudoGenReal                                              |    96|
|9     |  nco                                                |nco_counter                                                   |   270|
|10    |    handle_comm                                      |nco_counter_handcomm                                          |    38|
|11    |    nco_inst1                                        |nco_counter_logic                                             |    55|
|12    |      \rom_12.rom_inst                               |nco_counter_cos_rom_a12_d16                                   |     2|
|13    |    wb_nco_inst                                      |wb_nco_counter                                                |   177|
|14    |  redpitaya_axi_wrapper00                            |redpitaya_axi_wrapper                                         |  1865|
|15    |    u0                                               |redpitaya_axi_wrapper_bd                                      |  1742|
|16    |      proc_sys_reset_0                               |redpitaya_axi_wrapper_bd_proc_sys_reset_0_0                   |    66|
|17    |        U0                                           |proc_sys_reset                                                |    66|
|18    |          EXT_LPF                                    |lpf                                                           |    23|
|19    |            \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|20    |            \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_4                                                    |     6|
|21    |          SEQ                                        |sequence_psr                                                  |    38|
|22    |            SEQ_COUNTER                              |upcnt_n                                                       |    13|
|23    |      processing_system7_0                           |redpitaya_axi_wrapper_bd_processing_system7_0_0               |   485|
|24    |        inst                                         |processing_system7_v5_5_processing_system7                    |   485|
|25    |      processing_system7_0_axi_periph                |redpitaya_axi_wrapper_bd_processing_system7_0_axi_periph_0    |  1191|
|26    |        s00_couplers                                 |s00_couplers_imp_RK5C49                                       |  1191|
|27    |          auto_pc                                    |redpitaya_axi_wrapper_bd_auto_pc_0                            |  1191|
|28    |            inst                                     |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1191|
|29    |              \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_9_b2s                             |  1191|
|30    |                \RD.ar_channel_0                     |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|31    |                  ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|32    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator_1            |   142|
|33    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd_2                  |    48|
|34    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_3                  |    89|
|35    |                \RD.r_channel_0                      |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   124|
|36    |                  rd_data_fifo_0                     |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    72|
|37    |                  transaction_fifo_0                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    38|
|38    |                SI_REG                               |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|39    |                  ar_pipe                            |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|40    |                  aw_pipe                            |axi_register_slice_v2_1_9_axic_register_slice_0               |   216|
|41    |                  b_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|42    |                  r_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|43    |                \WR.aw_channel_0                     |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   187|
|44    |                  aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    33|
|45    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|46    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|47    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|48    |                \WR.b_channel_0                      |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|49    |                  bid_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|50    |                  bresp_fifo_0                       |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|51    |  redpitaya_axi_wrapper00_axim_intercon              |redpitaya_axi_wrapper00_axim                                  |    47|
+------+-----------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.848 ; gain = 762.770 ; free physical = 2181 ; free virtual = 23267
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1644.848 ; gain = 437.098 ; free physical = 2182 ; free virtual = 23268
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1644.855 ; gain = 762.777 ; free physical = 2184 ; free virtual = 23269
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
261 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1644.855 ; gain = 666.152 ; free physical = 2187 ; free virtual = 23273
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1676.867 ; gain = 0.000 ; free physical = 2194 ; free virtual = 23280
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 17:56:42 2016...
