

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'
================================================================
* Date:           Thu Dec 29 14:56:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_177  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_MATMUL_LOOP4  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      136|    -|
|Register             |        -|     -|    49175|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49175|      192|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln251_fu_233_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln252_fu_244_p2                |         +|   0|  0|  14|           7|           7|
    |i_59_fu_223_p2                     |         +|   0|  0|  10|           3|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln249_fu_217_p2               |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  56|          25|          24|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+------+-----------+
    |                Name                | LUT| Input Size| Bits | Total Bits|
    +------------------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                           |  14|          3|     1|          3|
    |ap_done_int                         |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_58               |   9|          2|     3|          6|
    |ap_sig_allocacmp_this_p3_13_load_1  |   9|          2|  8192|      16384|
    |ap_sig_allocacmp_this_p4_13_load_1  |   9|          2|  8192|      16384|
    |i_fu_74                             |   9|          2|     3|          6|
    |this_p1_13_fu_90                    |   9|          2|  8192|      16384|
    |this_p2_7_fu_86                     |   9|          2|  8192|      16384|
    |this_p3_13_fu_82                    |   9|          2|  8192|      16384|
    |this_p4_13_fu_78                    |   9|          2|  8192|      16384|
    |this_pMem_address0                  |  14|          3|     8|         24|
    |this_pMem_we0                       |   9|          2|  1024|       2048|
    +------------------------------------+----+-----------+------+-----------+
    |Total                               | 136|         30| 50194|     100397|
    +------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                |     2|   0|     2|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |i_fu_74                                  |     3|   0|     3|          0|
    |icmp_ln249_reg_347                       |     1|   0|     1|          0|
    |this_p1_13_fu_90                         |  8192|   0|  8192|          0|
    |this_p2_7_fu_86                          |  8192|   0|  8192|          0|
    |this_p3_13_fu_82                         |  8192|   0|  8192|          0|
    |this_p3_ret_reg_361                      |  8192|   0|  8192|          0|
    |this_p4_13_fu_78                         |  8192|   0|  8192|          0|
    |this_p4_ret_reg_367                      |  8192|   0|  8192|          0|
    |this_pMem_addr_15_reg_356                |     7|   0|     8|          1|
    |this_pMem_addr_15_reg_356_pp0_iter1_reg  |     7|   0|     8|          1|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 49175|   0| 49177|          2|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------------------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|grp_dpu_unit_fu_2995_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_MATMUL_LOOP4|  return value|
|this_p1_12_reload               |   in|  8192|     ap_none|                    this_p1_12_reload|        scalar|
|this_pMem_load_23               |   in|  8192|     ap_none|                    this_pMem_load_23|        scalar|
|this_p3_12_reload               |   in|  8192|     ap_none|                    this_p3_12_reload|        scalar|
|this_p4_12_reload               |   in|  8192|     ap_none|                    this_p4_12_reload|        scalar|
|itr_cast                        |   in|     3|     ap_none|                             itr_cast|        scalar|
|this_pMem_address0              |  out|     8|   ap_memory|                            this_pMem|         array|
|this_pMem_ce0                   |  out|     1|   ap_memory|                            this_pMem|         array|
|this_pMem_we0                   |  out|  1024|   ap_memory|                            this_pMem|         array|
|this_pMem_d0                    |  out|  8192|   ap_memory|                            this_pMem|         array|
|this_pMem_q0                    |   in|  8192|   ap_memory|                            this_pMem|         array|
|this_pMem_address1              |  out|     8|   ap_memory|                            this_pMem|         array|
|this_pMem_ce1                   |  out|     1|   ap_memory|                            this_pMem|         array|
|this_pMem_q1                    |   in|  8192|   ap_memory|                            this_pMem|         array|
|this_p1_13_out                  |  out|  8192|      ap_vld|                       this_p1_13_out|       pointer|
|this_p1_13_out_ap_vld           |  out|     1|      ap_vld|                       this_p1_13_out|       pointer|
|this_p2_7_out                   |  out|  8192|      ap_vld|                        this_p2_7_out|       pointer|
|this_p2_7_out_ap_vld            |  out|     1|      ap_vld|                        this_p2_7_out|       pointer|
|this_p3_13_out                  |  out|  8192|      ap_vld|                       this_p3_13_out|       pointer|
|this_p3_13_out_ap_vld           |  out|     1|      ap_vld|                       this_p3_13_out|       pointer|
|this_p4_13_out                  |  out|  8192|      ap_vld|                       this_p4_13_out|       pointer|
|this_p4_13_out_ap_vld           |  out|     1|      ap_vld|                       this_p4_13_out|       pointer|
+--------------------------------+-----+------+------------+-------------------------------------+--------------+

