Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 23 15:07:02 2024
| Host         : dx3qOb running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35tl
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |              53 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             147 |           51 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG        | driver/sel[5]_i_1_n_0         | ecr/rstn         |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG        |                               |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG        | kf/cnt                        | ecr/rstn         |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG        | ecr/index_output[0]_i_1_n_0   | ecr/rstn         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG        | ecr/index_kill[19]_i_1_n_0    | ecr/rstn         |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG        | ecr/index_prime[19]_i_1_n_0   | ecr/rstn         |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG        | ecr/last_prime[19]_i_1_n_0    | ecr/rstn         |                8 |             20 |         2.50 |
|  cnt1/clk_o_reg_reg_0 | ecr/prime_num_reg[19]_i_1_n_0 | ecr/rstn         |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG        | ecr/w_addr[19]_i_1_n_0        | ecr/rstn         |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG        |                               | ecr/rstn         |               16 |             53 |         3.31 |
+-----------------------+-------------------------------+------------------+------------------+----------------+--------------+


