# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 3.2e-05 1024 140 1180 542720 54.6518 26.8943 817.805 837.768 1737.32 1737.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 0.001024 1024 130 400 18304 0.771456 6.83888 51.2532 58.907 58.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000512 4096 200 860 36864 6.61517 115.677 209.305 331.642 331.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.000512 1024 450 890 33280 1.44115 1.67104 28.7356 52.3993 84.318 84.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.000256 512 260 820 62976 2.88374 1.70394 31.1906 52.378 88.2975 88.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1580 0.000256 512 230 290 71424 2.2289 1.70416 11.9194 52.3666 68.3295 68.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 6.4e-05 2048 130 1310 274432 44.0324 28.332 867.225 837.812 1777.53 1777.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000256 4096 490 3140 69120 13.9814 799.218 418.927 1232.17 1232.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 3.2e-05 4096 230 7220 593664 161.938 123.243 19250 3687.96 23223.5 23223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1770 3.2e-05 512 430 420 540672 29.0624 13.3304 148.488 417.746 608.843 609.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 3.2e-05 1024 140 1180 541440 54.9327 26.964 943.926 838.187 1864.21 1864.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 0.001024 1024 130 400 18288 0.771392 7.89418 51.2577 59.9653 60.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000512 4096 200 860 36864 6.61955 133.599 209.535 349.799 349.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.000512 1024 450 890 33120 1.44179 1.6632 33.1682 52.4152 88.7622 88.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.000256 512 260 820 62784 2.88922 1.70742 36.6397 52.3877 93.7512 93.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1580 0.000256 512 230 290 71712 2.24458 1.70867 13.6758 52.5702 70.3024 70.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 6.4e-05 2048 130 1310 274176 44.2616 28.3489 988.761 838.234 1899.75 1899.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000256 4096 490 3140 69120 13.9726 924.341 419.352 1357.71 1357.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 3.2e-05 4096 230 7220 593568 162.347 123.4 22419.7 3688.78 26394.6 26394.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1770 3.2e-05 512 430 420 543744 28.8326 13.3484 170.931 417.64 630.974 631.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 3.2e-05 1024 140 1180 542720 54.6278 26.9343 987.407 837.828 1907.01 1907.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 0.001024 1024 130 400 18320 0.770368 8.28736 51.2951 60.4005 60.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000512 4096 200 860 36880 6.61622 139.03 209.49 355.183 355.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.000512 1024 450 890 33120 1.43974 1.66502 34.7388 52.3818 90.2987 90.3773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.000256 512 260 820 62080 2.88086 1.69837 37.853 52.1339 94.6933 94.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1580 0.000256 512 230 290 71360 2.22784 1.7049 14.1983 52.3333 70.5741 70.6715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 6.4e-05 2048 130 1310 273920 44.1059 28.3143 1033.79 837.877 1944.23 1944.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000256 4096 490 3140 69120 13.9837 961.798 418.981 1394.81 1394.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 3.2e-05 4096 230 7220 593600 161.617 123.282 23322.6 3684.9 27292.8 27293.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1770 3.2e-05 512 430 420 542720 29.1262 13.3805 178.483 419.157 640.364 640.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 3.2e-05 1024 140 1180 540672 54.7022 26.8963 915.636 836.587 1834.03 1834.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 0.001024 1024 130 400 18240 0.770048 7.61389 51.2142 59.6398 59.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000512 4096 200 860 36864 6.61958 129.952 209.513 346.13 346.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.000512 1024 450 890 33024 1.43565 1.66016 32.3196 52.2762 87.7651 87.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.000256 512 260 820 62208 2.89706 1.69878 35.3112 52.2339 92.2707 92.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1580 0.000256 512 230 290 71424 2.23594 1.70691 13.2884 52.4799 69.8172 69.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 6.4e-05 2048 130 1310 273408 44.0627 28.2761 963.629 836.665 1872.77 1872.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000256 4096 490 3140 69120 13.9852 894.828 419.142 1328 1328.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 3.2e-05 4096 230 7220 593664 161.524 123.221 21739.4 3705.14 25729.6 25729.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1770 3.2e-05 512 430 420 540672 28.749 13.2736 164.998 416.424 623.664 623.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 3.2e-05 1024 140 1180 540800 54.9909 26.9633 928.334 837.622 1848.12 1848.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 0.001024 1024 130 400 18300 0.774144 7.68205 51.3132 59.8116 59.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000512 4096 200 860 36800 6.61434 130.671 209.32 346.65 346.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.000512 1024 450 890 33000 1.44234 1.65773 32.6544 52.3365 88.1647 88.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.000256 512 260 820 62400 2.9016 1.70474 35.9635 52.297 92.9998 93.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1580 0.000256 512 230 290 71600 2.24797 1.71251 13.4975 52.5524 70.119 70.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 6.4e-05 2048 130 1310 273600 44.3119 28.4059 976.261 837.7 1886.82 1886.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000256 4096 490 3140 69100 13.984 904.39 419.324 1337.75 1337.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 3.2e-05 4096 230 7220 593600 162.796 123.586 21940.9 3690.56 25918.2 25918.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1770 3.2e-05 512 430 420 537600 29.1052 13.3282 166.553 416.866 626.069 626.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 3.2e-05 1024 140 1180 541184 54.6258 26.9067 955.189 836.619 1873.54 1873.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 0.001024 1024 130 400 18256 0.777984 8.03462 51.2473 60.1027 60.1517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000512 4096 200 860 36848 6.61715 134.414 209.49 350.567 350.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.000512 1024 450 890 32928 1.4336 1.65322 33.7252 52.2487 89.134 89.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.000256 512 260 820 62720 2.89859 1.70419 37.2891 52.4957 94.5188 94.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1580 0.000256 512 230 290 71680 2.23488 1.70666 13.9886 52.4845 70.521 70.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 6.4e-05 2048 130 1310 273280 44.1685 28.3076 999.606 836.61 1908.83 1908.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000256 4096 490 3140 69104 13.994 925.37 419.28 1358.69 1358.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 3.2e-05 4096 230 7220 593152 161.946 123.354 22367.2 3701.53 26354.4 26354.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1770 3.2e-05 512 430 420 544768 28.8982 13.3594 173.868 418.346 634.687 634.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 3.2e-05 1024 140 1180 537600 54.9869 26.8841 951.748 834.488 1868.31 1868.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 0.001024 1024 130 400 18240 0.773248 8.0489 51.2389 60.1038 60.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000512 4096 200 860 36840 6.60506 135.373 209.498 351.521 351.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.000512 1024 450 890 33120 1.44179 1.66502 33.9252 52.4366 89.5424 89.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.000256 512 260 820 62400 2.90429 1.70592 37.1715 52.3716 94.2866 94.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1580 0.000256 512 230 290 71040 2.24112 1.70598 13.8756 52.3652 70.295 70.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 6.4e-05 2048 130 1310 273600 44.2639 28.5716 1005.09 837.169 1915.23 1915.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000256 4096 490 3140 69120 13.9853 933.918 419.245 1367.19 1367.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 3.2e-05 4096 230 7220 593280 162.139 123.483 22610.1 3705.2 26601.3 26601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1770 3.2e-05 512 430 420 537600 29.3177 13.353 172.26 433.118 648.258 648.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 3.2e-05 1024 140 1180 540672 54.4002 26.8411 926.336 835.141 1842.92 1843.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 0.001024 1024 130 400 18176 0.771968 7.77216 51.158 59.7472 59.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000512 4096 200 860 36736 6.59878 130.755 208.974 346.373 346.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.000512 1024 450 890 33280 1.44416 1.67056 33.0471 52.4821 88.7143 88.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.000256 512 260 820 62464 2.89658 1.70394 36.038 52.4208 93.1859 93.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1580 0.000256 512 230 290 71168 2.23222 1.70547 13.4215 52.412 69.8786 69.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 6.4e-05 2048 130 1310 274432 44.0494 28.289 976.478 837.996 1886.94 1887.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000256 4096 490 3140 68992 13.9837 901.536 418.924 1334.49 1334.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 3.2e-05 4096 230 7220 593408 161.685 123.259 21838.8 3688.26 25812.3 25812.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1770 3.2e-05 512 430 420 540672 29.0447 13.3339 167.683 417.767 628.043 628.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 3.2e-05 1024 140 1180 534528 54.8821 26.7488 920.793 833.183 1835.81 1835.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 0.001024 1024 130 400 18048 0.770048 7.83987 50.0468 58.7006 58.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000512 4096 200 860 36672 6.60474 131.727 209.151 347.527 347.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.000512 1024 450 890 33024 1.44186 1.66627 33.0649 52.4431 88.6936 88.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.000256 512 260 820 61440 2.87424 1.68493 35.734 51.8226 92.2414 92.3566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1580 0.000256 512 230 290 70656 2.23088 1.69952 13.4615 52.3222 69.8154 69.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 6.4e-05 2048 130 1310 273408 44.118 28.3642 978.401 837.52 1888.55 1888.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000256 4096 490 3140 68928 13.983 911.573 418.869 1344.47 1344.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 3.2e-05 4096 230 7220 592896 161.866 123.335 22078.8 3693.29 26057.6 26057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1770 3.2e-05 512 430 420 528384 29.077 13.127 164.543 412.699 619.662 619.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 3.2e-05 1024 140 1180 537600 54.588 26.8192 994.845 832.856 1909.31 1909.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 0.001024 1024 130 400 18200 0.77856 8.53197 51.2916 60.6454 60.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000512 4096 200 860 36600 6.57446 140.862 208.637 356.118 356.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.000512 1024 450 890 32800 1.44464 1.66931 35.3346 52.4326 90.9526 91.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.000256 512 260 820 60800 2.89024 1.68563 38.3139 51.782 94.7983 94.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1580 0.000256 512 230 290 71200 2.23578 1.7072 14.5271 52.3058 70.8796 70.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 6.4e-05 2048 130 1310 273600 44.2234 28.4701 1040.6 837.354 1950.78 1950.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000256 4096 490 3140 69000 13.9835 976.597 418.99 1409.62 1409.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 3.2e-05 4096 230 7220 593600 162.498 123.535 23653 3720.97 27660.4 27660.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1770 3.2e-05 512 430 420 524800 29.4196 13.1551 174.468 425.68 642.944 643.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 3.2e-05 1024 140 1180 540672 54.3966 26.8659 1165.66 835.343 2082.46 2082.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 0.001024 1024 130 400 17920 0.761696 10.0025 49.9407 60.7495 60.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000512 4096 200 860 36608 6.59642 164.253 208.982 379.875 379.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.000512 1024 450 890 32768 1.42899 1.64371 41.2368 51.9683 96.348 96.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.000256 512 260 820 61440 2.92608 1.70736 44.9126 52.5076 102.178 102.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1580 0.000256 512 230 290 70656 2.23846 1.70646 17.0993 52.4957 73.6427 73.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 6.4e-05 2048 130 1310 272384 44.0432 28.2759 1222.35 835.628 2130.43 2130.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000256 4096 490 3140 68864 13.994 1132.11 418.477 1564.63 1564.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 3.2e-05 4096 230 7220 592896 161.761 123.802 27355.1 3699.1 31340.1 31340.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1770 3.2e-05 512 430 420 540672 29.0176 13.3272 211.342 417.867 671.771 671.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 3.2e-05 1024 140 1185 542720 54.6125 26.8925 810.581 837.748 1730.04 1730.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 0.001024 1024 130 405 18336 0.770048 6.68154 51.2761 58.7725 58.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000512 4096 200 870 36928 6.6121 115.434 209.61 331.7 331.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1670 0.000512 1024 450 885 33344 1.43635 1.6696 27.7922 52.4444 83.4141 83.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 0.000256 512 260 825 63232 2.88669 1.71021 30.9993 52.5332 88.2583 88.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1580 0.000256 512 230 285 71296 2.23642 1.70771 21.7847 52.5198 78.3493 78.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 980 6.4e-05 2048 130 1320 274432 44.0172 28.3073 920.985 837.729 1831.17 1831.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.000256 4096 490 3135 69216 13.9981 789.29 419.184 1222.52 1222.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 3.2e-05 4096 230 7230 593792 161.361 123.294 19192.6 3686.07 23163.7 23164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1770 3.2e-05 512 430 420 544768 29.0134 13.353 145.024 434.344 621.952 622.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 3.2e-05 1024 140 1185 542720 54.8239 26.9558 821.639 838.458 1742.08 1742.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 0.001024 1024 130 405 18320 0.774144 6.81939 51.2816 58.9172 58.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000512 4096 200 870 36920 6.61299 116.246 209.804 332.708 332.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.000512 1024 450 885 33280 1.44429 1.66346 28.1691 52.4766 83.8298 83.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.000256 512 260 825 63040 2.9055 1.71037 31.1533 52.5798 88.4796 88.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1580 0.000256 512 230 285 71360 2.24826 1.71277 12.3679 52.5701 69.0046 69.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 6.4e-05 2048 130 1320 274240 44.2916 28.3544 861.691 838.485 1772.96 1773.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000256 4096 490 3135 69200 13.9858 794.13 419.512 1227.67 1227.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 3.2e-05 4096 230 7230 593760 162.284 123.545 19313.7 3690.79 23290.6 23290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1770 3.2e-05 512 430 420 542720 29.2234 13.3882 146.556 422.542 611.936 612.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 3.2e-05 1024 140 1185 542208 54.5847 26.9087 814.344 836.394 1732.44 1732.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 0.001024 1024 130 405 18336 0.772192 6.82189 51.2912 58.9294 58.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000512 4096 200 870 36912 6.61101 115.45 209.621 331.725 331.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.000512 1024 450 885 33312 1.44301 1.66698 28.0809 52.4676 83.7289 83.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.000256 512 260 825 62976 2.89526 1.70611 31.3097 52.4566 88.4965 88.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1580 0.000256 512 230 285 71232 2.23331 1.70781 11.6031 52.4446 68.0903 68.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 6.4e-05 2048 130 1320 274176 44.0694 28.3141 855.354 837.438 1765.31 1765.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000256 4096 490 3135 69168 13.9865 792.264 419.033 1225.33 1225.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 3.2e-05 4096 230 7230 593664 161.881 123.37 19273.6 3706.18 23265.4 23265.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1770 3.2e-05 512 430 420 543744 29.0036 13.3589 146.137 432.104 620.818 620.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 3.2e-05 1024 140 1185 541184 54.8513 26.9388 834.485 836.241 1752.72 1752.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 0.001024 1024 130 405 18312 0.768 7.01322 51.3514 59.1747 59.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000512 4096 200 870 36904 6.62173 118.222 209.568 334.455 334.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.000512 1024 450 885 33264 1.4465 1.66707 28.937 52.4651 84.5902 84.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.000256 512 260 825 62720 2.90829 1.71005 31.9566 52.452 89.1556 89.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1580 0.000256 512 230 285 71232 2.24458 1.70806 12.0334 52.437 68.5296 68.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 6.4e-05 2048 130 1320 274176 44.2703 28.3382 879.181 837.469 1789.39 1789.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000256 4096 490 3135 69160 13.9837 806.153 418.951 1239.13 1239.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 3.2e-05 4096 230 7230 593600 162.068 123.552 19588.3 3685.22 23559.5 23559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1770 3.2e-05 512 430 420 541184 29.2163 13.3775 149.183 418.362 610.352 610.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 3.2e-05 1024 140 1185 542720 54.5937 26.8985 844.34 838.627 1764.65 1764.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 0.001024 1024 130 405 18304 0.770944 7.08794 51.3443 59.2495 59.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000512 4096 200 870 36864 6.6111 120.267 209.65 336.571 336.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.000512 1024 450 885 33280 1.43869 1.67014 29.6452 52.4539 85.2808 85.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.000256 512 260 825 62976 2.88528 1.70048 32.4662 52.4311 89.6144 89.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1580 0.000256 512 230 285 70912 2.23728 1.70173 12.322 52.4207 68.7891 68.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 6.4e-05 2048 130 1320 274432 44.0691 28.2963 900.375 838.655 1811.53 1811.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000256 4096 490 3135 69184 13.9914 816.598 419.591 1250.22 1250.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 3.2e-05 4096 230 7230 593664 161.674 123.323 19797.2 3691.62 23774.2 23774.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1770 3.2e-05 512 430 420 540672 29.057 13.3284 152.58 418.063 613.245 613.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 3.2e-05 1024 140 1185 541440 54.8589 26.9636 966.349 837.426 1885.8 1885.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 0.001024 1024 130 405 18288 0.768672 8.12086 51.2555 60.1905 60.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000512 4096 200 870 36864 6.61914 137.531 209.479 353.673 353.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.000512 1024 450 885 33264 1.44371 1.66582 34.0902 52.3651 89.6369 89.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.000256 512 260 825 62784 2.88906 1.70234 37.6024 52.3371 94.6607 94.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1580 0.000256 512 230 285 71136 2.24531 1.70918 14.0053 52.5177 70.5812 70.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 6.4e-05 2048 130 1320 274176 44.2105 28.3486 1016.05 837.466 1926.21 1926.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000256 4096 490 3135 69120 13.9887 934.176 418.888 1367.1 1367.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 3.2e-05 4096 230 7230 593568 161.996 123.491 22632.9 3688.26 26607 26607.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1770 3.2e-05 512 430 420 539136 29.1247 13.3513 172.35 417.368 632.415 632.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 3.2e-05 1024 140 1185 542720 54.5715 26.9332 947.243 837.854 1866.8 1866.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 0.001024 1024 130 405 18240 0.766144 0 51.2037 51.9782 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 3.2e-05 1024 140 1185 540672 54.6148 26.8841 1003.5 837.099 1922.3 1922.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 0.001024 1024 130 405 18240 0.765952 8.58112 51.2887 60.6792 60.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000512 4096 200 870 36864 6.61123 143.673 209.774 360.105 360.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.000512 1024 450 885 33024 1.43171 1.66093 35.5992 52.3162 91.0831 91.1693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.000256 512 260 825 62208 2.8872 1.69779 39.2546 52.2668 96.2332 96.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1580 0.000256 512 230 285 71040 2.23498 1.70938 14.7577 52.5136 71.3248 71.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 6.4e-05 2048 130 1320 273408 44.0521 28.2695 1055.15 837.243 1964.86 1964.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000256 4096 490 3135 69120 13.9824 968.094 419.228 1401.35 1401.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 3.2e-05 4096 230 7230 593664 161.076 123.311 23454.5 3691.86 27431.1 27431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1770 3.2e-05 512 430 420 540672 28.6967 13.275 180.113 416.58 638.881 639.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 3.2e-05 1024 140 1185 540800 54.9586 26.9701 996.546 837.697 1916.37 1916.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 0.001024 1024 130 405 18200 0.765472 8.52694 51.198 60.5329 60.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000512 4096 200 870 36800 6.60374 142.033 209.475 358.155 358.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.000512 1024 450 885 33000 1.44179 1.6552 35.2896 52.3389 90.7996 90.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.000256 512 260 825 62400 2.89814 1.70394 39.0453 52.2941 96.0726 96.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1580 0.000256 512 230 285 71200 2.24851 1.70861 14.6471 52.5508 71.2645 71.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 6.4e-05 2048 130 1320 273600 44.2741 28.3566 1046.91 837.806 1957.48 1957.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000256 4096 490 3135 69100 13.9906 960.485 419.191 1393.71 1393.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 3.2e-05 4096 230 7230 593600 162.302 123.75 23300.9 3706.85 27294.2 27294.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1770 3.2e-05 512 430 420 537600 29.0724 13.3225 179.41 424.485 646.502 646.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 3.2e-05 1024 140 1185 541184 54.595 26.9073 1004 837.117 1922.82 1922.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 0.001024 1024 130 405 18256 0.767392 8.39878 51.2863 60.4968 60.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000512 4096 200 870 36848 6.61456 142.526 209.776 358.959 359.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.000512 1024 450 885 32928 1.43344 1.65408 35.2236 52.2904 90.6722 90.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.000256 512 260 825 62720 2.89299 1.70576 39.1846 52.535 96.4503 96.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1580 0.000256 512 230 285 71232 2.23475 1.7095 14.7001 52.5215 71.2707 71.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 6.4e-05 2048 130 1320 273280 44.1028 28.332 1054.41 837.224 1964.21 1964.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000256 4096 490 3135 69104 13.9817 970.821 419.224 1404.07 1404.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 3.2e-05 4096 230 7230 593152 161.523 123.483 23515 3710.27 27510.6 27510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1770 3.2e-05 512 430 420 537600 29.494 13.359 179.217 418.726 641.013 641.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 3.2e-05 1024 140 1185 537600 54.9044 26.8802 980.055 835.156 1897.19 1897.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 0.001024 1024 130 405 18240 0.772704 8.30464 51.2762 60.3982 60.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000512 4096 200 870 36840 6.61366 140.869 209.796 357.322 357.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.000512 1024 450 885 33120 1.44589 1.65987 34.921 52.4796 90.5757 90.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.000256 512 260 825 62400 2.90867 1.70461 38.2845 52.4151 95.4397 95.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1580 0.000256 512 230 285 71040 2.24064 1.70685 14.3732 52.407 70.837 70.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 6.4e-05 2048 130 1320 273600 44.2204 28.3332 1038.76 837.847 1949.29 1949.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000256 4096 490 3135 69120 13.9843 959.281 419.519 1392.83 1392.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 3.2e-05 4096 230 7230 593280 162.064 123.493 23248 3708.8 27242.7 27243.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1770 3.2e-05 512 430 420 537600 29.2911 13.3515 176.134 417.785 636.776 636.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 3.2e-05 1024 140 1185 540672 54.3867 26.8406 944.653 835.758 1861.84 1861.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 0.001024 1024 130 405 18176 0.773664 7.94829 51.1998 59.9652 60.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000512 4096 200 870 36736 6.61238 134.351 209.257 350.263 350.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.000512 1024 450 885 33280 1.44381 1.67795 33.6362 52.5249 89.356 89.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.000256 512 260 825 62464 2.89939 1.7095 36.7403 52.4616 93.9405 94.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1580 0.000256 512 230 285 70656 2.2384 1.70666 13.7298 52.4491 70.2313 70.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 6.4e-05 2048 130 1320 274432 44.0255 28.2863 998.068 838.626 1909.14 1909.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000256 4096 490 3135 69120 13.9973 920.005 419.455 1353.5 1353.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 3.2e-05 4096 230 7230 593408 161.319 123.403 22263.1 3708.24 26256.4 26256.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1770 3.2e-05 512 430 420 540672 29.0178 13.3278 169.209 418.072 629.843 630.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 3.2e-05 1024 140 1185 534528 54.7842 26.7428 1091.21 832.403 2005.35 2005.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 0.001024 1024 130 405 18048 0.77024 9.40851 50.0408 60.2639 60.3143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000512 4096 200 870 36672 6.60275 156.256 209.08 371.982 372.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.000512 1024 450 885 33024 1.43677 1.66707 39.0223 52.3942 94.5937 94.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.000256 512 260 825 61440 2.87053 1.6857 42.6707 51.775 99.1336 99.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1580 0.000256 512 230 285 70656 2.23328 1.70573 16.1814 52.2795 72.5068 72.5995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 6.4e-05 2048 130 1320 273408 44.1099 28.274 1158.7 836.705 2067.92 2068.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000256 4096 490 3135 68928 13.9857 1061.74 418.382 1494.15 1494.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 3.2e-05 4096 230 7230 592896 161.517 123.539 25640.1 3689.75 29615.2 29615.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1770 3.2e-05 512 430 420 528384 29.0441 13.1277 193.61 412.288 648.279 648.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 3.2e-05 1024 140 1185 537600 54.5839 26.8124 1101.83 832.815 2016.25 2016.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 0.001024 1024 130 405 18000 0.765632 9.58464 49.9897 60.3856 60.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000512 4096 200 870 36600 6.58307 158.006 208.759 373.394 373.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.000512 1024 450 885 32800 1.44573 1.66246 38.9141 52.4314 94.527 94.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.000256 512 260 825 60800 2.89478 1.68909 42.6312 51.7822 99.1255 99.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1580 0.000256 512 230 285 70400 2.23974 1.70803 16.1467 52.305 72.5111 72.6108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 6.4e-05 2048 130 1320 273600 44.2125 28.3548 1159.2 837.391 2069.3 2069.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000256 4096 490 3135 69000 13.9856 1077.73 418.945 1510.71 1510.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 3.2e-05 4096 230 7230 593600 162.038 123.813 26188.3 3689.36 30163.9 30164.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1770 3.2e-05 512 430 420 524800 29.4306 13.1529 194.249 412.22 649.276 649.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 3.2e-05 1024 140 1185 540672 54.3928 26.8423 1006.21 836.114 1923.76 1923.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 0.001024 1024 130 405 17920 0.765952 8.44746 49.9814 59.2353 59.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000512 4096 200 870 36608 6.60528 143.221 209.312 359.183 359.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.000512 1024 450 885 32768 1.42819 1.64752 35.4002 52.0184 90.5672 90.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.000256 512 260 825 61440 2.92976 1.7047 38.9036 52.5581 96.2244 96.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1580 0.000256 512 230 285 70656 2.23933 1.70672 14.9039 52.5439 71.498 71.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 6.4e-05 2048 130 1320 272384 44.0418 28.2684 1059.19 836.419 1968.06 1968.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000256 4096 490 3135 68864 13.979 976.476 418.807 1409.3 1409.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 3.2e-05 4096 230 7230 592896 161.815 123.816 23674.8 3699.35 27660.1 27660.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1770 3.2e-05 512 430 420 540672 29.0121 13.3195 183.262 418.217 644.021 644.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 3.2e-05 1024 140 1180 542720 54.6222 26.8923 767.259 837.54 1686.52 1686.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 0.001024 1024 130 400 18368 0.784096 6.30266 51.2917 58.4225 58.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000512 4096 200 860 36928 6.61709 107.485 209.43 323.576 323.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1670 0.000512 1024 450 900 33152 1.44179 1.67219 26.7992 52.4293 82.417 82.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 0.000256 512 260 820 62976 2.89434 1.7079 29.3288 52.5204 86.5792 86.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1580 0.000256 512 230 300 71552 2.23184 1.71104 21.332 52.5075 77.8833 77.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 980 6.4e-05 2048 130 1320 273664 44.0977 28.4285 878.024 837.531 1788.22 1788.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.000256 4096 490 3140 69184 13.9922 743.371 418.867 1176.28 1176.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 3.2e-05 4096 230 7220 593792 161.553 123.235 18010.1 3685.08 21980.3 21980.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1770 3.2e-05 512 430 420 542720 29.1243 13.3516 138.489 419.083 600.266 600.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 3.2e-05 1024 140 1180 542720 54.7218 26.9604 863.177 837.573 1782.63 1782.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 0.001024 1024 130 400 18360 0.775648 7.16573 51.2875 59.2722 59.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000512 4096 200 860 36920 6.61466 121.151 209.436 337.244 337.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.000512 1024 450 900 33120 1.44352 1.66298 30.4 52.4224 86.0004 86.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.000256 512 260 820 63040 2.90314 1.70803 33.187 52.5286 90.4534 90.5646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1580 0.000256 512 230 300 71520 2.24768 1.71008 13.5128 52.5109 70.0844 70.1829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 6.4e-05 2048 130 1320 273600 44.2759 28.3997 908.738 837.594 1819.14 1819.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000256 4096 490 3140 69200 13.9931 835.164 419.125 1268.33 1268.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 3.2e-05 4096 230 7220 593760 162.501 123.452 20249.4 3686.9 24222.6 24222.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1770 3.2e-05 512 430 420 542720 29.1951 13.3836 157.493 423.092 623.386 623.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 3.2e-05 1024 140 1180 540672 54.8564 26.9123 801.194 837.207 1720.37 1720.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 0.001024 1024 130 400 18336 0.776192 6.5831 51.2994 58.7035 58.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000512 4096 200 860 36912 6.61504 112.749 209.685 329.092 329.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.000512 1024 450 900 33120 1.44349 1.66771 28.4228 52.5132 84.122 84.2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.000256 512 260 820 62976 2.89056 1.70646 30.8935 52.5071 88.1316 88.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1580 0.000256 512 230 300 71424 2.23581 1.70771 11.8847 52.4906 68.4244 68.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 6.4e-05 2048 130 1320 273408 44.1265 28.3301 845.366 838.248 1756.21 1756.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000256 4096 490 3140 69168 13.9858 777.433 419.5 1210.96 1211.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 3.2e-05 4096 230 7220 593664 161.736 123.289 18808.7 3689.29 22783.3 22783.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1770 3.2e-05 512 430 420 540672 29.2171 13.3663 145.346 418.803 606.948 607.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 3.2e-05 1024 140 1180 541184 54.7829 26.9435 815.257 837.015 1734.19 1734.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 0.001024 1024 130 400 18312 0.776672 6.85539 51.2684 58.9451 58.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000512 4096 200 860 36904 6.61498 114.711 209.631 331.003 331.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.000512 1024 450 900 33152 1.44589 1.66883 29.1311 52.5109 84.8308 84.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.000256 512 260 820 62720 2.90838 1.70906 31.707 52.5025 88.9609 89.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1580 0.000256 512 230 300 71456 2.24182 1.70803 12.3891 52.4837 68.9247 69.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 6.4e-05 2048 130 1320 273280 44.3051 28.3677 860.552 838.248 1771.61 1771.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000256 4096 490 3140 69160 13.9851 788.614 419.382 1222.03 1222.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 3.2e-05 4096 230 7220 593600 162.233 123.394 19079.8 3702.89 23068.7 23069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1770 3.2e-05 512 430 420 541184 29.2229 13.3731 148.235 418.593 609.638 609.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 3.2e-05 1024 140 1180 542720 54.5898 26.9038 814.492 838.413 1734.6 1734.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 0.001024 1024 130 400 18304 0.772096 6.81488 51.2681 58.896 58.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000512 4096 200 860 36864 6.61523 115.04 209.471 331.172 331.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.000512 1024 450 900 33024 1.44058 1.66797 29.168 52.4394 84.7889 84.8742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.000256 512 260 820 62464 2.90195 1.70189 31.1572 52.4166 88.3051 88.4203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1580 0.000256 512 230 300 71168 2.23334 1.70598 12.4429 52.4099 68.898 68.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 6.4e-05 2048 130 1320 273408 44.1306 28.3652 872.531 838.458 1783.62 1783.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000256 4096 490 3140 69120 13.9852 791.738 419.221 1224.99 1225.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 3.2e-05 4096 230 7220 593664 161.817 123.226 19135.8 3708.02 23129.2 23129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1770 3.2e-05 512 430 420 540672 29.0469 13.3311 149.494 430.805 622.892 623.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 3.2e-05 1024 140 1180 541440 54.8199 26.9604 1013.21 837.612 1932.8 1932.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 0.001024 1024 130 400 18288 0.770784 8.43216 51.2456 60.4936 60.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000512 4096 200 860 36864 6.61094 142.264 209.389 358.306 358.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.000512 1024 450 900 32976 1.43939 1.65942 36.358 52.372 91.9012 91.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.000256 512 260 820 62784 2.88957 1.7057 39.653 52.3503 96.7227 96.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1580 0.000256 512 230 300 71424 2.24429 1.71213 15.3567 52.532 71.9519 72.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 6.4e-05 2048 130 1320 273600 44.2111 28.3453 1067.43 837.642 1977.77 1977.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000256 4096 490 3140 69120 13.9819 977.938 419.019 1410.98 1411.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 3.2e-05 4096 230 7220 593568 162.164 123.391 23618.2 3686.83 27590.9 27591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1770 3.2e-05 512 430 420 539136 29.1035 13.3515 183.325 417.346 643.34 643.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 3.2e-05 1024 140 1180 539136 54.511 26.8926 704.704 834.354 1620.66 1620.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 0.001024 1024 130 400 18144 0.774592 6.01907 50.0841 56.922 56.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000512 4096 200 860 36720 6.60378 99.2479 208.941 314.836 314.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.000512 1024 450 900 32832 1.44198 1.67117 25.4791 52.4588 81.1241 81.2104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.000256 512 260 820 62208 2.87277 1.69162 27.6958 51.9955 84.385 84.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1580 0.000256 512 230 300 70848 2.23891 1.70592 10.7827 52.368 67.2025 67.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 6.4e-05 2048 130 1320 273024 44.1536 28.3525 739.867 837.569 1650.08 1650.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000256 4096 490 3140 68976 13.9837 679.045 418.533 1111.61 1111.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 3.2e-05 4096 230 7220 593280 161.484 123.273 16348.6 3699.8 20333.5 20333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1770 3.2e-05 512 430 420 534528 28.8714 13.2029 127.242 414.375 583.917 584.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 3.2e-05 1024 140 1180 542720 54.5298 26.9427 975.76 838.452 1895.88 1896.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 0.001024 1024 130 400 18320 0.771744 8.24115 51.3127 60.3685 60.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000512 4096 200 860 36880 6.61504 136.834 209.645 353.136 353.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.000512 1024 450 900 32960 1.4415 1.66502 34.8536 52.42 90.4485 90.5379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.000256 512 260 820 62080 2.88208 1.69984 37.6723 52.1687 94.5537 94.6665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1580 0.000256 512 230 300 71040 2.2311 1.70189 14.6792 52.3822 71.0976 71.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 6.4e-05 2048 130 1320 273280 44.1372 28.3506 1027.7 838.499 1938.82 1938.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000256 4096 490 3140 69120 13.9819 945.518 419.219 1378.76 1378.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 3.2e-05 4096 230 7220 593280 161.774 123.402 22964.4 3710.33 26960.2 26960.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1770 3.2e-05 512 430 420 542720 29.0815 13.3721 177.944 419.445 640.056 640.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 3.2e-05 1024 140 1180 542720 54.4108 27.3766 685.037 838.727 1605.75 1605.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 0.001024 1024 130 400 18240 0.777504 5.77126 51.32 57.9105 57.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000512 4096 200 860 36800 6.61075 96.2591 209.684 312.599 312.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.000512 1024 450 900 32640 1.43302 1.66387 24.4068 52.3184 79.8956 79.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.000256 512 260 820 61440 2.86605 1.6855 26.4597 51.8098 82.952 83.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1580 0.000256 512 230 300 70400 2.22659 1.6953 10.4023 52.2236 66.6578 66.7546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 6.4e-05 2048 130 1320 272640 44.1389 28.2952 715.185 838.888 1626.64 1626.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000256 4096 490 3140 68960 13.9789 658.104 418.872 1091 1091.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 3.2e-05 4096 230 7220 593280 161.676 123.29 15943.9 3693.18 19922.4 19922.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1770 3.2e-05 512 430 420 542720 29.0412 13.3615 125.214 419.564 587.397 587.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 3.2e-05 1024 140 1180 540672 54.5855 26.974 910.88 837.186 1829.82 1829.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 0.001024 1024 130 400 18240 0.770208 7.56499 51.2282 59.6062 59.6562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000512 4096 200 860 36864 6.6144 129.493 209.666 345.817 345.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.000512 1024 450 900 32832 1.43258 1.66246 32.6631 52.3172 88.1482 88.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.000256 512 260 820 62208 2.88298 1.69984 35.4312 52.2682 92.4116 92.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1580 0.000256 512 230 300 71424 2.23248 1.70592 13.8117 52.5238 70.3772 70.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 6.4e-05 2048 130 1320 272640 44.1216 28.2849 959.594 837.271 1869.4 1869.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000256 4096 490 3140 69120 13.9899 890.625 419.343 1324 1324.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 3.2e-05 4096 230 7220 593664 161.36 123.238 21575.3 3708.95 25569.2 25569.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1770 3.2e-05 512 430 420 534528 29.2195 13.2792 164.562 416.736 624.013 624.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 3.2e-05 1024 140 1180 534528 54.8163 26.8494 645.744 832.496 1560.1 1560.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 0.001024 1024 130 400 18048 0.772096 5.43453 50.0184 56.2677 56.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000512 4096 200 860 36672 6.59946 92.4343 208.979 308.054 308.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.000512 1024 450 900 32640 1.43994 1.66886 23.3804 52.4005 78.9643 79.0508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.000256 512 260 820 61440 2.86925 1.6855 25.3811 51.7784 81.8407 81.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1580 0.000256 512 230 300 70656 2.23376 1.70189 10.0094 52.2802 66.328 66.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 6.4e-05 2048 130 1320 271872 44.1823 28.2788 682.818 836.824 1592.24 1592.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000256 4096 490 3140 68928 13.9724 631.613 418.479 1064.11 1064.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 3.2e-05 4096 230 7220 592896 161.702 123.29 15287.5 3690.34 19263.1 19263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1770 3.2e-05 512 430 420 528384 29.0485 13.1281 116.808 412.398 571.595 571.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 3.2e-05 1024 140 1180 540800 54.9178 26.972 953.399 837.584 1873.07 1873.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 0.001024 1024 130 400 18300 0.769728 7.86022 51.3106 59.9853 60.0341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000512 4096 200 860 36800 6.61331 134.15 209.323 350.129 350.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.000512 1024 450 900 33000 1.44582 1.65862 34.3202 52.3353 89.8331 89.9236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.000256 512 260 820 62400 2.89974 1.70592 37.1357 52.2895 94.1557 94.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1580 0.000256 512 230 300 71200 2.25123 1.71328 14.467 52.5474 71.0802 71.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 6.4e-05 2048 130 1320 272800 44.3431 28.4389 1005.73 837.674 1916.32 1916.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000256 4096 490 3140 69100 13.9776 924.199 419.363 1357.59 1357.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 3.2e-05 4096 230 7220 593600 162.606 123.605 22349.5 3693.79 26329.8 26330.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1770 3.2e-05 512 430 420 537600 29.0723 13.3263 173.04 416.749 632.398 632.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 3.2e-05 1024 140 1180 537600 54.5632 26.9412 669.751 832.838 1584.29 1584.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 0.001024 1024 130 400 18200 0.777856 5.62944 51.2934 57.7419 57.7921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000512 4096 200 860 36600 6.57946 94.165 208.633 309.419 309.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.000512 1024 450 900 32800 1.44307 1.66298 24.2323 52.4291 79.8375 79.9235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.000256 512 260 820 60800 2.89757 1.69165 25.8332 51.7834 82.3302 82.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1580 0.000256 512 230 300 70400 2.23766 1.70493 10.2494 52.3061 66.5999 66.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 6.4e-05 2048 130 1320 272000 44.3594 28.4052 704.76 837.358 1615.02 1615.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000256 4096 490 3140 69000 13.9816 647.887 418.901 1080.82 1080.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 3.2e-05 4096 230 7220 593600 162.428 123.511 15635.8 3694.62 19616.7 19617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1770 3.2e-05 512 430 420 524800 29.4255 13.1613 119.306 425.525 587.631 587.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 3.2e-05 1024 140 1180 541184 54.5741 26.9176 1216.75 836.619 2135.06 2135.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 0.001024 1024 130 400 18256 0.777792 10.4918 51.26 62.5722 62.6225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000512 4096 200 860 36848 6.62118 171.289 209.52 387.474 387.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.000512 1024 450 900 32928 1.4345 1.65242 43.8391 52.2572 99.2554 99.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.000256 512 260 820 62720 2.89779 1.70794 47.8602 52.504 105.101 105.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1580 0.000256 512 230 300 71232 2.23683 1.70765 18.5995 52.4889 75.14 75.2371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 6.4e-05 2048 130 1320 272384 44.2097 28.3579 1279.32 836.742 2188.77 2188.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000256 4096 490 3140 69104 13.994 1175.38 419.053 1608.48 1608.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 3.2e-05 4096 230 7220 593152 161.789 123.406 28275.8 3688.68 32250 32250.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1770 3.2e-05 512 430 420 537600 29.4755 13.3588 220.704 418.405 682.155 682.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 3.2e-05 1024 140 1180 537600 55.0425 27.3469 788.982 837.371 1708.93 1709.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 0.001024 1024 130 400 18144 0.774144 6.92838 51.2701 59.0147 59.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000512 4096 200 860 36736 6.61818 112.154 209.666 328.479 328.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.000512 1024 450 900 32704 1.43046 1.64659 28.4517 52.14 83.7398 83.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.000256 512 260 820 60928 2.8945 1.69395 30.7011 52.0141 87.4329 87.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1580 0.000256 512 230 300 69888 2.22234 1.69325 12.0738 52.0051 68.0986 68.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 6.4e-05 2048 130 1320 272384 44.1165 28.2645 831.972 837.618 1742.1 1742.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000256 4096 490 3140 68992 13.9876 769.908 419.345 1203.29 1203.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 3.2e-05 4096 230 7220 593152 161.446 123.424 18642.5 3712.32 22640 22640.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1770 3.2e-05 512 430 420 530432 29.0516 13.1627 143.978 414.026 600.433 600.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 3.2e-05 1024 140 1180 537600 54.9087 26.8779 1157.17 842.645 2081.8 2081.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 0.001024 1024 130 400 18240 0.775744 10.0762 51.4826 62.378 62.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000512 4096 200 860 36840 6.61914 164.098 211.548 382.307 382.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.000512 1024 450 900 32880 1.44131 1.66336 41.8754 52.9452 97.9961 98.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.000256 512 260 820 62400 2.9009 1.7079 45.7439 52.8858 103.362 103.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1580 0.000256 512 230 300 71040 2.24163 1.70944 17.7786 52.8733 74.7117 74.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 6.4e-05 2048 130 1320 272640 44.3155 28.3879 1226.5 845.357 2144.7 2144.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000256 4096 490 3140 69120 13.9964 1133.21 423.23 1570.49 1570.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 3.2e-05 4096 230 7220 593280 161.943 123.49 27335.1 3722.56 31343.4 31343.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1770 3.2e-05 512 430 420 537600 29.2998 13.3468 212.9 421.414 677.179 677.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 3.2e-05 1024 140 1180 537600 54.8508 26.8625 784.871 835.321 1702.1 1702.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 0.001024 1024 130 400 18000 0.76816 6.64371 50.0429 57.5009 57.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000512 4096 200 860 36720 6.61466 111.391 209.666 327.713 327.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.000512 1024 450 900 32160 1.42864 1.64224 27.9196 51.9934 83.056 83.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.000256 512 260 820 61440 2.87258 1.68883 30.5877 51.8541 87.1296 87.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1580 0.000256 512 230 300 71040 2.23594 1.70624 12.2171 52.4885 68.7559 68.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 6.4e-05 2048 130 1320 270720 44.1917 28.3541 824.616 835.601 1732.9 1733.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000256 4096 490 3140 68880 13.9812 761.793 418.827 1194.65 1194.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 3.2e-05 4096 230 7220 592320 161.665 123.658 18343.8 3693.89 22323.3 22323.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1770 3.2e-05 512 430 420 522240 29.5364 13.1349 139.07 412.674 594.625 594.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 3.2e-05 1024 140 1180 540672 54.3792 27.0008 1125.01 835.273 2041.87 2042.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 0.001024 1024 130 400 18176 0.768 9.73005 51.1644 61.7086 61.7589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000512 4096 200 860 36736 6.59654 158.828 208.966 374.436 374.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.000512 1024 450 900 33024 1.44179 1.67642 40.7622 52.4825 96.436 96.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.000256 512 260 820 62464 2.89382 1.70685 44.49 52.4207 101.64 101.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1580 0.000256 512 230 300 71168 2.23104 1.70602 17.3306 52.4063 73.7836 73.8811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 6.4e-05 2048 130 1320 273408 44.1188 28.3202 1193.51 838 2104.09 2104.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000256 4096 490 3140 68992 13.9775 1101.26 418.472 1533.75 1533.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 3.2e-05 4096 230 7220 593408 161.552 123.281 26640.6 3694.25 30620 30620.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1770 3.2e-05 512 430 420 540672 28.9958 13.3289 207.1 417.768 667.415 667.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 3.2e-05 1024 140 1180 540672 54.4161 26.8364 759.659 836.12 1677.23 1677.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 0.001024 1024 130 400 17920 0.762048 6.34528 49.9634 57.1146 57.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000512 4096 200 860 36608 6.60029 107.642 209.171 323.459 323.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.000512 1024 450 900 32256 1.42934 1.64803 27.0551 52.0198 82.2227 82.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.000256 512 260 820 61440 2.9239 1.70582 29.4371 52.5601 86.7567 86.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1580 0.000256 512 230 300 70656 2.24096 1.70797 11.7559 52.5475 68.3597 68.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 6.4e-05 2048 130 1320 272384 44.0301 28.2713 800.316 836.411 1709.16 1709.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000256 4096 490 3140 68864 13.9836 735.472 418.867 1168.37 1168.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 3.2e-05 4096 230 7220 592896 161.738 123.848 17755.8 3698.88 21740.6 21740.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1770 3.2e-05 512 430 420 540672 29.0237 13.3285 138.982 418.325 599.871 600.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 3.2e-05 1024 140 1180 534528 54.8268 26.904 968.923 832.29 1883.14 1883.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 0.001024 1024 130 400 18048 0.770048 8.32461 50.018 59.1554 59.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000512 4096 200 860 36672 6.60125 139.18 208.925 354.75 354.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.000512 1024 450 900 32640 1.44026 1.66922 34.943 52.3923 90.5163 90.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.000256 512 260 820 61440 2.86765 1.68525 37.9809 51.764 94.4258 94.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1580 0.000256 512 230 300 70656 2.23424 1.70339 15.0306 52.2652 71.3404 71.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 6.4e-05 2048 130 1320 271872 44.194 28.3034 1040.55 836.608 1949.79 1949.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000256 4096 490 3140 68928 13.9756 963.922 418.385 1396.33 1396.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 3.2e-05 4096 230 7220 592896 161.878 123.305 23257 3689.8 27232.3 27232.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1770 3.2e-05 512 430 420 528384 29.0353 13.1266 175.171 412.261 629.809 629.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 3.2e-05 1024 140 1180 528384 54.4038 26.4639 679.781 825.192 1586.04 1586.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 0.001024 1024 130 400 17664 0.762752 5.64685 49.7908 56.2433 56.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000512 4096 200 860 36480 6.59907 97.6572 209.15 313.449 313.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.000512 1024 450 900 32256 1.43283 1.65078 24.6068 52.1809 79.9452 80.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.000256 512 260 820 61440 2.88147 1.6896 27.0936 51.9455 83.7355 83.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1580 0.000256 512 230 300 69120 2.2273 1.6896 10.3506 51.9377 66.3075 66.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 6.4e-05 2048 130 1320 270336 44.1394 28.2735 724.105 833.908 1630.56 1630.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000256 4096 490 3140 68736 13.9817 666.714 418.83 1099.57 1099.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 3.2e-05 4096 230 7220 591360 162.017 124.111 16097.5 3719.79 20103.7 20104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1770 3.2e-05 512 430 420 516096 30.0078 13.1318 121.018 412.799 577.174 577.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 3.2e-05 1024 140 1180 537600 54.5669 26.8127 1020.62 833.532 1935.73 1935.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 0.001024 1024 130 400 18200 0.774144 8.56333 51.3147 60.6961 60.7457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000512 4096 200 860 36600 6.57818 144.429 208.808 359.859 359.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.000512 1024 450 900 32800 1.44595 1.6655 36.7845 52.474 92.4448 92.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.000256 512 260 820 60800 2.89226 1.68653 39.4835 51.8278 96.0196 96.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1580 0.000256 512 230 300 70400 2.24237 1.712 15.5517 52.3519 71.9632 72.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 6.4e-05 2048 130 1320 272000 44.368 28.3314 1071.87 838.066 1982.77 1982.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000256 4096 490 3140 69000 13.9845 992.567 419.365 1425.96 1426.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 3.2e-05 4096 230 7220 593600 162.358 123.508 23773.6 3692.59 27752.4 27752.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1770 3.2e-05 512 430 420 524800 29.4314 13.1604 180.716 412.713 636.233 636.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 3.2e-05 1024 140 1180 524800 54.7675 26.4909 716.272 824.531 1622.26 1622.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 0.001024 1024 130 400 18000 0.775776 6.32218 51.29 58.4353 58.4831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000512 4096 200 860 36400 6.58166 103.496 208.629 318.748 318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.000512 1024 450 900 32000 1.43114 1.64851 25.6369 52.1609 80.9491 81.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.000256 512 260 820 60800 2.89802 1.69158 28.5425 51.9166 85.1753 85.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1580 0.000256 512 230 300 68800 2.23254 1.69574 10.8304 51.9067 66.7716 66.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 6.4e-05 2048 130 1320 268800 44.328 28.283 747.976 833.591 1654.31 1654.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000256 4096 490 3140 68800 13.994 713.394 418.9 1146.34 1146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 3.2e-05 4096 230 7220 592000 162.003 124.198 17259.5 3716.18 21262.2 21262.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1770 3.2e-05 512 430 420 512000 30.332 13.1441 126.14 412.465 582.292 582.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 3.2e-05 1024 140 1176 541696 54.6976 26.8995 755.419 837.9 1675.11 1675.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 0.001024 1024 130 408 18336 0.770048 6.3592 51.2841 58.4563 58.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000512 4096 200 864 36928 6.62739 106.869 209.575 323.115 323.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1670 0.000512 1024 450 888 33088 1.43974 1.67117 26.3261 52.4537 81.962 82.0371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 0.000256 512 260 840 62976 2.89165 1.7071 29.6103 52.5364 86.8709 86.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1580 0.000256 512 230 288 71040 2.23674 1.70541 11.7106 52.5274 68.2892 68.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 980 6.4e-05 2048 130 1320 274432 44.0305 28.2993 863.558 837.914 1773.93 1774.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.000256 4096 490 3144 69184 13.9878 735.336 419.115 1168.48 1168.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 3.2e-05 4096 230 7224 593536 161.856 123.283 17852.2 3708.88 21846.5 21846.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1770 3.2e-05 512 430 432 544768 28.972 13.3521 139.663 419.262 601.462 601.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 3.2e-05 1024 140 1176 541440 54.936 26.9578 802.064 837.763 1721.92 1722.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 0.001024 1024 130 408 18320 0.772832 6.67027 51.2719 58.7593 58.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000512 4096 200 864 36920 6.62643 113.134 209.541 329.344 329.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.000512 1024 450 888 33040 1.44656 1.66464 28.0764 52.4329 83.6934 83.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.000256 512 260 840 63040 2.90061 1.71453 31.6687 52.5405 88.9563 89.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1580 0.000256 512 230 288 71040 2.24624 1.71075 11.6438 52.5225 68.2304 68.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 6.4e-05 2048 130 1320 274240 44.2373 28.4013 843.689 837.776 1754.24 1754.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000256 4096 490 3144 69160 13.9855 776.863 419.086 1209.98 1210.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 3.2e-05 4096 230 7224 593600 162.382 123.55 18770.4 3706.51 22763.2 22763.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1770 3.2e-05 512 430 432 542720 29.2078 13.3877 147.463 419.126 609.399 609.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 3.2e-05 1024 140 1176 540672 54.7789 26.9176 791.224 837.132 1710.25 1710.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 0.001024 1024 130 408 18336 0.780288 6.78032 51.327 58.9315 58.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000512 4096 200 864 36912 6.62752 112.248 209.723 328.64 328.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.000512 1024 450 888 33120 1.44278 1.66963 28.0618 52.5077 83.7556 83.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.000256 512 260 840 62592 2.89843 1.70819 31.3608 52.4981 88.5992 88.7112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1580 0.000256 512 230 288 70848 2.2384 1.70784 11.5892 52.489 68.1271 68.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 6.4e-05 2048 130 1320 274176 44.066 28.3196 830.708 838.18 1741.4 1741.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000256 4096 490 3144 69168 13.9837 765.694 419.525 1199.25 1199.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 3.2e-05 4096 230 7224 593472 161.899 123.334 18487.7 3690.97 22464.2 22464.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1770 3.2e-05 512 430 432 543744 28.9595 13.3591 146.834 418.86 608.234 608.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 3.2e-05 1024 140 1176 540672 54.6274 26.878 511.704 837.281 1430.69 1430.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 0.001024 1024 130 408 18240 0.774592 4.42589 51.2619 56.5062 56.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000512 4096 200 864 36864 6.62237 71.9872 209.754 288.407 288.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.000512 1024 450 888 32832 1.4336 1.66115 18.1228 52.3226 73.61 73.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.000256 512 260 840 62208 2.88461 1.70042 20.3561 52.275 77.3442 77.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1580 0.000256 512 230 288 70656 2.23491 1.70765 8.51427 52.5233 65.0876 65.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 6.4e-05 2048 130 1320 273408 44.0508 28.267 534.439 837.34 1444.23 1444.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000256 4096 490 3144 69120 13.9837 492.785 419.444 926.257 926.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 3.2e-05 4096 230 7224 593280 161.454 137.305 11961.2 3713.32 15973.6 15973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1770 3.2e-05 512 430 432 540672 28.7364 13.2752 95.1356 416.771 554.138 554.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 3.2e-05 1024 140 1176 539392 55.0278 26.9271 906.624 836.427 1825.21 1825.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 0.001024 1024 130 408 18312 0.776928 7.89914 51.2768 59.9956 60.0458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000512 4096 200 864 36904 6.61958 129.464 209.543 345.67 345.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.000512 1024 450 888 33040 1.44483 1.66896 32.5554 52.4748 88.2146 88.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.000256 512 260 840 62720 2.90214 1.70925 36.5826 52.4614 93.7848 93.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1580 0.000256 512 230 288 71008 2.24461 1.70746 13.5373 52.4498 70.0456 70.1415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 6.4e-05 2048 130 1320 274176 44.1876 28.367 958.171 837.634 1868.49 1868.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000256 4096 490 3144 69160 13.982 887.66 419.105 1320.79 1320.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 3.2e-05 4096 230 7224 593376 162.208 123.532 21447 3690.86 25423.9 25424.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1770 3.2e-05 512 430 432 541184 29.1832 13.3755 168.831 418.407 630.012 630.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 3.2e-05 1024 140 1176 537600 55.1284 26.9126 575.44 836.507 1494.18 1494.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 0.001024 1024 130 408 18256 0.775584 4.98688 51.2751 57.08 57.1274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000512 4096 200 864 36848 6.62317 81.6184 209.539 297.822 297.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.000512 1024 450 888 32704 1.43386 1.65514 20.5615 52.2448 75.9672 76.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.000256 512 260 840 62720 2.89594 1.71021 23.3268 52.495 80.555 80.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1580 0.000256 512 230 288 70784 2.24144 1.70749 8.74957 52.4845 65.2824 65.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 6.4e-05 2048 130 1320 273280 44.0929 28.3085 607.447 836.62 1516.6 1516.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000256 4096 490 3144 69104 13.9878 557.604 419.045 990.682 990.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 3.2e-05 4096 230 7224 593152 161.456 123.464 13491.7 3707.35 17484.2 17484.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1770 3.2e-05 512 430 432 537600 29.4638 13.3586 106.42 418.443 567.896 568.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 3.2e-05 1024 140 1176 540672 54.791 26.8997 867.332 838.5 1787.72 1787.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 0.001024 1024 130 408 18304 0.770048 7.56019 51.3039 59.6749 59.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000512 4096 200 864 36864 6.61571 124.021 209.544 340.224 340.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.000512 1024 450 888 33024 1.4377 1.6679 31.3917 52.4412 87.0124 87.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.000256 512 260 840 62464 2.89338 1.7031 34.564 52.4245 91.7093 91.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1580 0.000256 512 230 288 70656 2.23443 1.70224 13.1069 52.4116 69.559 69.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 6.4e-05 2048 130 1320 274432 43.9906 28.314 936.004 838.534 1846.97 1847.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000256 4096 490 3144 69120 13.9776 844.705 419.349 1278.08 1278.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 3.2e-05 4096 230 7224 593408 161.904 123.324 20504 3712.68 24502.2 24502.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1770 3.2e-05 512 430 432 540672 29.0067 13.3247 161.128 418.081 621.759 621.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 3.2e-05 1024 140 1176 536576 54.9494 26.8572 569.352 835.945 1487.3 1487.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 0.001024 1024 130 408 18176 0.780288 4.97501 51.2162 57.0139 57.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000512 4096 200 864 36736 6.60406 81.3477 209.209 297.206 297.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.000512 1024 450 888 33024 1.44592 1.67184 20.9187 52.5283 76.6374 76.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.000256 512 260 840 62464 2.90038 1.70451 22.9313 52.4721 80.1376 80.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1580 0.000256 512 230 288 70656 2.23949 1.71014 8.92928 52.4648 65.4514 65.5462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 6.4e-05 2048 130 1320 274432 44.0065 28.3086 619.573 838.716 1530.74 1530.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000256 4096 490 3144 68992 13.9795 554.32 418.887 987.232 987.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 3.2e-05 4096 230 7224 592896 161.769 123.563 13343.8 3696.3 17325.8 17326.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1770 3.2e-05 512 430 432 540672 29.0211 13.3251 108.6 418.022 569.183 569.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 3.2e-05 1024 140 1176 541440 54.8452 26.9588 971.764 838.182 1891.95 1892.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 0.001024 1024 130 408 18288 0.768896 8.23117 51.2881 60.3319 60.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000512 4096 200 864 36864 6.61802 137.261 209.59 353.513 353.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.000512 1024 450 888 32976 1.44083 1.65888 34.483 52.4117 90.0622 90.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.000256 512 260 840 62208 2.90035 1.70598 38.4736 52.3838 95.5912 95.7056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1580 0.000256 512 230 288 70848 2.25174 1.71139 14.2588 52.564 70.8942 70.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 6.4e-05 2048 130 1320 274176 44.1664 28.3428 1021.57 838.214 1932.43 1932.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000256 4096 490 3144 69120 13.9812 942.321 419.355 1375.7 1375.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 3.2e-05 4096 230 7224 593280 162.166 123.607 22784.9 3709.51 26780.5 26780.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1770 3.2e-05 512 430 432 539136 29.0958 13.3543 178.022 417.634 638.317 638.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 3.2e-05 1024 140 1176 539136 54.5288 26.8557 678.646 835.097 1595.33 1595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 0.001024 1024 130 408 18144 0.774592 5.73699 51.1897 57.7459 57.7975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000512 4096 200 864 36720 6.60358 96.3172 209.181 312.146 312.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.000512 1024 450 888 32832 1.44202 1.66269 24.218 52.5039 79.9007 79.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.000256 512 260 840 61056 2.89418 1.69382 26.7432 52.0404 83.4985 83.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1580 0.000256 512 230 288 70272 2.23824 1.70189 10.0641 52.4181 66.5332 66.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 6.4e-05 2048 130 1320 274176 44.0283 28.3312 712.442 838.342 1623.28 1623.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000256 4096 490 3144 68976 13.9816 657.304 418.843 1090.17 1090.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 3.2e-05 4096 230 7224 592704 161.781 123.648 15895.5 3694.2 19875.5 19875.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1770 3.2e-05 512 430 432 534528 28.8687 13.2014 124.051 414.641 580.981 581.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 3.2e-05 1024 140 1176 540160 54.9273 27.0279 917.503 838.632 1838.29 1838.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 0.001024 1024 130 408 18240 0.769344 7.75782 51.2392 59.8097 59.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000512 4096 200 864 36880 6.61958 130.23 209.749 346.642 346.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.000512 1024 450 888 32960 1.44067 1.66682 32.8315 52.4271 88.4376 88.5248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.000256 512 260 840 62080 2.8823 1.69984 36.5068 52.1854 93.4046 93.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1580 0.000256 512 230 288 70720 2.22877 1.70419 13.5086 52.3904 69.9398 70.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 6.4e-05 2048 130 1320 273920 44.0987 28.3109 967.998 838.695 1879.24 1879.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000256 4096 490 3144 69120 13.9844 894.323 419.412 1327.77 1327.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 3.2e-05 4096 230 7224 593280 161.791 123.392 21696.6 3691.84 25674 25674.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1770 3.2e-05 512 430 432 542720 29.0976 13.3811 171.181 419.409 633.284 633.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 3.2e-05 1024 140 1176 537600 55.0173 26.9051 656.954 837.929 1577 1577.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 0.001024 1024 130 408 18080 0.769632 5.64342 50.0542 56.5101 56.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000512 4096 200 864 36800 6.62131 93.9786 209.543 310.188 310.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.000512 1024 450 888 32640 1.4377 1.66352 23.4713 52.2684 78.917 79.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.000256 512 260 840 61440 2.86512 1.68563 26.1824 51.7574 82.6218 82.7354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1580 0.000256 512 230 288 70400 2.22336 1.69779 9.8313 52.1712 66.0338 66.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 6.4e-05 2048 130 1320 273920 43.9965 28.37 692.496 838.087 1603.08 1603.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000256 4096 490 3144 68960 13.9765 637.461 418.532 1070.01 1070.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 3.2e-05 4096 230 7224 593280 161.548 123.296 15415.7 3708.61 19409.5 19409.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1770 3.2e-05 512 430 432 542720 29.0334 13.3589 122.82 419.252 584.677 584.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 3.2e-05 1024 140 1176 540672 54.5764 26.8757 1185.72 837.274 2104.64 2104.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 0.001024 1024 130 408 18240 0.771776 10.2545 51.2635 62.3325 62.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000512 4096 200 864 36864 6.62454 166.807 209.747 383.219 383.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.000512 1024 450 888 32832 1.4336 1.66234 42.1254 52.3178 97.6104 97.6954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.000256 512 260 840 62208 2.87744 1.69779 47.1349 52.2772 104.114 104.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1580 0.000256 512 230 288 70656 2.2375 1.70637 17.4645 52.5254 74.0399 74.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 6.4e-05 2048 130 1320 273408 44.0259 28.279 1239.4 837.337 2149.18 2149.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000256 4096 490 3144 69120 13.9884 1140.77 419.447 1574.25 1574.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 3.2e-05 4096 230 7224 593280 161.364 123.438 27365.7 3713.19 31364 31364.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1770 3.2e-05 512 430 432 540672 28.6978 13.2731 217.393 416.669 676.247 676.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 3.2e-05 1024 140 1176 534528 54.8193 26.7436 746.953 833.188 1661.9 1662.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 0.001024 1024 130 408 18048 0.763904 6.67376 50.0772 57.5574 57.6089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000512 4096 200 864 36672 6.59888 106.973 209.277 322.892 322.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.000512 1024 450 888 32640 1.43821 1.66938 26.7477 52.4422 82.3709 82.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.000256 512 260 840 61440 2.87117 1.68406 30.3487 51.8282 86.8585 86.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1580 0.000256 512 230 288 69888 2.24019 1.7023 11.3561 52.3254 67.7294 67.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 6.4e-05 2048 130 1320 273408 44.0564 28.2908 789.421 837.519 1699.42 1699.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000256 4096 490 3144 68928 13.9767 733.141 418.886 1166.05 1166.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 3.2e-05 4096 230 7224 592896 161.407 123.585 17828.4 3693.14 21806.8 21807.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1770 3.2e-05 512 430 432 528384 29.0424 13.126 139.324 412.625 594.325 594.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 3.2e-05 1024 140 1176 540800 54.8994 26.973 1160.69 836.985 2079.76 2079.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 0.001024 1024 130 408 18200 0.772704 10.2031 51.1859 62.2055 62.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000512 4096 200 864 36800 6.60608 163.711 209.219 379.581 379.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.000512 1024 450 888 32800 1.44483 1.65987 41.1645 52.2978 96.6387 96.7255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.000256 512 260 840 62400 2.89946 1.70624 46.7074 52.2531 103.695 103.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1580 0.000256 512 230 288 70800 2.25437 1.71008 17.2896 52.5869 73.9451 74.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 6.4e-05 2048 130 1320 273600 44.2978 28.3712 1219.38 837.07 2129.25 2129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000256 4096 490 3144 69100 13.9836 1128.94 418.965 1561.94 1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 3.2e-05 4096 230 7224 593200 162.971 123.728 27138.4 3692.11 31117.6 31117.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1770 3.2e-05 512 430 432 537600 29.0661 14.2275 213.808 416.444 673.764 673.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 3.2e-05 1024 140 1176 537600 54.5801 26.8135 782.371 833.422 1697.38 1697.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 0.001024 1024 130 408 18000 0.762144 6.65872 50.0284 57.4922 57.5409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000512 4096 200 864 36600 6.59046 111.03 208.831 326.493 326.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.000512 1024 450 888 32800 1.44566 1.6663 28.1421 52.4677 83.7916 83.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.000256 512 260 840 60800 2.89862 1.69158 30.9797 51.8195 87.5143 87.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1580 0.000256 512 230 288 70400 2.24323 1.70656 11.714 52.3462 68.1145 68.2105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 6.4e-05 2048 130 1320 273600 44.1685 28.3733 826.319 837.931 1736.92 1737.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000256 4096 490 3144 69000 13.9753 760.123 419.264 1193.41 1193.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 3.2e-05 4096 230 7224 592800 162.792 124.143 18314.9 3700.61 22302.8 22303.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1770 3.2e-05 512 430 432 524800 29.4145 13.1561 140.692 416.685 600.158 600.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 3.2e-05 1024 140 1176 537600 55.0906 26.9087 1127.17 837.288 2046.66 2046.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 0.001024 1024 130 408 18256 0.772544 9.86317 51.3026 61.9822 62.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000512 4096 200 864 36848 6.62774 161.083 209.744 377.498 377.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.000512 1024 450 888 32704 1.43472 1.65562 40.203 52.2962 95.6629 95.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.000256 512 260 840 62720 2.89469 1.70634 45.8411 52.5474 103.118 103.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1580 0.000256 512 230 288 70784 2.24198 1.70893 16.9412 52.5315 73.5297 73.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 6.4e-05 2048 130 1320 273280 44.1223 28.3566 1194.31 837.388 2104.31 2104.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000256 4096 490 3144 69104 13.9837 1106.57 419.448 1540.05 1540.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 3.2e-05 4096 230 7224 593152 161.483 123.48 26661.6 3691.83 30638.8 30639.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1770 3.2e-05 512 430 432 537600 29.4699 13.3629 209.974 418.745 671.765 671.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 3.2e-05 1024 140 1176 537600 55.0348 26.8807 750.089 837.345 1669.55 1669.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 0.001024 1024 130 408 18144 0.775584 6.46064 51.3021 58.5805 58.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000512 4096 200 864 36736 6.61725 106.264 209.719 322.647 322.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.000512 1024 450 888 32256 1.43155 1.64797 26.556 52.1395 81.8488 81.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.000256 512 260 840 60928 2.89146 1.69165 29.6268 52.0158 86.3537 86.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1580 0.000256 512 230 288 69888 2.22189 1.69066 11.1884 52.0045 67.2077 67.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 6.4e-05 2048 130 1320 272384 44.1509 28.2957 786.651 837.596 1696.82 1696.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000256 4096 490 3144 68992 13.9858 725.857 419.403 1159.29 1159.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 3.2e-05 4096 230 7224 593152 161.462 123.388 17495.6 3692.97 21473.8 21474.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1770 3.2e-05 512 430 432 530432 29.0638 13.1667 136.626 414.034 593.098 593.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 3.2e-05 1024 140 1176 537600 54.8972 26.8867 1102.7 834.444 2019.14 2019.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 0.001024 1024 130 408 18240 0.7728 9.38931 51.2696 61.4749 61.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000512 4096 200 864 36840 6.62733 155.563 209.546 371.781 371.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.000512 1024 450 888 32880 1.44454 1.66682 39.5568 52.4297 95.1699 95.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.000256 512 260 840 62400 2.90067 1.70803 44.186 52.3717 101.294 101.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1580 0.000256 512 230 288 70560 2.24362 1.70906 16.3485 52.3607 72.7698 72.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 6.4e-05 2048 130 1320 273600 44.245 28.5263 1160.33 837.141 2070.39 2070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000256 4096 490 3144 69000 13.978 1063.68 418.631 1496.33 1496.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 3.2e-05 4096 230 7224 592800 162.463 123.65 25654.3 3715.58 29656.3 29656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1770 3.2e-05 512 430 432 537600 29.2762 13.3444 202.708 417.31 662.855 663.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 3.2e-05 1024 140 1176 537600 54.8326 26.8657 712.988 834.409 1629.29 1629.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 0.001024 1024 130 408 18000 0.77136 6.09232 50.049 56.9572 57.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000512 4096 200 864 36720 6.62451 100.458 209.495 316.621 316.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.000512 1024 450 888 32160 1.42742 1.6416 24.939 51.9366 80.0157 80.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.000256 512 260 840 61440 2.87539 1.6897 28.6483 51.7973 85.1348 85.2461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1580 0.000256 512 230 288 70080 2.24666 1.70618 10.6754 52.4296 67.1607 67.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 6.4e-05 2048 130 1320 272640 44.0249 28.2886 746.258 834.679 1653.38 1653.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000256 4096 490 3144 68880 13.9769 684.739 418.429 1117.19 1117.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 3.2e-05 4096 230 7224 592320 161.718 123.688 16501.1 3706.86 20493.7 20494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1770 3.2e-05 512 430 432 522240 29.5523 13.1477 128.242 431.08 602.239 602.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 3.2e-05 1024 140 1176 536576 54.9869 26.8408 1052.12 835.845 1970 1970.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 0.001024 1024 130 408 18176 0.778528 8.9808 51.2113 61.0188 61.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000512 4096 200 864 36736 6.6095 148.623 209.205 364.481 364.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.000512 1024 450 888 33024 1.44224 1.67322 37.8931 52.5272 93.6091 93.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.000256 512 260 840 62464 2.89802 1.70474 42.5555 52.4675 99.7528 99.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1580 0.000256 512 230 288 70656 2.23562 1.70803 15.7386 52.4518 72.2374 72.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 6.4e-05 2048 130 1320 274432 44.0047 28.3361 1113.09 838.72 2024.28 2024.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000256 4096 490 3144 68992 13.9796 1019.58 418.887 1452.49 1452.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 3.2e-05 4096 230 7224 592896 161.782 123.596 24515.2 3696.42 28497.4 28497.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1770 3.2e-05 512 430 432 540672 29.0199 13.328 194.443 418.019 655.029 655.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 3.2e-05 1024 140 1176 532480 55.3543 26.8411 702.392 835.173 1619.96 1620.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 0.001024 1024 130 408 17920 0.772096 6.13792 49.9688 56.9232 56.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000512 4096 200 864 36608 6.6048 99.6027 208.996 315.249 315.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.000512 1024 450 888 32256 1.42742 1.64595 25.0098 51.962 80.1168 80.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.000256 512 260 840 61440 2.92208 1.70477 28.4168 52.5009 85.6747 85.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1580 0.000256 512 230 288 70656 2.23949 1.70848 10.7941 52.4879 67.3353 67.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 6.4e-05 2048 130 1320 272384 44.019 28.2912 743.063 835.468 1650.98 1651.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000256 4096 490 3144 68864 13.982 685.018 418.459 1117.51 1117.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 3.2e-05 4096 230 7224 592896 161.715 135.576 16735.5 3710.08 20743.2 20743.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1770 3.2e-05 512 430 432 540672 29.021 13.3235 132.975 429.784 605.319 605.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 3.2e-05 1024 140 1175 541696 54.6675 26.9042 854.7 838.573 1775.04 1775.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 0.001024 1024 130 400 18368 0.77008 7.12294 51.3164 59.2548 59.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000512 4096 200 875 36896 6.62896 121.933 209.711 338.317 338.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1670 0.000512 1024 450 900 33280 1.44163 1.67261 30.3018 52.4942 85.9819 86.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 0.000256 512 260 825 62720 2.89888 1.70784 33.1606 52.5814 90.4771 90.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1580 0.000256 512 230 300 70784 2.23821 1.70992 13.8214 52.5654 70.4417 70.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 980 6.4e-05 2048 130 1325 273920 44.0747 28.3789 984.828 838.577 1895.99 1896.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.000256 4096 490 3150 69152 13.9745 830.98 419.476 1264.48 1264.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 3.2e-05 4096 230 7225 593664 161.529 123.235 20109.9 3691.19 24086.3 24086.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1770 3.2e-05 512 430 425 542720 29.088 13.3606 157.683 432.957 633.306 633.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 3.2e-05 1024 140 1175 541440 54.9791 26.9629 769.329 837.783 1689.26 1689.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 0.001024 1024 130 400 18360 0.776192 6.30464 51.2944 58.4191 58.4684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000512 4096 200 875 36880 6.60637 110.336 209.465 326.451 326.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.000512 1024 450 900 33280 1.44438 1.66502 27.1786 52.4359 82.7965 82.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.000256 512 260 825 62720 2.91117 1.7121 29.5989 52.5362 86.8888 87.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1580 0.000256 512 230 300 70720 2.24998 1.71056 11.5829 52.5271 68.1793 68.2779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 6.4e-05 2048 130 1325 273920 44.3002 28.3572 818.003 837.784 1728.58 1728.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000256 4096 490 3150 69160 13.9896 748.671 419.274 1181.98 1182.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 3.2e-05 4096 230 7225 593760 162.235 123.503 18061.7 3687.96 22035.7 22036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1770 3.2e-05 512 430 425 542720 29.2047 13.3878 141.156 419.121 603.092 603.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 3.2e-05 1024 140 1175 540160 55.0218 26.9363 496.457 837.655 1416.26 1416.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 0.001024 1024 130 400 18320 0.765952 4.14925 51.2917 56.2503 56.2976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000512 4096 200 875 36800 6.60435 70.9823 209.209 286.843 286.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1670 0.000512 1024 450 900 33120 1.43872 1.66339 17.9139 52.366 73.4546 73.5392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 0.000256 512 260 825 62080 2.88394 1.69574 19.3887 52.1163 76.2089 76.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1580 0.000256 512 230 300 70400 2.23392 1.70394 8.52118 52.3236 64.8845 64.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 980 6.4e-05 2048 130 1325 273920 44.1392 28.3737 615.852 837.716 1526.22 1526.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.000256 4096 490 3150 69120 13.9837 481.818 418.971 914.817 914.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 3.2e-05 4096 230 7225 593280 161.86 123.379 11612.6 3706.95 15605.1 15605.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1770 3.2e-05 512 430 425 542720 29.1135 13.371 91.8883 418.978 553.559 553.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 3.2e-05 1024 140 1175 540672 54.7844 26.9087 816.992 837.028 1735.91 1736.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 0.001024 1024 130 400 18336 0.77904 6.80554 51.2909 58.9207 58.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000512 4096 200 875 36864 6.60858 116.869 209.577 333.099 333.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.000512 1024 450 900 33216 1.44179 1.66912 29.095 52.5076 84.7869 84.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.000256 512 260 825 62592 2.89507 1.70669 31.8141 52.4947 89.042 89.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1580 0.000256 512 230 300 70656 2.23846 1.7055 12.3693 52.4788 68.8988 68.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 6.4e-05 2048 130 1325 273792 44.1604 28.3161 867.774 838.071 1778.45 1778.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000256 4096 490 3150 69120 13.9796 795.325 419.291 1228.64 1228.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 3.2e-05 4096 230 7225 593472 161.798 123.459 19257.5 3690.69 23233.7 23234.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1770 3.2e-05 512 430 425 540672 29.1743 13.3578 150.632 422.847 616.223 616.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 3.2e-05 1024 140 1175 540672 54.6343 26.8758 528.887 837.275 1447.87 1448.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 0.001024 1024 130 400 18240 0.777184 4.42118 51.2329 56.4741 56.5255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000512 4096 200 875 36768 6.61453 75.5814 209.365 291.601 291.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.000512 1024 450 900 33024 1.43331 1.66093 18.9637 52.3176 74.448 74.5337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.000256 512 260 825 62208 2.88208 1.696 20.6004 52.2728 77.577 77.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1580 0.000256 512 230 300 70656 2.23805 1.70611 9.06547 52.5216 65.6351 65.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 6.4e-05 2048 130 1325 273408 44.0668 28.3976 561.007 837.344 1470.95 1471.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000256 4096 490 3150 69024 13.9837 512.998 419.021 946.048 946.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 3.2e-05 4096 230 7225 593280 161.482 123.437 12443.3 3713.48 16442 16442.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1770 3.2e-05 512 430 425 534528 29.2433 13.2714 97.0612 416.785 556.576 556.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 3.2e-05 1024 140 1175 541184 54.7546 26.9467 871.806 836.419 1790.12 1790.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 0.001024 1024 130 400 18312 0.780288 7.44717 51.2495 59.5203 59.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000512 4096 200 875 36848 6.61392 125.686 209.385 341.728 341.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.000512 1024 450 900 33264 1.44752 1.66669 31.4491 52.4742 87.11 87.1977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.000256 512 260 825 62720 2.90461 1.71008 34.5839 52.4616 91.7891 91.9003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1580 0.000256 512 230 300 70560 2.24976 1.7112 13.509 52.4493 70.0201 70.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 6.4e-05 2048 130 1325 273728 44.2234 28.4386 935.039 837.653 1845.49 1845.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000256 4096 490 3150 69104 13.9858 855.079 418.845 1287.95 1288.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 3.2e-05 4096 230 7225 593376 162.182 123.531 20610.3 3688.47 24584.8 24585.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1770 3.2e-05 512 430 425 541184 29.1826 13.3757 161.709 418.309 622.796 622.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 3.2e-05 1024 140 1175 541184 54.6183 26.91 555.304 836.31 1473.35 1473.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 0.001024 1024 130 400 18256 0.77824 4.74112 51.2456 56.8088 56.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000512 4096 200 875 36736 6.60096 79.0344 209.033 294.711 294.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.000512 1024 450 900 32928 1.43312 1.65286 19.8836 52.2356 75.2754 75.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.000256 512 260 825 62720 2.89987 1.70598 22.027 52.4856 79.2423 79.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1580 0.000256 512 230 300 70336 2.24666 1.70598 8.75126 52.4736 65.2844 65.3803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 6.4e-05 2048 130 1325 273280 44.1204 28.33 590.099 836.402 1499.09 1499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000256 4096 490 3150 68992 13.9855 535.722 418.435 968.19 968.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 3.2e-05 4096 230 7225 593152 161.546 123.489 12964.7 3687.3 16937.4 16937.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1770 3.2e-05 512 430 425 537600 29.467 13.3617 102.123 418.369 563.536 563.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 3.2e-05 1024 140 1175 540672 54.7561 26.9 908.524 838.404 1828.79 1828.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 0.001024 1024 130 400 18304 0.768608 7.59565 51.2736 59.6808 59.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000512 4096 200 875 36864 6.62733 129.903 209.661 346.235 346.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.000512 1024 450 900 33152 1.44262 1.6704 32.9071 52.4382 88.5303 88.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.000256 512 260 825 62464 2.88989 1.7041 35.3933 52.4212 92.5382 92.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1580 0.000256 512 230 300 70400 2.23386 1.70515 13.9999 52.4069 70.4518 70.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 6.4e-05 2048 130 1325 273920 44.0656 28.3144 970.749 838.449 1881.72 1881.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000256 4096 490 3150 69120 13.9817 879.61 419.322 1312.96 1313.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 3.2e-05 4096 230 7225 593664 161.478 123.349 21173.6 3710.74 25169.5 25169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1770 3.2e-05 512 430 425 540672 28.9796 13.3225 167.066 417.915 627.498 627.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 3.2e-05 1024 140 1175 536576 54.9674 26.8385 590.146 835.94 1508.09 1508.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 0.001024 1024 130 400 18176 0.776192 5.05334 51.1878 57.0615 57.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000512 4096 200 875 36736 6.61178 85.4528 209.367 301.478 301.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.000512 1024 450 900 33024 1.44592 1.67446 21.7332 52.539 77.4681 77.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.000256 512 260 825 62464 2.8991 1.70634 23.2948 52.4718 80.498 80.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1580 0.000256 512 230 300 70144 2.2448 1.70598 9.50486 52.4657 66.0274 66.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 6.4e-05 2048 130 1325 273408 44.0974 28.3935 642.951 838.81 1554.39 1554.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000256 4096 490 3150 68992 13.9843 575.055 419.047 1008.13 1008.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 3.2e-05 4096 230 7225 593408 161.328 123.388 13894.4 3691.17 17870.6 17870.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1770 3.2e-05 512 430 425 540672 29.0019 13.3364 111.699 418.195 572.455 572.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 3.2e-05 1024 140 1175 541440 54.8396 26.9585 966.896 837.467 1886.36 1886.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 0.001024 1024 130 400 18288 0.772096 8.10618 51.2426 60.1661 60.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000512 4096 200 875 36864 6.61504 138.715 209.554 354.926 354.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.000512 1024 450 900 33120 1.44026 1.66298 34.5631 52.3695 90.1062 90.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.000256 512 260 825 62208 2.90314 1.70394 37.8176 52.3388 94.892 95.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1580 0.000256 512 230 300 70560 2.25309 1.7136 14.7868 52.521 71.3818 71.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 6.4e-05 2048 130 1325 273600 44.2316 28.3452 1023.62 837.57 1933.9 1934.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000256 4096 490 3150 69120 13.9884 945.427 419.104 1378.57 1378.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 3.2e-05 4096 230 7225 593280 162.116 123.581 22840.7 3689.21 26815.9 26816.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1770 3.2e-05 512 430 425 539136 29.1089 13.3494 178.697 417.351 638.721 638.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 3.2e-05 1024 140 1175 539136 54.533 26.862 693.493 834.606 1609.69 1609.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 0.001024 1024 130 400 18144 0.772896 5.80026 50.0894 56.7076 56.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000512 4096 200 875 36720 6.61094 99.9815 209.199 315.835 315.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.000512 1024 450 900 33120 1.44278 1.67117 25.0585 52.4719 80.7143 80.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.000256 512 260 825 61056 2.89165 1.69357 26.9956 52.0116 83.7189 83.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1580 0.000256 512 230 300 70272 2.24189 1.70618 10.7216 52.3836 67.1578 67.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 6.4e-05 2048 130 1325 273024 44.1511 28.3505 731.12 837.843 1641.6 1641.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000256 4096 490 3150 68976 13.9838 673.346 418.678 1106.05 1106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 3.2e-05 4096 230 7225 592704 161.694 123.695 16257.3 3711.39 20254.4 20254.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1770 3.2e-05 512 430 425 534528 28.8668 13.2012 127.062 414.368 583.709 583.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 3.2e-05 1024 140 1175 540160 54.9336 26.9435 935.824 838.537 1856.44 1856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 0.001024 1024 130 400 18320 0.77136 7.74963 51.3103 59.8764 59.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000512 4096 200 875 36800 6.60698 134.758 209.433 350.841 350.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.000512 1024 450 900 33120 1.43866 1.66502 33.8186 52.4247 89.4203 89.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.000256 512 260 825 62080 2.88515 1.69936 36.6971 52.1751 93.5861 93.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1580 0.000256 512 230 300 70400 2.23475 1.70394 14.3396 52.3915 70.7753 70.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 6.4e-05 2048 130 1325 273920 44.1001 28.3156 1000.01 838.598 1911.16 1911.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000256 4096 490 3150 69120 13.9899 913.961 419.518 1347.52 1347.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 3.2e-05 4096 230 7225 593280 161.78 123.415 22110.1 3695.65 26091.3 26091.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1770 3.2e-05 512 430 425 542720 29.0946 13.3731 173.424 419.506 635.613 635.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 3.2e-05 1024 140 1175 537600 54.9951 26.9011 658.19 838.05 1578.34 1578.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 0.001024 1024 130 400 18240 0.770272 5.54653 51.2963 57.6575 57.7084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000512 4096 200 875 36640 6.60608 0 208.85 215.465 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 3.2e-05 1024 140 1175 540672 54.5806 27.1098 1144.3 836.598 2062.79 2062.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 0.001024 1024 130 400 18240 0.776 9.88838 51.2096 61.9178 61.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000512 4096 200 875 36768 6.61325 164.022 209.195 379.876 379.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.000512 1024 450 900 33024 1.43338 1.66029 41.1976 52.2786 96.6419 96.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.000256 512 260 825 62208 2.88237 1.69974 45.2168 52.2367 102.166 102.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1580 0.000256 512 230 300 70656 2.23674 1.70346 17.7676 52.4812 74.2991 74.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 6.4e-05 2048 130 1325 273408 44.0313 28.2768 1213.85 836.689 2122.98 2123.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000256 4096 490 3150 69024 13.9818 1113.5 418.691 1546.22 1546.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 3.2e-05 4096 230 7225 593280 161.417 123.426 26768.3 3692.96 30746.5 30746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1770 3.2e-05 512 430 425 534528 29.2009 13.2801 210.087 416.328 669.111 669.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 3.2e-05 1024 140 1175 534528 54.8336 26.8042 757.907 833.084 1672.84 1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 0.001024 1024 130 400 18048 0.764 6.51725 50.0444 57.3689 57.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000512 4096 200 875 36672 6.61683 110.513 209.316 326.491 326.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.000512 1024 450 900 33024 1.44106 1.66605 27.7092 52.434 83.3234 83.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.000256 512 260 825 61440 2.87018 1.68368 30.0588 51.8147 86.5547 86.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1580 0.000256 512 230 300 69888 2.23997 1.70189 11.9121 52.3183 68.2824 68.3799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 6.4e-05 2048 130 1325 273408 44.0708 28.3321 813.568 837.419 1723.53 1723.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000256 4096 490 3150 68928 13.9815 745.888 418.924 1178.84 1178.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 3.2e-05 4096 230 7225 592896 161.475 123.545 18025.4 3692.72 22003.5 22004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1770 3.2e-05 512 430 425 528384 29.0341 13.126 139.297 412.62 594.292 594.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 3.2e-05 1024 140 1175 540800 54.8798 26.9701 1141.14 837.787 2060.97 2061.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 0.001024 1024 130 400 18300 0.780288 10.0659 51.3153 62.2051 62.2567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000512 4096 200 875 36800 6.61024 164.553 209.559 380.766 380.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.000512 1024 450 900 33000 1.44221 1.65888 40.9788 52.3452 96.4991 96.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.000256 512 260 825 61600 2.91763 1.70291 44.771 52.3016 101.822 101.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1580 0.000256 512 230 300 70400 2.26051 1.70909 17.6942 52.5584 74.327 74.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 6.4e-05 2048 130 1325 273600 44.2876 28.5288 1217.26 837.877 2128.09 2128.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000256 4096 490 3150 69100 13.9956 1120.92 419.454 1554.42 1554.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 3.2e-05 4096 230 7225 593600 162.619 123.615 27006.4 3722.71 31015.7 31016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1770 3.2e-05 512 430 425 537600 29.0767 13.3304 212.789 417.152 672.567 672.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 3.2e-05 1024 140 1175 537600 54.5632 26.8109 761.762 833.524 1676.86 1677.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 0.001024 1024 130 400 18200 0.765952 6.55696 51.3125 58.6781 58.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000512 4096 200 875 36600 6.6089 0 208.997 215.614 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 3.2e-05 1024 140 1175 541184 54.5957 26.904 1114.99 836.323 2033.01 2033.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 0.001024 1024 130 400 18256 0.77744 9.46147 51.2455 61.5274 61.5747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000512 4096 200 875 36736 6.60259 159.171 209.034 374.855 374.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.000512 1024 450 900 32928 1.43565 1.6569 39.8154 52.2347 95.2137 95.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.000256 512 260 825 62720 2.89923 1.7048 44.0876 52.485 101.303 101.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1580 0.000256 512 230 300 70336 2.2448 1.70909 17.1344 52.4739 73.6649 73.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 6.4e-05 2048 130 1325 273280 44.1264 28.3296 1180.78 836.426 2089.79 2089.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000256 4096 490 3150 68992 13.978 1079.3 418.454 1511.78 1511.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 3.2e-05 4096 230 7225 593152 161.373 123.508 25953.7 3697.84 29936.8 29937.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1770 3.2e-05 512 430 425 537600 29.4844 13.3591 205.973 418.246 667.281 667.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 3.2e-05 1024 140 1175 537600 55.0401 27.023 727.943 836.763 1646.97 1647.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 0.001024 1024 130 400 18144 0.773856 6.21923 51.2506 58.2875 58.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000512 4096 200 875 36512 6.5889 103.703 208.512 318.848 318.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.000512 1024 450 900 32704 1.42797 1.6495 26.3046 52.1056 81.5601 81.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.000256 512 260 825 60928 2.89331 1.69146 28.3164 51.9776 85.0051 85.1158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1580 0.000256 512 230 300 68992 2.22547 1.69466 11.1872 51.9677 67.178 67.2735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 6.4e-05 2048 130 1325 272384 44.1246 28.3144 771.748 837.025 1681.35 1681.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000256 4096 490 3150 68768 13.9764 703.687 418.135 1135.84 1135.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 3.2e-05 4096 230 7225 593152 161.492 123.425 16908.5 3690.61 20884.4 20884.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1770 3.2e-05 512 430 425 530432 29.0472 13.1721 132.273 413.786 588.494 588.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 3.2e-05 1024 140 1175 537600 54.913 26.8782 1074.66 834.26 1990.9 1991.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 0.001024 1024 130 400 18240 0.76976 8.98666 51.2353 61.0344 61.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000512 4096 200 875 36720 6.60365 153.556 208.988 369.191 369.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.000512 1024 450 900 33120 1.44182 1.66707 38.9528 52.4188 94.554 94.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.000256 512 260 825 62400 2.90538 1.70598 42.6544 52.3636 99.7552 99.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1580 0.000256 512 230 300 70080 2.25053 1.70483 16.5901 52.3495 72.9964 73.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 6.4e-05 2048 130 1325 273600 44.2338 28.3292 1143.5 836.957 2053.18 2053.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000256 4096 490 3150 69000 13.9776 1042.4 418.535 1474.96 1475.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 3.2e-05 4096 230 7225 593280 161.989 123.495 25069.7 3692.07 29047.6 29047.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1770 3.2e-05 512 430 425 537600 29.2951 13.3528 197.453 417.224 657.545 657.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 3.2e-05 1024 140 1175 537600 54.8415 26.9834 711.722 835.318 1629.06 1629.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 0.001024 1024 130 400 18000 0.770048 6.01597 50.052 56.8841 56.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000512 4096 200 875 36480 6.55981 101.561 208.573 316.74 316.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.000512 1024 450 900 32640 1.43078 1.64637 25.3594 51.9902 80.4998 80.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.000256 512 260 825 61440 2.87827 1.69069 28.1972 51.8534 84.7468 84.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1580 0.000256 512 230 300 70080 2.24931 1.70803 11.1299 52.4912 67.6838 67.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 6.4e-05 2048 130 1325 272640 44.0103 28.33 753.771 835.598 1661.85 1661.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000256 4096 490 3150 68880 13.976 689.236 418.979 1122.24 1122.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 3.2e-05 4096 230 7225 592320 161.706 123.69 16714.2 3713.2 20713.2 20713.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1770 3.2e-05 512 430 425 522240 29.5397 13.1502 129.376 412.716 585.007 585.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 3.2e-05 1024 140 1175 536576 54.9724 26.8389 1022.03 835.146 1939.19 1939.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 0.001024 1024 130 400 18176 0.780288 8.85718 51.1652 60.8463 60.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000512 4096 200 875 36736 6.61504 146.991 209.17 362.82 362.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.000512 1024 450 900 33024 1.44205 1.67117 37.1311 52.4826 92.8018 92.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.000256 512 260 825 62464 2.89437 1.70643 40.9008 52.4225 98.0545 98.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1580 0.000256 512 230 300 70144 2.24413 1.70803 15.9575 52.4103 72.4253 72.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 6.4e-05 2048 130 1325 273408 44.1206 28.2849 1091.35 838.024 2001.92 2002.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000256 4096 490 3150 68992 13.9796 998.939 418.699 1431.66 1431.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 3.2e-05 4096 230 7225 593408 161.27 123.423 24070.1 3707.28 28062.4 28062.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1770 3.2e-05 512 430 425 540672 28.994 13.3263 190.377 417.663 650.58 650.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 3.2e-05 1024 140 1175 532480 55.336 26.8463 714.568 835.318 1632.27 1632.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 0.001024 1024 130 400 17920 0.768224 6.18934 49.9467 56.9485 56.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000512 4096 200 875 36608 6.62451 104.228 209.168 320.063 320.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.000512 1024 450 900 32256 1.4295 1.64646 25.592 51.9749 80.7162 80.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.000256 512 260 825 61440 2.92454 1.70803 28.455 52.5101 85.7255 85.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1580 0.000256 512 230 300 69632 2.25114 1.70982 11.129 52.4939 67.6911 67.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 6.4e-05 2048 130 1325 272384 44.03 28.246 768.379 835.612 1676.4 1676.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000256 4096 490 3150 68864 13.9897 709.799 418.62 1142.45 1142.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 3.2e-05 4096 230 7225 592896 161.746 123.803 17196.7 3714.51 21197.1 21197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1770 3.2e-05 512 430 425 540672 29.0236 13.3233 135.412 417.934 595.908 596.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 3.2e-05 1024 140 1184 540672 54.8371 26.94 755.029 837.763 1674.76 1674.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 0.001024 1024 130 416 18304 0.770688 6.34467 51.2758 58.4364 58.4855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000512 4096 200 864 36928 6.61914 105.929 209.546 322.138 322.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1670 0.000512 1024 450 896 33152 1.43789 1.66707 26.4413 52.4394 82.0594 82.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 0.000256 512 260 832 62464 2.90026 1.70598 28.9914 52.5306 86.2547 86.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1580 0.000256 512 230 288 70912 2.23725 1.71066 11.6489 52.5172 68.222 68.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 6.4e-05 2048 130 1312 273664 44.0598 28.3996 789.149 837.755 1699.5 1699.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000256 4096 490 3136 69216 13.9735 725.892 419.224 1159.13 1159.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 3.2e-05 4096 230 7232 593664 161.274 123.312 17585.5 3706.9 21577.3 21577.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1770 3.2e-05 512 430 416 542720 29.0993 13.355 136.791 419.158 598.617 598.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 3.2e-05 1024 140 1184 540672 54.8302 30.1713 487.666 838.606 1411.47 1411.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 0.001024 1024 130 416 18240 0.7696 4.17795 51.2492 56.2416 56.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000512 4096 200 864 36864 6.61488 68.1567 209.572 284.387 284.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 0.000512 1024 450 896 33024 1.43789 1.6671 19.602 52.4501 75.2299 75.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 0.000256 512 260 832 61952 2.90525 1.70448 18.9111 52.4352 76.0852 76.1938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1580 0.000256 512 230 288 70656 2.23206 1.7047 18.9725 52.4168 75.4276 75.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 980 6.4e-05 2048 130 1312 273408 44.1708 28.2952 589.936 838.741 1501.27 1501.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.000256 4096 490 3136 69184 13.9757 466.625 419.504 900.149 900.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 3.2e-05 4096 230 7232 593664 161.396 123.43 11298.8 3710.97 15294.9 15295.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1770 3.2e-05 512 430 416 540672 29.0454 13.3214 88.106 418.088 548.781 548.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 3.2e-05 1024 140 1184 541440 54.9452 26.956 775.498 838.404 1696.05 1696.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 0.001024 1024 130 416 18320 0.770048 6.62934 51.3204 58.762 58.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000512 4096 200 864 36920 6.62032 108.397 209.701 324.765 324.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.000512 1024 450 896 33120 1.44179 1.66298 27.1453 52.4699 82.7881 82.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.000256 512 260 832 62400 2.91693 1.71213 29.8115 52.5746 87.1402 87.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1580 0.000256 512 230 288 70880 2.2489 1.70934 11.3591 52.5622 67.9854 68.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 6.4e-05 2048 130 1312 273600 56.1422 28.3681 803.767 838.411 1726.83 1726.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000256 4096 490 3136 69200 13.959 742.013 431.257 1187.28 1187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 3.2e-05 4096 230 7232 593760 162.148 123.55 18035.5 3704.03 22025.6 22025.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1770 3.2e-05 512 430 416 542720 29.1995 13.3837 141.121 419.293 603.208 603.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 3.2e-05 1024 140 1184 540160 54.9739 26.9367 497.936 838.457 1418.5 1418.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 0.001024 1024 130 416 18240 0.76288 4.28982 51.2686 56.3687 56.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000512 4096 200 864 36880 6.62637 69.6736 209.701 286.043 286.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 0.000512 1024 450 896 32960 1.43693 1.66202 17.6781 52.4158 73.2652 73.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.000256 512 260 832 61440 2.89421 1.69776 19.1795 52.1694 76.0668 76.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1580 0.000256 512 230 288 70400 2.23408 1.70189 8.17962 52.3732 64.5924 64.6859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 6.4e-05 2048 130 1312 273280 44.1697 28.3238 515.708 838.529 1426.86 1426.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000256 4096 490 3136 69120 13.9699 475.711 419.157 908.883 908.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 3.2e-05 4096 230 7232 593280 161.571 123.515 11595.6 3710.29 15591.3 15591.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1770 3.2e-05 512 430 416 542720 29.086 13.3762 90.8591 419.435 552.968 553.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 3.2e-05 1024 140 1184 539136 54.9312 26.9046 832.046 836.528 1750.6 1750.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 0.001024 1024 130 416 18288 0.771968 7.34355 51.2696 59.4292 59.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000512 4096 200 864 36912 6.62733 117.553 209.573 333.796 333.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.000512 1024 450 896 33120 1.43974 1.67024 29.6999 52.4718 85.3542 85.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.000256 512 260 832 62208 2.90368 1.7047 32.7285 52.4581 89.9222 90.0309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1580 0.000256 512 230 288 70848 2.23552 1.70493 12.3685 52.4512 68.8652 68.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 6.4e-05 2048 130 1312 273408 44.111 28.3054 872.566 837.586 1782.7 1782.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000256 4096 490 3136 69168 13.9645 802.001 419.093 1235.1 1235.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 3.2e-05 4096 230 7232 593472 161.492 123.508 19496.3 3688.46 23470.1 23470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1770 3.2e-05 512 430 416 540672 29.1561 13.3551 151.074 418.535 612.333 612.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 3.2e-05 1024 140 1184 537600 55.009 26.8887 535.937 836.257 1454.29 1454.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 0.001024 1024 130 416 18240 0.770048 4.76269 51.2575 56.8336 56.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000512 4096 200 864 36864 6.6185 75.2763 209.505 291.446 291.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.000512 1024 450 896 32832 1.4336 1.65978 19.1534 52.2542 74.5774 74.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.000256 512 260 832 61440 2.90246 1.69789 21.094 52.2117 78.0403 78.1499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1580 0.000256 512 230 288 70656 2.23789 1.70803 8.12752 52.462 64.6428 64.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 6.4e-05 2048 130 1312 272640 44.0947 28.2747 556.744 836.348 1465.59 1465.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000256 4096 490 3136 69120 13.9715 511.988 418.826 944.83 944.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 3.2e-05 4096 230 7232 593280 161.427 123.463 12383.5 3689.7 16358.4 16358.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1770 3.2e-05 512 430 416 534528 29.1943 13.2756 97.175 416.321 556.184 556.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 3.2e-05 1024 140 1184 539392 55.0085 26.9361 826.026 836.444 1744.61 1744.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 0.001024 1024 130 416 18256 0.768 7.04243 51.235 59.088 59.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000512 4096 200 864 36904 6.62528 115.72 209.552 331.939 332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.000512 1024 450 896 33152 1.44794 1.66672 29.451 52.4745 85.1137 85.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.000256 512 260 832 62272 2.91606 1.71008 32.1249 52.4628 89.3366 89.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1580 0.000256 512 230 288 70784 2.24755 1.71005 12.2012 52.4491 68.712 68.8064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 6.4e-05 2048 130 1312 273280 44.3063 28.49 857.66 837.674 1768.26 1768.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000256 4096 490 3136 69160 13.9647 788.058 419.055 1221.12 1221.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 3.2e-05 4096 230 7232 593600 161.969 123.524 19066.1 3722.07 23074 23074.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1770 3.2e-05 512 430 416 541184 29.1879 13.3732 148.674 418.424 609.878 610.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 3.2e-05 1024 140 1184 537600 55.1527 26.9107 524.762 837.275 1444.3 1444.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 0.001024 1024 130 416 18144 0.765952 4.48957 50.1214 55.4205 55.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000512 4096 200 864 36848 6.61757 73.7562 209.698 290.112 290.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.000512 1024 450 896 32928 1.43398 1.65958 18.8195 52.2822 74.2697 74.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.000256 512 260 832 61824 2.91869 1.70768 20.6399 52.5343 77.927 78.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1580 0.000256 512 230 288 70784 2.24234 1.70701 7.9639 52.5225 64.5382 64.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 6.4e-05 2048 130 1312 272384 44.1891 28.2953 548.674 837.222 1458.51 1458.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000256 4096 490 3136 69104 13.9693 503.444 419.246 936.703 936.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 3.2e-05 4096 230 7232 593152 161.476 123.462 12245.5 3710.19 16240.9 16241.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1770 3.2e-05 512 430 416 537600 29.472 13.3614 95.2436 418.741 557.028 557.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 3.2e-05 1024 140 1184 537600 55.2299 26.937 432.299 837.175 1351.84 1352.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 0.001024 1024 130 416 18144 0.773472 3.76832 51.258 55.8438 55.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000512 4096 200 864 36792 6.62528 60.6765 209.693 277.038 277.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.000512 1024 450 896 32592 1.43923 1.64912 15.4479 52.213 70.8206 70.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.000256 512 260 832 61824 2.93139 1.70874 17.2172 52.5752 74.5616 74.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1580 0.000256 512 230 288 70560 2.25331 1.70854 6.72957 52.5592 63.3548 63.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 6.4e-05 2048 130 1312 272832 44.2767 28.3464 451.636 837.341 1361.74 1361.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000256 4096 490 3136 69048 13.9703 413.013 419.222 846.251 846.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 3.2e-05 4096 230 7232 592704 162.322 123.676 10050.9 3692.95 14030.1 14030.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1770 3.2e-05 512 430 416 537600 29.5132 13.3751 79.049 418.786 540.94 541.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 3.2e-05 1024 140 1184 540672 54.8024 26.8922 829.04 837.799 1748.73 1748.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 0.001024 1024 130 416 18240 0.768 7.2151 51.2201 59.2463 59.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000512 4096 200 864 36864 6.61885 115.941 209.369 331.973 332.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.000512 1024 450 896 33024 1.43923 1.66502 29.6324 52.3973 85.2046 85.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.000256 512 260 832 61952 2.90368 1.70032 31.9951 52.3757 89.1062 89.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1580 0.000256 512 230 288 70656 2.23232 1.7032 12.5234 52.3663 68.931 69.0241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 6.4e-05 2048 130 1312 273408 44.1084 28.3075 871.435 837.838 1781.82 1781.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000256 4096 490 3136 69184 13.9689 792.306 419.213 1225.53 1225.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 3.2e-05 4096 230 7232 593664 161.357 123.443 19189.2 3688.21 23162.5 23162.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1770 3.2e-05 512 430 416 540672 29.0127 13.3295 151.316 421.222 615.093 615.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 3.2e-05 1024 140 1184 536576 54.9581 26.9107 548.382 835.842 1466.29 1466.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 0.001024 1024 130 416 18176 0.774208 4.8968 51.2432 56.9581 57.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000512 4096 200 864 36736 6.60422 77.5639 209.21 293.423 293.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.000512 1024 450 896 33024 1.44326 1.67069 20.0868 52.5315 75.8015 75.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.000256 512 260 832 61440 2.92134 1.70413 21.2888 52.4667 78.5108 78.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1580 0.000256 512 230 288 70656 2.23968 1.70598 8.65907 52.4551 65.1626 65.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 6.4e-05 2048 130 1312 273408 44.0833 28.2788 586.124 838.71 1497.32 1497.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000256 4096 490 3136 69120 13.9738 529.535 419.549 963.103 963.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 3.2e-05 4096 230 7232 593408 161.349 123.368 12816.1 3691.06 16792.3 16792.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1770 3.2e-05 512 430 416 540672 28.9844 13.3366 102.626 418.157 563.319 563.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 3.2e-05 1024 140 1184 534528 54.8262 26.7543 455.701 832.675 1370.16 1370.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 0.001024 1024 130 416 18048 0.771264 3.95264 50.095 54.8613 54.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000512 4096 200 864 36672 6.6016 64.5813 209.056 280.283 280.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.000512 1024 450 896 32640 1.43914 1.66752 16.6114 52.4057 72.1967 72.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.000256 512 260 832 59904 2.91104 1.68726 17.3119 51.7839 73.8288 73.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1580 0.000256 512 230 288 69888 2.24006 1.70029 7.22611 52.2869 63.5639 63.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 6.4e-05 2048 130 1312 271872 44.1795 28.4876 484.748 836.927 1394.48 1394.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000256 4096 490 3136 68928 13.9649 436.556 418.468 869.034 869.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 3.2e-05 4096 230 7232 592896 161.485 123.534 10573.8 3690.59 14549.8 14550.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1770 3.2e-05 512 430 416 528384 29.0459 13.1231 83.2616 412.401 538.047 538.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 3.2e-05 1024 140 1184 539136 55.2045 26.9599 1196.08 837.579 2116.03 2116.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 0.001024 1024 130 416 18288 0.774112 10.4132 51.3032 62.5343 62.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000512 4096 200 864 36864 6.61693 167.351 209.44 383.452 383.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.000512 1024 450 896 32976 1.44179 1.66112 42.4751 52.374 98.0255 98.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.000256 512 260 832 62208 2.90736 1.70438 46.5879 52.3499 103.68 103.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1580 0.000256 512 230 288 70848 2.24774 1.71165 17.5886 52.5282 74.179 74.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 6.4e-05 2048 130 1312 273600 44.2213 28.3631 1239.11 837.633 2149.48 2149.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000256 4096 490 3136 69120 13.9502 1138.76 418.857 1571.61 1571.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 3.2e-05 4096 230 7232 593280 162.095 123.59 27396.7 3689.51 31372.2 31372.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1770 3.2e-05 512 430 416 539136 29.0977 13.3531 214.751 417.342 674.763 674.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 3.2e-05 1024 140 1184 534528 55.1535 26.8554 746.22 835.174 1663.6 1663.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 0.001024 1024 130 416 18144 0.772224 6.90621 51.2238 58.9459 58.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000512 4096 200 864 36720 6.60307 104.668 209.201 320.517 320.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.000512 1024 450 896 32832 1.44362 1.66845 26.8229 52.5135 82.5164 82.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.000256 512 260 832 61056 2.89539 1.69331 29.7808 52.0447 86.5385 86.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1580 0.000256 512 230 288 70272 2.23936 1.70685 11.4597 52.4193 67.9315 68.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 6.4e-05 2048 130 1312 273024 44.1348 28.3238 775.227 838.438 1686.26 1686.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000256 4096 490 3136 68976 13.9653 724.241 418.761 1157.01 1157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 3.2e-05 4096 230 7232 592704 161.652 123.653 17777.7 3713.69 21777 21777.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1770 3.2e-05 512 430 416 534528 28.8648 13.1987 138.695 414.648 595.618 595.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 3.2e-05 1024 140 1184 532224 55.5098 26.8882 616.119 835.391 1534.1 1534.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 0.001024 1024 130 416 18144 0.774624 5.71834 51.3207 57.8575 57.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000512 4096 200 864 36720 6.61258 87.2244 209.611 303.491 303.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.000512 1024 450 896 32400 1.43251 1.6425 22.0481 52.0274 77.2211 77.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.000256 512 260 832 62208 2.91325 1.71005 25.2963 52.4911 82.5409 82.6552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1580 0.000256 512 230 288 69984 2.25466 1.70803 9.49309 52.4794 66.0365 66.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 6.4e-05 2048 130 1312 271296 44.31 28.3539 638.018 835.626 1546.44 1546.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000256 4096 490 3136 68904 13.966 593.172 418.82 1026 1026.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 3.2e-05 4096 230 7232 592704 162.688 124.057 14539.9 3719.9 18546.9 18547.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1770 3.2e-05 512 430 416 539136 29.1335 13.3574 116.188 417.84 576.732 576.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 3.2e-05 1024 140 1184 540160 54.9283 26.9393 1108.73 837.791 2028.59 2028.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 0.001024 1024 130 416 18240 0.767264 10.0395 51.2469 62.0964 62.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000512 4096 200 864 36880 6.61709 155.47 209.533 371.665 371.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.000512 1024 450 896 32960 1.43872 1.66502 39.5273 52.3728 95.0743 95.1581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.000256 512 260 832 61440 2.90029 1.69446 43.2651 52.1289 100.118 100.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1580 0.000256 512 230 288 70400 2.23181 1.70243 16.4823 52.3335 72.8548 72.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 6.4e-05 2048 130 1312 273280 44.1344 28.3792 1153.05 837.85 2063.55 2063.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000256 4096 490 3136 69120 13.9694 1070.19 419.081 1503.29 1503.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 3.2e-05 4096 230 7232 593280 161.479 123.552 25886.5 3707.39 29879.3 29879.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1770 3.2e-05 512 430 416 542720 29.0809 13.3729 203.676 418.983 665.331 665.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 3.2e-05 1024 140 1184 537600 54.9963 26.9052 741.23 838.719 1662.05 1662.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 0.001024 1024 130 416 18080 0.765952 6.44861 50.1101 57.3693 57.4177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000512 4096 200 864 36800 6.62096 105.392 209.738 321.795 321.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.000512 1024 450 896 32640 1.43357 1.66166 26.6017 52.3163 82.0854 82.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.000256 512 260 832 60160 2.89622 1.68755 28.6136 51.8074 85.131 85.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1580 0.000256 512 230 288 69760 2.23427 1.6937 11.1215 52.2213 67.3754 67.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 6.4e-05 2048 130 1312 272640 44.116 28.4955 776.368 838.891 1688 1688.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000256 4096 490 3136 68960 13.9596 718.781 418.805 1151.59 1151.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 3.2e-05 4096 230 7232 593280 161.224 123.551 17340.8 3712.32 21338.2 21338.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1770 3.2e-05 512 430 416 542720 29.0541 13.3528 135.391 419.526 597.538 597.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 3.2e-05 1024 140 1184 537600 54.8299 27.1052 621.839 834.76 1538.73 1538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 0.001024 1024 130 416 18000 0.770816 5.50419 50.0827 56.403 56.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000512 4096 200 864 36720 6.61898 88.6948 209.578 304.936 304.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.000512 1024 450 896 32160 1.4336 1.64336 21.9228 51.9549 77.0285 77.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.000256 512 260 832 59520 2.91581 1.68755 23.8301 51.8154 80.3777 80.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1580 0.000256 512 230 288 70080 2.24976 1.70627 9.46298 52.4471 65.9729 66.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 6.4e-05 2048 130 1312 270720 44.1862 28.49 644.113 835.004 1551.93 1552.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000256 4096 490 3136 68880 13.9653 603.181 418.544 1035.73 1035.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 3.2e-05 4096 230 7232 592320 161.672 123.674 14624.3 3710.66 18620.7 18621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1770 3.2e-05 512 430 416 522240 29.5416 13.1425 110.197 412.308 565.399 565.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 3.2e-05 1024 140 1184 537600 55.0116 26.881 1054.99 837.2 1974.29 1974.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 0.001024 1024 130 416 18240 0.77056 9.1591 51.2994 61.2753 61.3192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000512 4096 200 864 36864 6.62528 147.24 209.777 363.687 363.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.000512 1024 450 896 32832 1.43536 1.66298 37.3899 52.3362 92.8972 92.9833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.000256 512 260 832 61440 2.90435 1.70029 40.9843 52.2888 98.009 98.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1580 0.000256 512 230 288 70656 2.23987 1.70803 15.7636 52.5372 72.354 72.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 6.4e-05 2048 130 1312 272640 44.1005 28.3097 1094.96 837.47 2004.97 2005.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000256 4096 490 3136 69120 13.9735 1008.71 419.816 1442.55 1442.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 3.2e-05 4096 230 7232 593280 161.402 123.453 24343.5 3700.4 28329.1 28329.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1770 3.2e-05 512 430 416 534528 29.192 13.2741 188.192 417.053 647.931 648.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 3.2e-05 1024 140 1184 534528 54.9814 26.7486 679.586 833.463 1594.98 1595.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 0.001024 1024 130 416 18048 0.770048 5.90438 50.1043 56.8223 56.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000512 4096 200 864 36672 6.61206 95.839 209.234 311.726 311.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.000512 1024 450 896 32640 1.44029 1.66835 24.3878 52.4487 80.0179 80.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.000256 512 260 832 59904 2.90493 1.68403 26.2392 51.8274 82.7807 82.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1580 0.000256 512 230 288 69888 2.23606 1.70394 10.3154 52.3272 66.6856 66.7811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 6.4e-05 2048 130 1312 271872 44.1941 28.2944 704.965 837.613 1615.19 1615.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000256 4096 490 3136 68928 13.971 651.242 418.814 1084.07 1084.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 3.2e-05 4096 230 7232 592896 161.475 123.538 15881.2 3707.76 19874.3 19874.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1770 3.2e-05 512 430 416 528384 29.0362 13.1297 123.744 412.667 578.793 578.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 3.2e-05 1024 140 1184 525312 55.2041 26.5749 581.979 829.193 1493.15 1493.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 0.001024 1024 130 416 17856 0.76016 4.97459 49.9775 55.757 55.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000512 4096 200 864 36576 6.60896 83.7147 209.204 299.571 299.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.000512 1024 450 896 32256 1.43334 1.6609 21.2746 52.3105 76.7512 76.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.000256 512 260 832 59904 2.86557 1.67722 22.9451 51.368 79.0083 79.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1580 0.000256 512 230 288 69120 2.23757 1.6935 8.89542 52.1283 65.0611 65.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 6.4e-05 2048 130 1312 271872 43.9992 28.2953 616.018 835.72 1524.16 1524.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000256 4096 490 3136 68832 13.9575 566.443 418.775 999.221 999.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 3.2e-05 4096 230 7232 592128 161.939 124.053 13647.8 3702.91 17637 17637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1770 3.2e-05 512 430 416 516096 29.276 13.0396 103.402 408.506 554.441 554.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 3.2e-05 1024 140 1184 540800 54.9163 26.976 1042.27 837.801 1962.17 1962.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 0.001024 1024 130 416 18200 0.76624 9.20182 51.2759 61.2874 61.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000512 4096 200 864 36800 6.60701 145.765 209.42 361.837 361.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.000512 1024 450 896 33000 1.44179 1.65696 37.1618 52.3434 92.6774 92.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.000256 512 260 832 61600 2.91821 1.71008 40.6179 52.304 97.6782 97.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1580 0.000256 512 230 288 70800 2.2497 1.7143 15.4827 52.5591 72.1127 72.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 6.4e-05 2048 130 1312 272800 44.362 28.3546 1076.48 837.885 1987.21 1987.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000256 4096 490 3136 69100 13.9701 994.565 419.805 1428.39 1428.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 3.2e-05 4096 230 7232 593600 162.282 123.765 24023.7 3710.15 28020.2 28020.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1770 3.2e-05 512 430 416 537600 29.0453 13.3243 187.506 416.953 647.048 647.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 3.2e-05 1024 140 1184 537600 54.5706 26.8104 717.669 833.416 1632.67 1632.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 0.001024 1024 130 416 18000 0.77392 6.39354 50.0553 57.2668 57.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000512 4096 200 864 36600 6.59674 100.47 208.831 315.943 315.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.000512 1024 450 896 32800 1.44266 1.66653 25.7963 52.4692 81.4466 81.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.000256 512 260 832 60800 2.89517 1.69373 28.0429 51.8166 84.583 84.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1580 0.000256 512 230 288 70400 2.24445 1.70973 10.8427 52.3429 67.2433 67.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 6.4e-05 2048 130 1312 272000 44.3628 28.4736 743.966 837.935 1654.88 1655.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000256 4096 490 3136 69000 13.9633 692.321 419.132 1125.46 1125.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 3.2e-05 4096 230 7232 593600 161.975 123.811 16957.2 3711.18 20954.5 20954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1770 3.2e-05 512 430 416 524800 29.4157 13.1604 128.853 412.641 584.291 584.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 3.2e-05 1024 140 1184 537600 55.2132 26.9704 599.713 838.054 1520.15 1520.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 0.001024 1024 130 416 18000 0.765952 5.29203 51.247 57.3496 57.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000512 4096 200 864 36600 6.61094 83.9741 209.421 300.049 300.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.000512 1024 450 896 32400 1.43786 1.64752 21.1873 52.0787 76.4229 76.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.000256 512 260 832 60000 2.92134 1.69443 23.1342 51.9005 79.779 79.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1580 0.000256 512 230 288 69600 2.23622 1.69366 8.95622 51.8895 64.8816 64.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 6.4e-05 2048 130 1312 271200 44.5647 28.4223 618.11 838.401 1529.63 1529.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000256 4096 490 3136 68700 13.9452 571.898 418.173 1004.06 1004.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 3.2e-05 4096 230 7232 592800 162.404 123.608 13964.9 3690.2 17941.5 17941.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1770 3.2e-05 512 430 416 518400 29.9802 13.165 106.12 412.793 562.278 562.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 3.2e-05 1024 140 1184 537600 55.0999 26.9128 1002.09 837.191 1921.5 1921.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 0.001024 1024 130 416 18144 0.773952 8.71629 50.1311 59.6644 59.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000512 4096 200 864 36848 6.62182 140.864 209.719 357.251 357.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.000512 1024 450 896 32928 1.4359 1.6551 35.8031 52.2905 91.2596 91.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.000256 512 260 832 61824 2.9208 1.71008 39.5788 52.5404 96.8803 96.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1580 0.000256 512 230 288 70784 2.24237 1.70816 15.0338 52.5291 71.6201 71.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 6.4e-05 2048 130 1312 272384 44.2263 28.3162 1050.03 837.304 1960.01 1960.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000256 4096 490 3136 69104 13.9674 977.568 419.286 1410.87 1410.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 3.2e-05 4096 230 7232 593152 161.434 123.478 23574.8 3691.29 27551.3 27551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1770 3.2e-05 512 430 416 537600 29.4955 13.3633 184.426 418.69 646.196 646.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 3.2e-05 1024 140 1184 537600 55.0283 26.88 700.027 837.219 1619.35 1619.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 0.001024 1024 130 416 17920 0.76144 6.15162 49.9723 56.9279 56.9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000512 4096 200 864 36736 6.6272 98.9327 209.693 315.296 315.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.000512 1024 450 896 32704 1.43155 1.64864 25.0343 52.1388 80.3243 80.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.000256 512 260 832 60928 2.89482 1.69322 27.1427 52.0073 83.8667 83.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1580 0.000256 512 230 288 69888 2.22368 1.69318 10.5494 51.9954 66.5682 66.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 6.4e-05 2048 130 1312 272384 44.1315 28.3587 728.099 837.506 1638.23 1638.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000256 4096 490 3136 68992 13.9694 673.792 419.231 1107.04 1107.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 3.2e-05 4096 230 7232 593152 161.159 123.72 16448.6 3692.49 20426.3 20426.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1770 3.2e-05 512 430 416 530432 29.0552 13.1613 127.135 414.074 583.642 583.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 3.2e-05 1024 140 1184 537600 55.1305 26.9172 579.874 837.406 1499.53 1499.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 0.001024 1024 130 416 17808 0.759936 5.18963 49.9794 55.9732 56.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000512 4096 200 864 36624 6.62144 81.6668 209.694 298.027 298.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 0.000512 1024 450 896 32256 1.43155 1.64454 20.5476 51.9861 75.6821 75.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.000256 512 260 832 59136 2.85274 1.65981 21.929 50.88 77.4485 77.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1580 0.000256 512 230 288 68544 2.22752 1.68768 8.57939 51.7734 64.3751 64.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 6.4e-05 2048 130 1312 271488 44.2831 28.3478 597.864 837.791 1508.42 1508.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000256 4096 490 3136 68880 13.9878 552.847 419.245 986.123 986.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 3.2e-05 4096 230 7232 591360 162.102 124.213 13432.1 3699.11 17417.9 17418.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1770 3.2e-05 512 430 416 537600 29.4703 13.3612 106.312 418.867 568.228 568.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 3.2e-05 1024 140 1184 537600 54.8996 26.8884 974.714 835.045 1891.75 1891.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 0.001024 1024 130 416 18240 0.778368 8.86259 51.3186 61.0031 61.0529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000512 4096 200 864 36840 6.6233 139.921 209.691 356.28 356.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.000512 1024 450 896 32880 1.44384 1.66288 35.0619 52.4698 90.7114 90.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.000256 512 260 832 61440 2.92461 1.70701 38.2386 52.4096 95.4079 95.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1580 0.000256 512 230 288 70560 2.24467 1.70496 14.7844 52.4007 71.2414 71.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 6.4e-05 2048 130 1312 272640 44.3113 28.3442 1028.21 837.73 1938.73 1938.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000256 4096 490 3136 69120 13.9428 965.601 419.367 1398.96 1399.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 3.2e-05 4096 230 7232 593280 161.871 123.675 23323.7 3691.5 27301.1 27301.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1770 3.2e-05 512 430 416 537600 29.29 13.353 179.759 417.622 640.242 640.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 3.2e-05 1024 140 1184 537600 54.8521 26.8592 707.503 834.606 1624.02 1624.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 0.001024 1024 130 416 18000 0.774144 6.10694 50.0859 57.0104 57.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000512 4096 200 864 36720 6.62723 99.5082 209.561 315.739 315.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.000512 1024 450 896 32160 1.42624 1.64454 24.8813 51.9517 79.9749 80.0624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.000256 512 260 832 59520 2.9167 1.68954 26.819 51.8098 83.3653 83.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1580 0.000256 512 230 288 70080 2.24778 1.70762 10.6308 52.4398 67.1292 67.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 6.4e-05 2048 130 1312 270720 44.1771 28.3066 729.691 834.879 1637.18 1637.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000256 4096 490 3136 68880 13.9734 674.969 418.42 1107.41 1107.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 3.2e-05 4096 230 7232 592320 161.692 123.687 16311.8 3696.17 20293.7 20294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1770 3.2e-05 512 430 416 522240 29.5306 13.1514 124.251 412.439 579.582 579.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 3.2e-05 1024 140 1184 529920 55.7055 26.8964 576.856 835.568 1495.23 1495.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 0.001024 1024 130 416 18000 0.773152 5.13536 51.3238 57.2738 57.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000512 4096 200 864 36360 6.55981 82.217 208.453 297.272 297.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.000512 1024 450 896 31680 1.43034 1.63018 20.6337 51.8377 75.6034 75.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.000256 512 260 832 60480 2.95638 1.71056 22.8702 52.5849 80.2527 80.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1580 0.000256 512 230 288 70560 2.25798 1.71008 8.93834 52.5725 65.583 65.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 6.4e-05 2048 130 1312 270720 44.3496 28.3542 601.663 836 1510.5 1510.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000256 4096 490 3136 68760 13.9817 559.628 418.808 992.461 992.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 3.2e-05 4096 230 7232 591840 162.194 124.054 13758.7 3693.71 17738.9 17739.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1770 3.2e-05 512 430 416 529920 29.8935 13.3544 106.067 418.065 567.598 567.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 3.2e-05 1024 140 1184 536576 54.9644 26.8411 991.818 835.956 1909.77 1909.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 0.001024 1024 130 416 18176 0.770048 8.60797 51.2688 60.6906 60.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000512 4096 200 864 36736 6.60259 139.471 209.23 355.347 355.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.000512 1024 450 896 33024 1.44179 1.67245 35.6886 52.5349 91.4073 91.4964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.000256 512 260 832 61440 2.91926 1.70598 38.7576 52.476 95.9858 96.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1580 0.000256 512 230 288 70656 2.23805 1.70394 14.9822 52.4587 71.4888 71.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 6.4e-05 2048 130 1312 273408 44.1284 28.3287 1035.89 838.823 1947.31 1947.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000256 4096 490 3136 69120 13.9749 954.591 419.879 1388.49 1388.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 3.2e-05 4096 230 7232 593408 161.295 123.38 23003.8 3693.48 26982.2 26982.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1770 3.2e-05 512 430 416 540672 29.025 13.326 180.533 418.062 641.159 641.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 3.2e-05 1024 140 1184 532480 55.3268 27.0725 668.44 836.099 1587.13 1587.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 0.001024 1024 130 416 17920 0.770976 5.89011 50.0265 56.7303 56.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000512 4096 200 864 36608 6.60394 93.8683 209.228 309.742 309.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 0.000512 1024 450 896 32256 1.42832 1.64678 23.6052 52.0253 78.7779 78.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.000256 512 260 832 61440 2.92806 1.70771 26.4851 52.5579 83.8038 83.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1580 0.000256 512 230 288 70656 2.24118 1.70598 10.3031 52.5457 66.9017 66.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 6.4e-05 2048 130 1312 272384 44.0219 28.3187 697.458 836.396 1606.33 1606.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000256 4096 490 3136 68864 13.9663 640.852 418.812 1073.68 1073.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 3.2e-05 4096 230 7232 592896 161.789 123.787 15601.3 3700.86 19588.1 19588.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1770 3.2e-05 512 430 416 540672 29.0264 13.3204 124.051 418.552 585.169 585.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 3.2e-05 1024 140 1184 528384 54.4005 26.4566 594.912 825.337 1501.31 1501.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 0.001024 1024 130 416 17664 0.753728 5.02704 49.8531 55.6782 55.7281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000512 4096 200 864 36480 6.6048 85.9459 209.24 301.832 301.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.000512 1024 450 896 32256 1.43418 1.65274 21.5479 52.1926 76.8988 76.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.000256 512 260 832 58368 2.95238 1.69142 22.8199 51.965 79.5578 79.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1580 0.000256 512 230 288 69120 2.22768 1.69043 9.03418 51.9483 65.0045 65.0979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 6.4e-05 2048 130 1312 270336 44.1248 28.2931 628.18 834.046 1534.78 1534.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000256 4096 490 3136 68736 13.9633 587.423 418.836 1020.27 1020.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 3.2e-05 4096 230 7232 591360 161.886 124.046 14265.3 3703.9 18255.4 18255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1770 3.2e-05 512 430 416 516096 29.98 13.1306 106.673 419.473 569.471 569.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 3.2e-05 1024 140 1200 539648 54.9915 26.8959 778.794 838.385 1699.27 1699.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 0.001024 1024 130 400 18368 0.773696 6.36723 51.3142 58.498 58.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000512 4096 200 880 36896 6.63501 109.919 209.732 326.329 326.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1670 0.000512 1024 450 920 33088 1.43645 1.66934 27.719 52.4809 83.3786 83.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 0.000256 512 260 840 62976 2.89331 1.70954 30.2959 52.5675 87.5961 87.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1580 0.000256 512 230 320 71424 2.23232 1.70886 12.7129 52.5542 69.3194 69.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 6.4e-05 2048 130 1320 273152 44.116 28.2891 807.102 838.529 1718.18 1718.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000256 4096 490 3160 69152 13.9843 743.084 419.523 1176.64 1176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 3.2e-05 4096 230 7240 593536 161.268 123.507 17928.3 3693.88 21907.3 21907.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1770 3.2e-05 512 430 440 534528 29.7068 13.3629 144.881 432.773 620.947 621.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 3.2e-05 1024 140 1200 538624 55.0523 26.9043 499.177 838.615 1419.95 1420.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 0.001024 1024 130 400 18304 0.7736 4.14272 51.2786 56.2393 56.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000512 4096 200 880 36864 6.62925 70.1878 209.777 286.639 286.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1670 0.000512 1024 450 920 33024 1.43968 1.66707 18.074 52.4489 73.7009 73.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 0.000256 512 260 840 62464 2.89539 1.70234 19.5387 52.4278 76.6921 76.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1580 0.000256 512 230 320 71168 2.23232 1.7039 20.8142 52.4189 77.2716 77.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 980 6.4e-05 2048 130 1320 272896 44.189 28.4549 605.572 838.654 1517 1517.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.000256 4096 490 3160 69120 13.9898 474.968 419.527 908.531 908.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 3.2e-05 4096 230 7240 593408 161.648 123.64 11510.4 3713.52 15509.6 15509.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1770 3.2e-05 512 430 440 532480 29.7254 13.3243 93.3637 429.301 565.938 566.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 3.2e-05 1024 140 1200 538880 55.1855 26.9585 871.143 838.475 1791.97 1792.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 0.001024 1024 130 400 18360 0.78048 7.2704 51.3123 59.4078 59.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000512 4096 200 880 36880 6.62579 125.243 209.711 341.626 341.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.000512 1024 450 920 33040 1.44179 1.6647 31.4548 52.4749 87.1069 87.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.000256 512 260 840 62720 2.90909 1.71328 34.5497 52.5799 91.8789 91.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1580 0.000256 512 230 320 71360 2.24768 1.70803 13.7987 52.5687 70.4296 70.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 6.4e-05 2048 130 1320 272960 44.3365 28.3509 909.094 838.502 1820.42 1820.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000256 4096 490 3160 69120 13.9858 844.953 419.477 1278.46 1278.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 3.2e-05 4096 230 7240 593600 162.137 123.744 20501.4 3705.67 24493.3 24493.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1770 3.2e-05 512 430 440 532480 29.933 13.3914 163.218 432.313 639.074 639.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 3.2e-05 1024 140 1200 537600 55.0874 26.9409 562.713 838.531 1483.47 1483.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 0.001024 1024 130 400 18320 0.776192 4.68816 51.3149 56.822 56.8715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000512 4096 200 880 36800 6.60682 79.6017 209.494 295.747 295.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.000512 1024 450 920 32960 1.43722 1.66298 20.4807 52.4229 76.0769 76.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.000256 512 260 840 62080 2.8912 1.69885 22.1365 52.1757 79.0301 79.1409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1580 0.000256 512 230 320 71040 2.23245 1.70189 9.7167 52.3821 66.1385 66.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 6.4e-05 2048 130 1320 272640 44.1946 28.3094 582.159 838.587 1493.39 1493.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000256 4096 490 3160 69040 13.9784 536.359 419.254 969.639 969.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 3.2e-05 4096 230 7240 593280 161.431 123.638 12928.3 3694.91 16908.6 16908.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1770 3.2e-05 512 430 440 532480 29.883 13.3698 105.746 419.531 568.748 568.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 3.2e-05 1024 140 1200 533760 55.3888 26.8848 459.121 835.166 1376.76 1376.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 0.001024 1024 130 400 18240 0.775872 3.94717 51.2681 56.0338 56.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000512 4096 200 880 36720 6.6023 64.9746 209.283 280.901 280.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1670 0.000512 1024 450 920 32880 1.4479 1.66458 16.8736 52.4795 72.5361 72.6241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 0.000256 512 260 840 62400 2.91226 1.70598 18.5088 52.4185 75.6727 75.7821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1580 0.000256 512 230 320 71040 2.24112 1.71008 8.2736 52.4032 64.7387 64.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 980 6.4e-05 2048 130 1320 272640 44.3182 28.3633 580.9 837.845 1491.57 1491.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000256 4096 490 3160 69000 13.9776 436.701 419.138 869.86 869.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 3.2e-05 4096 230 7240 592800 162.304 123.881 10526.8 3706.28 14519.6 14519.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1770 3.2e-05 512 430 440 529920 29.863 13.3467 86.5687 417.79 547.781 547.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 3.2e-05 1024 140 1200 537600 55.1741 26.9081 812.334 836.212 1730.83 1730.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 0.001024 1024 130 400 18336 0.782336 6.66829 51.2633 58.7581 58.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000512 4096 200 880 36864 6.61898 114.933 209.438 331.035 331.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.000512 1024 450 920 33024 1.44067 1.66582 29.1539 52.4559 84.7907 84.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.000256 512 260 840 62592 2.90077 1.70598 31.5498 52.4421 88.7297 88.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1580 0.000256 512 230 320 71232 2.23594 1.70598 12.5597 52.4335 69.0414 69.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 6.4e-05 2048 130 1320 273024 44.1434 28.3914 842.813 837.257 1752.74 1752.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000256 4096 490 3160 69120 13.9745 776.899 419.061 1209.98 1210.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 3.2e-05 4096 230 7240 593280 161.607 123.65 18746.9 3689.28 22721.8 22722.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1770 3.2e-05 512 430 440 531456 29.8808 13.3704 151.169 418.402 613.042 613.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 3.2e-05 1024 140 1200 537600 55.0279 26.878 532.377 836.434 1450.92 1451.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 0.001024 1024 130 400 18240 0.774144 4.31686 51.2054 56.3405 56.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000512 4096 200 880 36768 6.61085 75.2409 209.222 291.119 291.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.000512 1024 450 920 32832 1.43427 1.66083 19.2878 52.2755 74.7329 74.8135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.000256 512 260 840 62208 2.88573 1.86176 20.8774 52.2236 77.9736 78.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1580 0.000256 512 230 320 71040 2.23226 1.70394 8.45594 52.4684 64.9653 65.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 6.4e-05 2048 130 1320 272640 44.0916 28.298 551.57 836.504 1460.6 1460.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000256 4096 490 3160 69024 13.9819 507.534 418.755 940.317 940.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 3.2e-05 4096 230 7240 593280 161.302 123.587 12200.5 3690.38 16176.1 16176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1770 3.2e-05 512 430 440 528384 29.6713 13.2773 98.1382 416.382 557.682 557.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 3.2e-05 1024 140 1200 534528 55.155 27.1315 437.379 835.071 1354.93 1355.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 0.001024 1024 130 400 18144 0.772032 3.66797 50.1083 54.5903 54.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000512 4096 200 880 36720 6.60912 61.6263 209.377 277.654 277.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 0.000512 1024 450 920 32832 1.43997 1.66938 15.9498 52.5004 71.6318 71.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.000256 512 260 840 61056 2.89632 1.69034 17.0952 52.0357 73.8437 73.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1580 0.000256 512 230 320 70848 2.24115 1.70682 6.97872 52.4135 63.4431 63.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 6.4e-05 2048 130 1320 273024 44.147 28.3377 452.915 838.288 1363.82 1363.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000256 4096 490 3160 68976 13.9727 414.601 419.072 847.69 847.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 3.2e-05 4096 230 7240 592704 161.397 123.817 10032 3694.2 14011.8 14012.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1770 3.2e-05 512 430 440 525312 29.6404 13.2055 81.9869 414.623 539.676 539.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 3.2e-05 1024 140 1200 537600 55.2117 26.9349 1178.9 837.126 2098.38 2098.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 0.001024 1024 130 400 18312 0.78464 10.1128 51.273 62.2126 62.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000512 4096 200 880 36848 6.61568 162.996 209.62 379.276 379.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.000512 1024 450 920 33040 1.44662 1.66835 42.6018 52.5171 98.304 98.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.000256 512 260 840 62720 2.90163 1.70742 45.4476 52.5011 102.688 102.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1580 0.000256 512 230 320 71232 2.24352 1.71146 18.2274 52.4906 74.7824 74.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 6.4e-05 2048 130 1320 272832 44.292 28.3689 1209.67 838.346 2120.82 2120.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000256 4096 490 3160 69104 13.9857 1099.44 419.347 1532.82 1532.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 3.2e-05 4096 230 7240 593376 161.928 123.761 26590.7 3691.48 30568.2 30568.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1770 3.2e-05 512 430 440 530432 30.0229 13.3807 213.332 418.659 675.61 675.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 3.2e-05 1024 140 1200 537600 55.1097 26.9128 737.924 836.645 1656.79 1656.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 0.001024 1024 130 400 18256 0.778656 6.00566 51.2507 58.0792 58.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000512 4096 200 880 36736 6.61814 103.709 209.18 319.55 319.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.000512 1024 450 920 32704 1.43475 1.65507 26.3956 52.2591 81.8174 81.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.000256 512 260 840 62720 2.89779 1.70742 29.3226 52.5037 86.5576 86.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1580 0.000256 512 230 320 71232 2.23968 1.70678 11.763 52.4904 68.3086 68.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 6.4e-05 2048 130 1320 272384 44.1671 28.3019 761.033 836.735 1670.37 1670.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000256 4096 490 3160 68992 13.9772 695.316 418.765 1128.11 1128.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 3.2e-05 4096 230 7240 593152 161.388 123.647 16749.6 3708.07 20743.1 20743.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1770 3.2e-05 512 430 440 530432 29.9862 13.3672 137.543 418.412 599.527 599.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 3.2e-05 1024 140 1200 537600 55.2441 26.966 599.377 837.373 1519.16 1519.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 0.001024 1024 130 400 18144 0.775584 4.95206 51.1966 56.9688 57.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000512 4096 200 880 36624 6.59456 83.723 209.046 299.407 299.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.000512 1024 450 920 32592 1.43978 1.64864 21.5038 52.2227 76.8888 76.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.000256 512 260 840 61824 2.93306 1.70653 23.737 52.5843 81.0901 81.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1580 0.000256 512 230 320 71232 2.24768 1.71117 9.77619 52.5751 66.4126 66.5088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 6.4e-05 2048 130 1320 271488 44.4232 28.3734 617.996 837.548 1528.48 1528.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000256 4096 490 3160 68880 13.974 565.357 418.79 998.166 998.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 3.2e-05 4096 230 7240 592704 161.965 123.952 13633 3713.11 17632.3 17632.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1770 3.2e-05 512 430 440 526848 30.2608 13.3697 112.075 423.461 579.386 579.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 3.2e-05 1024 140 1200 538624 55.0093 26.9052 1096.78 837.594 2016.49 2016.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 0.001024 1024 130 400 18304 0.773664 9.33405 51.2469 61.3961 61.4482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000512 4096 200 880 36864 6.63194 152.793 209.521 368.99 369.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.000512 1024 450 920 33024 1.4377 1.67027 39.6564 52.3838 95.2164 95.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.000256 512 260 840 62464 2.89046 1.70294 42.4726 52.367 99.5617 99.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1580 0.000256 512 230 320 71168 2.23354 1.70394 17.1982 52.355 73.5934 73.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 6.4e-05 2048 130 1320 272896 44.1428 28.3564 1128.31 837.65 2038.59 2038.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000256 4096 490 3160 69120 13.991 1031.16 419.029 1464.22 1464.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 3.2e-05 4096 230 7240 593408 161.65 123.64 24756.1 3690.19 28731.9 28732.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1770 3.2e-05 512 430 440 532480 29.7158 13.3283 201.827 417.522 662.609 662.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 3.2e-05 1024 140 1200 536576 54.9801 26.8363 684.869 834.933 1601.81 1601.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 0.001024 1024 130 400 18176 0.775872 5.7857 51.1564 57.7607 57.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000512 4096 200 880 36736 6.61469 97.1071 209.175 312.939 312.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.000512 1024 450 920 33024 1.44429 1.67078 25.3709 52.4714 81.0293 81.1136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.000256 512 260 840 62464 2.89875 1.70547 27.4536 52.4088 84.5895 84.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1580 0.000256 512 230 320 71168 2.23565 1.70394 11.3798 52.4002 67.8236 67.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 6.4e-05 2048 130 1320 272384 44.2186 28.3618 716.001 837.818 1626.53 1626.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000256 4096 490 3160 68992 13.9791 649.271 418.681 1081.97 1082.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 3.2e-05 4096 230 7240 592896 161.53 123.829 15585.3 3711.66 19582.7 19582.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1770 3.2e-05 512 430 440 532480 29.701 13.3281 130.69 417.744 591.684 591.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 3.2e-05 1024 140 1200 534528 54.82 26.7436 556.075 833.279 1471.12 1471.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 0.001024 1024 130 400 18048 0.767488 4.62858 50.0502 55.4901 55.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000512 4096 200 880 36672 6.61498 78.9542 209.431 295.046 295.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.000512 1024 450 920 32640 1.4377 1.66912 20.1309 52.4481 75.7561 75.8415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.000256 512 260 840 61440 2.87219 1.68755 21.7515 51.8284 78.2646 78.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1580 0.000256 512 230 320 70656 2.23334 1.70189 9.18563 52.3287 65.556 65.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 6.4e-05 2048 130 1320 271872 44.1773 28.2974 579.151 837.611 1489.37 1489.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000256 4096 490 3160 68928 13.9829 529.791 419.178 962.998 963.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 3.2e-05 4096 230 7240 592896 161.453 123.516 12735 3693.56 16713.8 16714.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1770 3.2e-05 512 430 440 516096 30.0095 13.1256 103.17 412.688 559.209 559.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 3.2e-05 1024 140 1200 539136 55.1829 26.9552 1121.94 837.589 2041.85 2042.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 0.001024 1024 130 400 18288 0.778112 9.29997 51.2439 61.3641 61.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000512 4096 200 880 36864 6.61267 156.514 209.651 372.821 372.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.000512 1024 450 920 32976 1.44384 1.66109 40.2286 52.3721 95.7768 95.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.000256 512 260 840 62208 2.90723 1.70333 43.837 52.3479 100.922 101.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1580 0.000256 512 230 320 71424 2.24976 1.71011 17.6707 52.5303 74.2671 74.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 6.4e-05 2048 130 1320 273024 44.2962 28.3364 1154.54 837.644 2064.95 2065.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000256 4096 490 3160 69048 13.9692 1062.44 418.842 1495.3 1495.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 3.2e-05 4096 230 7240 593280 161.952 123.716 25499 3689.42 29474.4 29474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1770 3.2e-05 512 430 440 529920 29.8392 13.3479 207.836 417.458 668.693 668.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 3.2e-05 1024 140 1200 534528 55.1637 26.8557 722.282 834.623 1639.12 1639.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 0.001024 1024 130 400 18144 0.771616 5.94403 50.0914 56.8502 56.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000512 4096 200 880 36720 6.6089 102.496 209.264 318.411 318.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.000512 1024 450 920 32832 1.44019 1.66707 26.2758 52.4715 81.9287 82.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.000256 512 260 840 61056 2.89507 1.6937 28.0356 52.0117 84.7645 84.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1580 0.000256 512 230 320 70848 2.2368 1.70394 11.3777 52.3848 67.8118 67.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 6.4e-05 2048 130 1320 273024 44.1612 28.4011 750.65 837.855 1661.21 1661.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000256 4096 490 3160 68976 13.9807 687.581 418.849 1120.46 1120.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 3.2e-05 4096 230 7240 592704 161.47 123.799 16440.8 3711.31 20437.7 20438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1770 3.2e-05 512 430 440 525312 29.6076 13.205 133.27 414.416 590.715 590.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 3.2e-05 1024 140 1200 532224 55.5033 26.8854 632.333 834.685 1549.6 1549.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 0.001024 1024 130 400 18144 0.776192 5.28778 51.238 57.3473 57.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000512 4096 200 880 36720 6.61728 90.3038 209.647 306.61 306.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.000512 1024 450 920 32400 1.43526 1.6425 22.9684 51.9907 78.1076 78.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.000256 512 260 840 62208 2.91987 1.7113 25.106 52.4464 82.3112 82.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1580 0.000256 512 230 320 70848 2.24506 1.7081 10.2647 52.4332 66.7568 66.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 6.4e-05 2048 130 1320 271296 44.3311 28.3371 658.123 834.929 1565.85 1565.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000256 4096 490 3160 68904 13.9813 607.021 418.845 1039.89 1039.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 3.2e-05 4096 230 7240 592704 162.681 124.053 14558.6 3697.83 18543.5 18543.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1770 3.2e-05 512 430 440 525312 30.2338 13.3485 117.19 417.431 578.42 578.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 3.2e-05 1024 140 1200 525312 55.2165 26.5731 557.501 828.498 1467.98 1468.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 0.001024 1024 130 400 17856 0.760192 4.8336 49.8973 55.5349 55.5862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000512 4096 200 880 36576 6.60675 80.7997 209.229 296.677 296.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.000512 1024 450 920 32256 1.43565 1.66042 20.5331 52.2649 75.9641 76.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.000256 512 260 840 59904 2.86624 1.67418 22.0602 51.3324 78.0616 78.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1580 0.000256 512 230 320 70272 2.22694 1.69274 9.07462 52.0891 65.1869 65.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 6.4e-05 2048 130 1320 271872 44.0168 28.4769 584.758 834.991 1492.37 1492.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000256 4096 490 3160 68832 13.9807 540.544 418.771 973.34 973.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 3.2e-05 4096 230 7240 592128 161.963 124.066 13058.4 3699.75 17044.5 17044.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1770 3.2e-05 512 430 440 516096 29.2803 13.0332 103.831 408.153 554.514 554.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 3.2e-05 1024 140 1200 537600 55.0847 26.9362 1044.65 838.453 1965.32 1965.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 0.001024 1024 130 400 18320 0.776288 8.72448 51.3065 60.8541 60.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000512 4096 200 880 36800 6.61299 147.724 209.471 363.852 363.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.000512 1024 450 920 32960 1.43974 1.6641 37.8717 52.4164 93.4639 93.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.000256 512 260 840 62080 2.88272 1.69789 40.9891 52.1675 97.8649 97.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1580 0.000256 512 230 320 71040 2.22864 1.70477 16.4856 52.3709 72.8967 72.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 6.4e-05 2048 130 1320 272640 44.2086 28.332 1080.86 838.673 1992.21 1992.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000256 4096 490 3160 69040 13.9791 995.029 419.092 1428.15 1428.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 3.2e-05 4096 230 7240 593280 161.447 123.642 23847.5 3708.65 27841.6 27841.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1770 3.2e-05 512 430 440 532480 29.8596 13.3768 194.329 431.104 668.88 669.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 3.2e-05 1024 140 1200 537600 55.0242 26.9005 710.368 837.935 1630.43 1630.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 0.001024 1024 130 400 18240 0.767712 5.94765 51.2908 58.0506 58.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000512 4096 200 880 36640 6.59549 100.099 208.895 315.632 315.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.000512 1024 450 920 32640 1.43558 1.6631 25.4139 52.2694 80.8567 80.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.000256 512 260 840 61440 2.87184 1.68582 28.0319 51.7583 84.4843 84.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1580 0.000256 512 230 320 70400 2.22666 1.69965 11.2795 52.1758 67.4828 67.5811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 6.4e-05 2048 130 1320 272640 44.1331 28.3656 731.75 838.128 1642.51 1642.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000256 4096 490 3160 68960 13.9858 678.767 418.773 1111.57 1111.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 3.2e-05 4096 230 7240 593280 161.208 123.545 16442.1 3708.95 20436.2 20436.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1770 3.2e-05 512 430 440 532480 29.8304 13.3492 134.818 419.232 597.462 597.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 3.2e-05 1024 140 1200 529920 55.6236 26.8616 589.225 834.605 1506.52 1506.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 0.001024 1024 130 400 18000 0.776288 5.12634 50.0259 55.9724 56.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000512 4096 200 880 36480 6.56438 83.9525 208.452 299.015 299.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.000512 1024 450 920 32160 1.43277 1.64499 21.15 51.9494 76.2533 76.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.000256 512 260 840 61440 2.87632 1.68973 23.6441 51.8141 80.1546 80.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1580 0.000256 512 230 320 71040 2.23834 1.70797 9.64493 52.4434 66.1397 66.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 6.4e-05 2048 130 1320 270720 44.1743 28.3648 611.651 834.875 1519.2 1519.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000256 4096 490 3160 68880 13.9874 566.589 418.773 999.395 999.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 3.2e-05 4096 230 7240 592320 161.575 123.688 13700.5 3710.1 17696.2 17696.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1770 3.2e-05 512 430 440 522240 29.5398 13.1466 110.518 412.332 565.756 565.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 3.2e-05 1024 140 1200 532480 55.5905 26.9066 571.396 838.16 1492.25 1492.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 0.001024 1024 130 400 17920 0.767712 5.0152 50.0256 55.8515 55.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000512 4096 200 880 36480 6.59437 85.1217 208.893 300.654 300.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 0.000512 1024 450 920 32000 1.4295 1.64669 20.7914 52.0534 75.9952 76.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.000256 512 260 840 61440 2.88173 1.6896 23.0683 51.8652 79.6351 79.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1580 0.000256 512 230 320 69120 2.2273 1.69114 9.25709 51.8503 65.1305 65.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 6.4e-05 2048 130 1320 268800 44.1004 28.1682 600.467 831.664 1504.53 1504.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000256 4096 490 3160 68800 13.986 569.557 418.783 1002.37 1002.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 3.2e-05 4096 230 7240 592640 161.597 124.327 13765.8 3698.96 17751 17751.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1770 3.2e-05 512 430 440 512000 30.3417 13.1256 105.203 412.315 561.205 561.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 3.2e-05 1024 140 1200 537600 55.0135 26.8833 974.362 837.18 1893.64 1893.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 0.001024 1024 130 400 18240 0.782336 8.28438 51.2295 60.3396 60.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000512 4096 200 880 36768 6.61306 139.759 209.413 355.828 355.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.000512 1024 450 920 32832 1.4368 1.66278 35.5995 52.3123 91.0831 91.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.000256 512 260 840 62208 2.88381 1.69779 38.6905 52.2714 95.6748 95.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1580 0.000256 512 230 320 71040 2.23824 1.70803 15.6974 52.5187 72.2681 72.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 6.4e-05 2048 130 1320 272640 44.0957 28.4979 1017.01 837.262 1927 1927.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000256 4096 490 3160 69024 13.9739 943.428 419.135 1376.58 1376.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 3.2e-05 4096 230 7240 593280 161.353 123.59 22842.2 3693.76 26821.2 26821.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1770 3.2e-05 512 430 440 528384 29.6716 13.2744 181.525 416.623 641.307 641.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 3.2e-05 1024 140 1200 534528 54.8068 26.7482 695.996 832.46 1610.21 1610.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 0.001024 1024 130 400 18048 0.765728 5.6625 50.0226 56.4936 56.5419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000512 4096 200 880 36672 6.60685 98.6831 209.231 314.563 314.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.000512 1024 450 920 32640 1.4377 1.66963 25.1362 52.402 80.7196 80.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.000256 512 260 840 61440 2.87203 1.68566 27.3051 51.7751 83.7622 83.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1580 0.000256 512 230 320 70656 2.23341 1.70061 11.209 52.282 67.5316 67.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 6.4e-05 2048 130 1320 271872 44.1856 28.29 722.698 836.796 1632.1 1632.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000256 4096 490 3160 68928 13.9811 667.94 418.774 1100.74 1100.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 3.2e-05 4096 230 7240 592896 161.446 123.505 16064.2 3709.31 20058.8 20059.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1770 3.2e-05 512 430 440 516096 29.987 13.122 127.202 412.379 582.907 583.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 3.2e-05 1024 140 1200 525312 55.2001 26.5775 566.575 829.276 1477.82 1477.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 0.001024 1024 130 400 17856 0.761856 4.90915 49.9199 55.6333 55.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000512 4096 200 880 36576 6.60931 82.3867 209.427 298.468 298.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.000512 1024 450 920 32256 1.43677 1.66506 20.8355 52.3196 76.3274 76.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.000256 512 260 840 59904 2.86605 1.67603 22.3431 51.3752 78.3913 78.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1580 0.000256 512 230 320 70272 2.22566 1.6935 9.20067 52.1364 65.3641 65.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 6.4e-05 2048 130 1320 271872 44.0041 28.3689 595.963 835.807 1504.27 1504.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000256 4096 490 3160 68832 13.9815 549.409 419.177 982.614 982.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 3.2e-05 4096 230 7240 592128 161.953 124.117 13205.7 3703.59 17195.7 17196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1770 3.2e-05 512 430 440 516096 29.278 13.037 105.291 408.61 556.423 556.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 3.2e-05 1024 140 1200 528384 54.3888 26.4623 535.773 824.519 1441.34 1441.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 0.001024 1024 130 400 17664 0.763904 4.34381 49.7673 54.9203 54.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000512 4096 200 880 36480 6.61642 76.6172 209.235 292.513 292.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.000512 1024 450 920 32256 1.4377 1.65696 19.8185 52.1423 75.1302 75.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.000256 512 260 840 61440 2.88733 1.69024 21.4436 51.914 78.0663 78.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1580 0.000256 512 230 320 69120 2.22608 1.69062 8.67395 51.8946 64.5923 64.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 6.4e-05 2048 130 1320 270336 44.1323 28.1877 558.899 833.215 1464.57 1464.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000256 4096 490 3160 68736 13.9817 514.116 418.784 946.926 946.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 3.2e-05 4096 230 7240 591360 162.012 124.065 12308.9 3697.24 16292.5 16292.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1770 3.2e-05 512 430 440 516096 30.0013 13.1294 98.2611 412.352 553.967 554.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 3.2e-05 1024 140 1200 537600 55.2416 26.967 1021.39 837.058 1940.85 1941.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 0.001024 1024 130 400 18300 0.77888 8.31603 51.2911 60.4277 60.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000512 4096 200 880 36800 6.60611 143.92 209.422 359.991 360.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.000512 1024 450 920 32800 1.44394 1.6569 36.6836 52.293 92.1516 92.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.000256 512 260 840 62400 2.89789 1.70467 40.1904 52.2513 97.1762 97.2877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1580 0.000256 512 230 320 71200 2.24714 1.71075 16.1571 52.5085 72.7305 72.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 6.4e-05 2048 130 1320 272800 44.3464 28.3505 1058.71 837.06 1968.6 1968.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000256 4096 490 3160 69000 13.9797 974.124 418.705 1406.86 1406.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 3.2e-05 4096 230 7240 593200 162.609 124.032 23443.7 3692.11 27422.8 27423.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1770 3.2e-05 512 430 440 524800 30.097 13.3222 188.582 416.439 648.655 648.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 3.2e-05 1024 140 1200 531200 55.3828 26.8123 689.181 833.45 1605.03 1605.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 0.001024 1024 130 400 18200 0.774688 5.85728 51.3137 57.9899 58.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000512 4096 200 880 36600 6.59638 98.4188 209.043 314.101 314.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.000512 1024 450 920 32800 1.44157 1.66502 25.1724 52.4714 80.8222 80.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.000256 512 260 840 60800 2.89914 1.69165 26.9702 51.8233 83.5085 83.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1580 0.000256 512 230 320 70400 2.24051 1.70787 11.0332 52.3421 67.4286 67.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 6.4e-05 2048 130 1320 272000 44.3526 28.4078 717.379 837.962 1628.23 1628.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000256 4096 490 3160 68800 13.9591 659.599 418.474 1092.08 1092.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 3.2e-05 4096 230 7240 592800 162.756 124.133 15925.2 3701.03 19913.4 19913.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1770 3.2e-05 512 430 440 512000 30.3848 13.1571 125.459 412.637 581.85 582.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 3.2e-05 1024 140 1200 537600 55.2535 26.9721 602.725 838.051 1523.2 1523.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 0.001024 1024 130 400 18000 0.776064 4.92461 50.1267 55.8691 55.9186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000512 4096 200 880 36600 6.61091 85.2964 209.621 301.571 301.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.000512 1024 450 920 32400 1.43587 1.64573 21.9316 52.0765 77.1596 77.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.000256 512 260 840 60000 2.92118 1.69408 23.2702 51.8991 79.9116 80.0215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1580 0.000256 512 230 320 69600 2.23962 1.69539 9.71658 51.886 65.6407 65.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 6.4e-05 2048 130 1320 271200 44.5622 28.3796 620.033 838.421 1531.53 1531.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000256 4096 490 3160 68700 13.9716 584.055 418.523 1016.59 1016.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 3.2e-05 4096 230 7240 591600 163.055 124.565 14243.8 3722.19 18253.9 18254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1770 3.2e-05 512 430 440 518400 29.9929 13.1649 110.978 412.674 567.024 567.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 3.2e-05 1024 140 1200 524800 54.7736 26.4865 542.525 824.347 1448.32 1448.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 0.001024 1024 130 400 18000 0.775104 4.64486 51.2883 56.7518 56.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000512 4096 200 880 36400 6.59283 78.6501 208.956 294.243 294.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.000512 1024 450 920 32000 1.43232 1.65126 20.3763 52.1482 75.6815 75.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.000256 512 260 840 60800 2.90182 1.69094 21.6125 51.9033 78.2418 78.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1580 0.000256 512 230 320 68800 2.23136 1.69194 8.9473 51.8974 64.8713 64.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 6.4e-05 2048 130 1320 268800 44.3471 28.2769 565.618 833.377 1471.75 1471.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000256 4096 490 3160 68400 13.949 521.601 416.96 952.555 952.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 3.2e-05 4096 230 7240 592000 161.962 124.217 12629.9 3695.9 16612.3 16612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1770 3.2e-05 512 430 440 512000 30.3405 13.142 100.57 412.251 556.524 556.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 3.2e-05 1024 140 1200 540672 54.7068 26.8964 838.993 838.481 1759.27 1759.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 0.001024 1024 130 432 18272 0.772096 7.49888 51.3116 59.6255 59.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000512 4096 200 864 36928 6.62125 116.808 209.722 333.194 333.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 0.000512 1024 450 912 32704 1.44122 1.66912 30.0507 52.4837 85.7154 85.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.000256 512 260 864 62208 2.90742 1.70803 33.4728 52.5718 90.7845 90.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1580 0.000256 512 230 288 70784 2.23866 1.71008 13.2714 52.5592 69.8845 69.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 6.4e-05 2048 130 1344 273152 44.0977 28.3686 886.786 838.469 1797.85 1797.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000256 4096 490 3168 69120 13.9868 801.833 419.612 1235.48 1235.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 3.2e-05 4096 230 7248 593536 161.282 123.541 19355.9 3692.14 23333.2 23333.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1770 3.2e-05 512 430 432 538624 29.4044 13.3488 156.097 419.453 618.522 618.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 3.2e-05 1024 140 1200 540672 54.7418 26.8996 544.704 837.941 1464.49 1464.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 0.001024 1024 130 432 18240 0.778464 4.83834 51.2902 56.9514 57.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000512 4096 200 864 36864 6.61866 75.1329 209.406 291.202 291.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1670 0.000512 1024 450 912 32640 1.43853 1.66982 19.5845 52.4108 75.1788 75.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 0.000256 512 260 864 61952 2.90333 1.70691 21.7156 52.3901 78.8486 78.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1580 0.000256 512 230 288 70400 2.23683 1.70598 21.8627 52.3743 78.2838 78.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 980 6.4e-05 2048 130 1344 272896 44.1631 28.2967 667.62 837.968 1578.19 1578.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.000256 4096 490 3168 69056 13.9878 514.158 418.963 947.153 947.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 3.2e-05 4096 230 7248 593408 161.364 123.664 12321.4 3693.31 16300.1 16300.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1770 3.2e-05 512 430 432 536576 29.4285 13.3289 100.663 417.813 561.452 561.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 3.2e-05 1024 140 1200 537600 55.0237 26.8732 448.157 836.458 1366.71 1366.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 0.001024 1024 130 432 18144 0.772896 4.02982 51.1984 56.0444 56.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000512 4096 200 864 36864 6.62733 62.2602 209.541 278.472 278.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 0.000512 1024 450 912 32448 1.43354 1.6599 19.6713 52.2725 75.1083 75.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 0.000256 512 260 864 61440 2.9041 1.69798 17.8249 52.2267 74.782 74.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1580 0.000256 512 230 288 70656 2.23482 1.704 22.0537 52.4783 78.5754 78.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 980 6.4e-05 2048 130 1344 272640 44.1005 28.2788 577.755 836.537 1486.81 1486.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.000256 4096 490 3168 69024 13.9801 425.859 418.903 858.789 858.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 3.2e-05 4096 230 7248 593280 163.174 123.703 10193.9 3703.9 14185 14185.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1770 3.2e-05 512 430 432 534528 29.2091 13.2731 82.8202 416.385 541.902 542.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 3.2e-05 1024 140 1200 540160 55.0744 26.96 817.092 838.639 1737.97 1738.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 0.001024 1024 130 432 18240 0.772704 7.12339 51.2717 59.212 59.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000512 4096 200 864 36920 6.62758 112.746 209.742 329.161 329.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.000512 1024 450 912 32640 1.44419 1.66304 28.9649 52.4801 84.6264 84.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.000256 512 260 864 62400 2.92605 1.71242 32.3314 52.582 89.6831 89.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1580 0.000256 512 230 288 70720 2.24893 1.71357 12.0096 52.574 68.6541 68.7473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 6.4e-05 2048 130 1344 273280 44.2991 28.4039 856.174 838.593 1767.61 1767.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000256 4096 490 3168 69120 13.9899 777.55 419.584 1211.17 1211.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 3.2e-05 4096 230 7248 593600 162.172 123.792 18723.3 3692.98 22702.6 22702.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1770 3.2e-05 512 430 432 540160 29.4109 13.3905 151.627 419.487 614.134 614.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 3.2e-05 1024 140 1200 540160 54.9362 26.9375 535.977 838.598 1456.65 1456.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 0.001024 1024 130 432 18160 0.770048 4.72883 51.2191 56.7605 56.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000512 4096 200 864 36880 6.61706 74.5071 209.716 290.885 290.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 0.000512 1024 450 912 32480 1.43712 1.66768 19.109 52.4169 74.7013 74.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.000256 512 260 864 61440 2.89686 1.69709 21.1517 52.1734 78.048 78.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1580 0.000256 512 230 288 70400 2.23526 1.70128 8.76858 52.3781 65.188 65.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 6.4e-05 2048 130 1344 273280 44.1316 28.4041 561.215 838.576 1472.46 1472.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000256 4096 490 3168 69040 13.9846 507.361 419.376 940.768 940.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 3.2e-05 4096 230 7248 593280 161.308 123.766 12179.8 3724.64 16189.9 16190.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1770 3.2e-05 512 430 432 537600 29.4982 13.3781 98.9444 419.46 561.503 561.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 3.2e-05 1024 140 1200 537600 54.8847 26.9093 438.808 834.439 1355.24 1355.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 0.001024 1024 130 432 18120 0.775424 3.88019 51.1977 55.8972 55.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000512 4096 200 864 36840 6.62618 60.532 209.547 276.749 276.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 0.000512 1024 450 912 32400 1.44394 1.66234 15.7015 52.431 71.3113 71.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.000256 512 260 864 61440 2.93152 1.70803 17.6837 52.3807 74.8289 74.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1580 0.000256 512 230 288 70080 2.24966 1.70701 7.46467 52.3614 63.889 63.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 6.4e-05 2048 130 1344 272640 44.2882 28.41 457.174 837.264 1367.27 1367.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000256 4096 490 3168 69000 13.9839 413.209 418.896 846.135 846.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 3.2e-05 4096 230 7248 592800 162.127 124.057 9974.44 3691.72 13952.7 13953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1770 3.2e-05 512 430 432 537600 29.2945 13.3509 82.8941 418.641 544.402 544.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 3.2e-05 1024 140 1200 539136 54.8979 26.9066 1154.82 837.204 2074.03 2074.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 0.001024 1024 130 432 18240 0.778048 10.5086 51.2853 62.6191 62.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000512 4096 200 864 36912 6.62096 155.887 209.742 372.294 372.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.000512 1024 450 912 32640 1.44054 1.66707 41.0212 52.5108 96.7141 96.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.000256 512 260 864 62208 2.90307 1.70803 44.7771 52.5039 102.021 102.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1580 0.000256 512 230 288 70656 2.24275 1.7097 16.6827 52.49 73.2315 73.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 6.4e-05 2048 130 1344 273024 44.1185 28.3728 1195.1 838.261 2105.99 2106.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000256 4096 490 3168 69072 13.9831 1070.07 419.297 1503.39 1503.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 3.2e-05 4096 230 7248 593472 161.429 123.669 25878.9 3702.16 29866.5 29866.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1770 3.2e-05 512 430 432 537600 29.4567 13.3652 207.953 418.817 669.811 669.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 3.2e-05 1024 140 1200 537600 55 26.8806 719.465 837.288 1638.84 1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 0.001024 1024 130 432 18144 0.77648 6.50035 51.2196 58.5399 58.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000512 4096 200 864 36864 6.61546 98.642 209.738 315.039 315.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 0.000512 1024 450 912 32448 1.4336 1.66099 25.6618 52.3187 81.1487 81.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.000256 512 260 864 61440 2.90128 1.69885 28.6547 52.2804 85.663 85.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1580 0.000256 512 230 288 70656 2.23706 1.70598 10.8732 52.5254 67.4486 67.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 6.4e-05 2048 130 1344 272640 44.0966 28.2797 751.022 837.452 1660.98 1661.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000256 4096 490 3168 69024 13.9824 677.097 419.292 1110.42 1110.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 3.2e-05 4096 230 7248 593280 161.115 123.692 16279.7 3708.26 20273.1 20273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1770 3.2e-05 512 430 432 534528 29.1971 13.2792 133.478 416.665 592.838 593.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 3.2e-05 1024 140 1200 534528 55.1518 26.9283 579.859 834.621 1496.76 1496.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 0.001024 1024 130 432 18144 0.780032 5.25072 51.2668 57.3409 57.3886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000512 4096 200 864 36720 6.59866 79.481 209.06 295.182 295.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 0.000512 1024 450 912 32544 1.44022 1.66912 21.0284 52.4713 76.6809 76.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.000256 512 260 864 61056 2.89453 1.69165 23.3397 52.0168 80.0709 80.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1580 0.000256 512 230 288 70272 2.24346 1.70432 8.88832 52.3852 65.329 65.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 6.4e-05 2048 130 1344 273024 44.1538 28.5368 606.442 837.849 1517.12 1517.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000256 4096 490 3168 68976 13.9858 546.54 418.977 979.551 979.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 3.2e-05 4096 230 7248 592704 161.422 123.827 13177.4 3691.89 17154.9 17155.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1770 3.2e-05 512 430 432 525312 29.601 13.2076 107.34 414.32 564.682 564.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 3.2e-05 1024 140 1200 534528 54.8419 26.7545 490.003 833.06 1404.86 1405.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 0.001024 1024 130 432 18048 0.773536 4.53018 51.2123 56.5612 56.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000512 4096 200 864 36672 6.59866 67.3254 209.177 283.145 283.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1670 0.000512 1024 450 912 32256 1.43894 1.6679 17.4303 52.4316 73.0417 73.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.000256 512 260 864 59904 2.91027 1.68595 19.5402 51.8141 76.0816 76.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1580 0.000256 512 230 288 69888 2.24224 1.70518 9.06134 52.3164 65.4257 65.5221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 6.4e-05 2048 130 1344 271872 44.1653 28.2726 511.39 837.39 1421.35 1421.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000256 4096 490 3168 68928 13.9895 461.961 419.192 895.191 895.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 3.2e-05 4096 230 7248 592896 161.361 123.801 11120.7 3692.57 15098.7 15099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1770 3.2e-05 512 430 432 528384 29.0515 13.1277 91.5958 412.496 546.489 546.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 3.2e-05 1024 140 1200 539392 54.9883 26.9291 1070.5 844.626 1997.24 1997.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 0.001024 1024 130 432 18256 0.77696 9.87766 51.5386 62.236 62.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000512 4096 200 864 36904 6.6273 144.726 211.599 362.996 363.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 0.000512 1024 450 912 32704 1.4448 1.66854 38.3533 52.9891 94.5275 94.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.000256 512 260 864 62272 2.91245 1.7111 41.951 52.9721 99.6734 99.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1580 0.000256 512 230 288 70560 2.25078 1.70598 15.721 52.9597 72.7446 72.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 6.4e-05 2048 130 1344 273280 44.2743 28.3731 1109.07 845.858 2027.71 2027.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000256 4096 490 3168 69104 13.9873 994.14 423.238 1431.41 1431.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 3.2e-05 4096 230 7248 593376 161.947 123.773 23926.6 3724.69 27937.4 27937.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1770 3.2e-05 512 430 432 537600 29.5311 13.37 194.003 422.414 659.539 659.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 3.2e-05 1024 140 1200 537600 55.1061 26.9132 672.598 836.5 1591.31 1591.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 0.001024 1024 130 432 18144 0.776192 6.13286 51.2164 58.1662 58.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000512 4096 200 864 36848 6.62474 91.9076 209.545 308.12 308.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 0.000512 1024 450 912 32480 1.43744 1.65658 24.1464 52.2503 79.5622 79.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.000256 512 260 864 61824 2.9209 1.70723 27.4607 52.4981 84.7171 84.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1580 0.000256 512 230 288 70336 2.24736 1.70739 10.3161 52.4848 66.8603 66.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 6.4e-05 2048 130 1344 272384 44.201 28.3171 699.093 836.599 1608.34 1608.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000256 4096 490 3168 68992 13.9818 628.998 418.805 1061.83 1061.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 3.2e-05 4096 230 7248 593152 161.435 123.664 15143.7 3688.16 19117.3 19117.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1770 3.2e-05 512 430 432 537600 29.4703 13.3574 128.209 418.455 589.707 589.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 3.2e-05 1024 140 1200 537600 55.2364 26.935 551.058 836.566 1469.99 1470.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 0.001024 1024 130 432 18144 0.777472 5.10566 51.2934 57.2206 57.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000512 4096 200 864 36792 6.62502 75.1124 209.545 291.326 291.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 0.000512 1024 450 912 32256 1.43722 1.64662 19.6431 52.1694 74.9665 75.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.000256 512 260 864 61824 2.93629 1.708 22.2956 52.5329 79.6034 79.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1580 0.000256 512 230 288 70560 2.25354 1.71334 8.69974 52.5242 65.2997 65.3967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 6.4e-05 2048 130 1344 272832 44.303 28.3472 575.105 836.741 1484.63 1484.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000256 4096 490 3168 68880 13.9806 516.361 418.517 948.905 948.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 3.2e-05 4096 230 7248 592704 161.996 123.915 12441.2 3690.1 16417.6 16417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1770 3.2e-05 512 430 432 537600 29.4988 13.3755 104.306 418.437 565.835 566.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 3.2e-05 1024 140 1200 537600 55.0317 26.8889 497.361 837.371 1416.85 1417.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 0.001024 1024 130 432 17920 0.773504 4.49328 50.0443 55.3539 55.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000512 4096 200 864 36736 6.62323 68.2128 209.724 284.601 284.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 0.000512 1024 450 912 32256 1.42934 1.64854 18.0672 52.1424 73.3599 73.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.000256 512 260 864 60928 2.90106 1.69386 19.61 52.0171 76.3477 76.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1580 0.000256 512 230 288 68992 2.23283 1.69376 7.67533 52.0025 63.711 63.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 6.4e-05 2048 130 1344 272384 44.1171 28.4527 520.126 837.617 1430.44 1430.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000256 4096 490 3168 68768 13.9761 466.106 418.569 898.697 898.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 3.2e-05 4096 230 7248 593152 161.083 123.71 11253.5 3692.97 15231.6 15231.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1770 3.2e-05 512 430 432 530432 29.0452 13.1686 92.6397 413.968 549.039 549.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 3.2e-05 1024 140 1200 540672 54.7481 26.8984 1027.5 838.601 1947.95 1948.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 0.001024 1024 130 432 18240 0.768224 9.21974 51.3121 61.3423 61.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000512 4096 200 864 36864 6.61014 138.903 209.571 355.125 355.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 0.000512 1024 450 912 32640 1.43888 1.66906 36.5981 52.4458 92.222 92.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.000256 512 260 864 61952 2.90461 1.7057 40.7717 52.4283 97.938 98.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1580 0.000256 512 230 288 70400 2.23437 1.70256 15.5738 52.4198 72.0372 72.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 6.4e-05 2048 130 1344 272896 44.1652 28.3916 1075.54 838.638 1986.87 1986.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000256 4096 490 3168 69056 13.9817 959.441 419.313 1392.78 1392.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 3.2e-05 4096 230 7248 593408 161.372 123.731 23124 3694.36 27103.8 27104.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1770 3.2e-05 512 430 432 536576 29.4457 13.3212 192.774 418.019 653.766 653.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 3.2e-05 1024 140 1200 536576 54.9819 26.8413 661.987 835.289 1579.3 1579.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 0.001024 1024 130 432 18176 0.78032 5.8545 51.2874 57.9649 58.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000512 4096 200 864 36736 6.59485 89.4349 209.066 305.145 305.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 0.000512 1024 450 912 32512 1.44352 1.67158 23.9962 52.49 79.6746 79.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.000256 512 260 864 61440 2.91901 1.70554 26.4076 52.4283 83.587 83.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1580 0.000256 512 230 288 70144 2.24602 1.70394 10.1539 52.4224 66.6277 66.7218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 6.4e-05 2048 130 1344 272384 44.2116 28.3182 695.73 838.16 1606.55 1606.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000256 4096 490 3168 68992 13.9905 617.404 418.97 1050.41 1050.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 3.2e-05 4096 230 7248 592896 161.481 123.79 14793.5 3693.64 18772.8 18773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1770 3.2e-05 512 430 432 532480 29.6899 13.3281 122.936 417.86 584.032 584.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 3.2e-05 1024 140 1200 534528 54.8149 26.751 544.693 832.517 1458.98 1459.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 0.001024 1024 130 432 18048 0.766848 4.98893 51.1965 56.9978 57.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000512 4096 200 864 36672 6.60291 75.4538 209.036 291.135 291.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 0.000512 1024 450 912 32256 1.44182 1.66928 19.6442 52.3992 75.2271 75.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.000256 512 260 864 59904 2.91226 1.68346 21.468 51.7796 77.9732 78.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1580 0.000256 512 230 288 69888 2.24208 1.70163 8.62861 52.2831 64.9597 65.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 6.4e-05 2048 130 1344 271872 44.1858 28.3093 581.431 836.848 1490.91 1491.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000256 4096 490 3168 68928 13.9863 515.219 418.914 948.165 948.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 3.2e-05 4096 230 7248 592896 161.259 123.799 12341.9 3690.17 16317.4 16317.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1770 3.2e-05 512 430 432 528384 29.0488 13.1304 102.694 412.292 557.387 557.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 3.2e-05 1024 140 1200 532480 55.3254 26.8386 477.921 835.228 1395.5 1395.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 0.001024 1024 130 432 17920 0.776608 4.47078 50.0659 55.3585 55.4101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000512 4096 200 864 36608 6.60109 66.4456 209.005 282.097 282.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 0.000512 1024 450 912 31744 1.42947 1.65226 17.2404 51.9631 72.3572 72.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.000256 512 260 864 61440 2.92749 1.70781 19.4015 52.5057 76.6669 76.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1580 0.000256 512 230 288 69632 2.25453 1.70605 7.24925 52.4899 63.8099 63.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 6.4e-05 2048 130 1344 270336 44.2553 28.4366 508.82 835.518 1417.16 1417.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000256 4096 490 3168 68864 13.9879 455.561 418.856 888.451 888.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 3.2e-05 4096 230 7248 592896 161.709 123.823 10891.7 3708.01 14885.6 14885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1770 3.2e-05 512 430 432 524288 30.2801 13.3212 89.4518 417.702 550.975 551.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 3.2e-05 1024 140 1200 539136 55.1741 26.9619 992.427 837.473 1912.24 1912.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 0.001024 1024 130 432 18216 0.77824 9.13139 51.2633 61.215 61.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000512 4096 200 864 36864 6.61558 138.1 209.41 354.168 354.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 0.000512 1024 450 912 32544 1.44355 1.6632 35.7048 52.3629 91.2458 91.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.000256 512 260 864 61632 2.91424 1.70445 40.0789 52.3431 97.164 97.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1580 0.000256 512 230 288 70560 2.24778 1.71216 15.0861 52.5222 71.6716 71.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 6.4e-05 2048 130 1344 273024 44.318 28.3607 1051.33 837.514 1961.66 1961.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000256 4096 490 3168 69048 13.9888 964.369 418.903 1397.31 1397.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 3.2e-05 4096 230 7248 593280 161.947 123.807 23153.2 3708.8 27148.1 27148.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1770 3.2e-05 512 430 432 534528 29.516 13.3517 186.316 432.568 661.964 662.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 3.2e-05 1024 140 1200 534528 55.1518 26.8574 692.352 834.636 1609.2 1609.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 0.001024 1024 130 432 18144 0.777056 6.14422 51.2617 58.2294 58.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000512 4096 200 864 36720 6.60685 96.1987 209.046 311.902 311.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 0.000512 1024 450 912 32544 1.44048 1.67043 25.1086 52.4714 80.7649 80.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.000256 512 260 864 61056 2.89546 1.69165 27.5891 52.0077 84.313 84.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1580 0.000256 512 230 288 70272 2.24074 1.70512 10.4927 52.3845 66.9313 67.0261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 6.4e-05 2048 130 1344 273024 44.1344 28.3137 728.716 837.815 1639.12 1639.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000256 4096 490 3168 68976 13.9912 662.447 418.933 1095.42 1095.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 3.2e-05 4096 230 7248 592704 161.439 123.794 15912.5 3711.03 19909.1 19909.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1770 3.2e-05 512 430 432 525312 29.6185 13.2003 127.556 414.473 585.069 585.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 3.2e-05 1024 140 1200 532224 55.4891 26.8861 584.692 835.282 1502.54 1502.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 0.001024 1024 130 432 17928 0.779296 5.04618 50.0377 55.9073 55.9555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000512 4096 200 864 36720 6.6191 82.3583 209.593 298.614 298.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 0.000512 1024 450 912 31968 1.4336 1.6433 21.1918 52.0223 76.3636 76.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.000256 512 260 864 60480 2.95606 1.71008 23.5845 52.4838 80.8614 80.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1580 0.000256 512 230 288 69984 2.25565 1.71354 9.09818 52.4698 65.6422 65.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 6.4e-05 2048 130 1344 271296 44.3006 28.3599 613.136 835.508 1521.44 1521.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000256 4096 490 3168 68904 13.9817 559.329 419.359 992.715 992.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 3.2e-05 4096 230 7248 592704 162.321 124.407 13479.8 3700.19 17467 17467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1770 3.2e-05 512 430 432 525312 30.2344 13.3491 108.099 417.807 569.71 569.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 3.2e-05 1024 140 1200 525312 55.2081 26.5769 577.107 828.634 1487.72 1487.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 0.001024 1024 130 432 17856 0.764256 5.2481 50.0159 56.0714 56.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000512 4096 200 864 36576 6.59782 82.2145 209.06 297.912 297.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 0.000512 1024 450 912 32256 1.43651 1.66202 21.5822 52.2737 77.0263 77.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.000256 512 260 864 59904 2.87005 1.67517 23.4033 51.3346 79.4108 79.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1580 0.000256 512 230 288 69120 2.23325 1.69514 9.04189 52.0966 65.1766 65.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 6.4e-05 2048 130 1344 271872 44.0072 28.3032 615.98 835.137 1523.56 1523.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000256 4096 490 3168 68832 13.9854 561.736 418.965 994.731 994.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 3.2e-05 4096 230 7248 592128 161.863 124.083 13478.9 3700.38 17465.5 17465.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1770 3.2e-05 512 430 432 516096 29.2678 13.0328 105.65 408.229 556.4 556.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 3.2e-05 1024 140 1200 540160 54.939 26.9336 983.501 837.943 1903.52 1903.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 0.001024 1024 130 432 18160 0.772704 9.12154 51.202 61.1407 61.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000512 4096 200 864 36880 6.62102 138.615 209.576 354.855 354.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.000512 1024 450 912 32480 1.43923 1.66534 35.3453 52.3842 90.9055 90.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.000256 512 260 864 61440 2.89962 1.69949 39.4702 52.1375 96.3331 96.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1580 0.000256 512 230 288 70400 2.23366 1.7056 15.0294 52.3406 71.4167 71.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 6.4e-05 2048 130 1344 273280 44.1504 28.3525 1041.51 838.126 1952.28 1952.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000256 4096 490 3168 69040 13.9867 954.13 418.966 1387.13 1387.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 3.2e-05 4096 230 7248 593280 161.331 123.767 22936.5 3691.06 26913 26913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1770 3.2e-05 512 430 432 537600 29.5148 13.3743 184.026 419.068 646.2 646.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 3.2e-05 1024 140 1200 537600 55.0066 26.9022 707.701 838.628 1628.44 1628.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 0.001024 1024 130 432 18080 0.762144 6.09651 51.2186 58.1206 58.1694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000512 4096 200 864 36800 6.62317 97.8104 209.721 314.206 314.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 0.000512 1024 450 912 32320 1.43373 1.66186 25.2396 52.3121 80.7203 80.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.000256 512 260 864 60160 2.89472 1.68493 27.8682 51.804 84.3797 84.4882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1580 0.000256 512 230 288 69760 2.23315 1.69507 10.7086 52.2146 66.9576 67.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 6.4e-05 2048 130 1344 272640 44.146 28.3244 742.286 838.809 1653.7 1653.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000256 4096 490 3168 68960 13.9892 673.63 419.25 1106.91 1106.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 3.2e-05 4096 230 7248 593280 160.98 123.729 16203.8 3711.93 20200.7 20201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1770 3.2e-05 512 430 432 532480 29.8151 13.3552 131.279 419.471 594.143 594.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 3.2e-05 1024 140 1200 537600 54.8476 26.8636 587.025 834.732 1503.67 1503.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 0.001024 1024 130 432 18000 0.773568 5.04992 51.1959 57.0617 57.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000512 4096 200 864 36720 6.62237 81.2916 209.578 297.534 297.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.000512 1024 450 912 31680 1.43258 1.64614 20.4966 51.9556 75.6039 75.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.000256 512 260 864 59520 2.91824 1.69229 22.8898 51.8204 79.4548 79.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1580 0.000256 512 230 288 70080 2.25098 1.70944 8.99942 52.4517 65.5183 65.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 6.4e-05 2048 130 1344 270720 44.2122 28.3807 608.526 834.985 1516.24 1516.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000256 4096 490 3168 68880 13.9867 555.467 418.972 988.47 988.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 3.2e-05 4096 230 7248 592320 161.582 124.021 13392.1 3691.41 17369.4 17369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1770 3.2e-05 512 430 432 522240 29.5432 13.1476 106.725 417.03 566.659 566.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 3.2e-05 1024 140 1200 532480 55.6253 27.1626 542.621 838.944 1464.55 1464.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 0.001024 1024 130 432 17920 0.766592 4.97171 51.2204 57.0016 57.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000512 4096 200 864 36480 6.59344 76.5816 208.882 292.101 292.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 0.000512 1024 450 912 32000 1.43325 1.65069 19.3172 52.1033 74.5758 74.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.000256 512 260 864 58880 2.9361 1.68912 21.2191 51.912 77.8836 77.9931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1580 0.000256 512 230 288 69120 2.23069 1.68982 8.33517 51.8983 64.2611 64.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 6.4e-05 2048 130 1344 268800 44.1007 28.2023 565.688 832.445 1470.57 1470.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000256 4096 490 3168 68800 13.9833 516.744 419.288 950.061 950.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 3.2e-05 4096 230 7248 592640 161.634 124.322 12351.8 3702.49 16340.5 16340.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1770 3.2e-05 512 430 432 512000 30.3096 13.1298 97.3399 412.689 553.69 553.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 3.2e-05 1024 140 1200 539648 54.9231 26.8882 859.051 837.784 1778.84 1779.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 0.001024 1024 130 400 18368 0.777504 7.31475 51.2963 59.4305 59.4797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000512 4096 200 900 36832 6.61709 126.72 209.495 342.88 342.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 0.000512 1024 450 900 33280 1.43664 1.6689 30.9353 52.4426 86.555 86.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.000256 512 260 850 61696 2.92102 1.7072 34.4875 52.5324 91.772 91.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1580 0.000256 512 230 300 70400 2.24506 1.70765 14.2752 52.5151 70.8475 70.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 6.4e-05 2048 130 1350 273408 44.0279 28.3008 936.675 837.782 1846.92 1847.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000256 4096 490 3150 69152 13.9763 834.526 419.081 1267.63 1267.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 3.2e-05 4096 230 7250 593280 161.261 123.685 20324.2 3695.84 24305.3 24305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1770 3.2e-05 512 430 450 536576 29.5414 13.3461 168.735 437.362 649.204 649.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 3.2e-05 1024 140 1200 538624 55.022 26.8991 556.26 837.684 1476.06 1476.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 0.001024 1024 130 400 18304 0.772064 4.66957 51.2473 56.7307 56.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000512 4096 200 900 36800 6.61632 80.7219 209.457 296.838 296.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1670 0.000512 1024 450 900 33152 1.43661 1.66672 19.9917 52.3899 75.5563 75.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 0.000256 512 260 850 61440 2.91734 1.70189 22.3948 52.3702 79.5125 79.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1580 0.000256 512 230 300 70144 2.23939 1.70003 22.5712 52.3568 78.9674 79.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 980 6.4e-05 2048 130 1350 273408 44.1286 28.3719 686.715 837.718 1597.07 1597.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.000256 4096 490 3150 69120 13.9802 531.357 419.042 964.422 964.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 3.2e-05 4096 230 7250 593152 161.542 123.806 12865.8 3693.08 16844.5 16844.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1770 3.2e-05 512 430 450 532480 29.6817 13.3239 108.628 417.733 569.579 569.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 3.2e-05 1024 140 1200 537600 55.0099 27.6791 456.693 837.383 1376.96 1377.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 0.001024 1024 130 400 18240 0.780352 3.9185 51.2293 55.9735 56.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000512 4096 200 900 36768 6.62448 66.3038 209.667 282.636 282.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 0.000512 1024 450 900 33024 1.43283 1.66387 19.0894 52.3118 74.5694 74.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 0.000256 512 260 850 60672 2.92109 1.69862 18.3422 52.2786 75.3665 75.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1580 0.000256 512 230 300 70272 2.23984 1.70822 22.7302 52.5191 79.2996 79.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 980 6.4e-05 2048 130 1350 272640 44.1219 28.3337 591.056 837.258 1500.91 1501.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.000256 4096 490 3150 69024 13.9741 433.655 418.974 866.649 866.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 3.2e-05 4096 230 7250 592896 161.542 123.95 10525.2 3700.22 14511.2 14511.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1770 3.2e-05 512 430 450 528384 29.6587 13.2772 88.9348 416.823 548.906 549.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 3.2e-05 1024 140 1200 538880 55.1746 26.9537 813.735 837.774 1733.84 1734.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 0.001024 1024 130 400 18360 0.77984 6.68675 51.289 58.7992 58.8463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000512 4096 200 900 36840 6.6248 117.964 209.577 334.21 334.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.000512 1024 450 900 33280 1.44304 1.66298 28.93 52.4316 84.5387 84.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.000256 512 260 850 61760 2.93382 1.71341 32.437 52.5349 89.748 89.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1580 0.000256 512 230 300 70400 2.25507 1.71008 12.6073 52.5221 69.2033 69.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 6.4e-05 2048 130 1350 273280 44.303 28.417 868.047 837.78 1778.69 1778.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000256 4096 490 3150 69160 13.9845 777.023 419.173 1210.23 1210.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 3.2e-05 4096 230 7250 593440 162.203 123.938 18835.6 3710.26 22832.3 22832.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1770 3.2e-05 512 430 450 535040 29.7416 13.3816 157.59 418.971 619.905 620.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 3.2e-05 1024 140 1200 537600 55.1008 26.9428 521.408 838.544 1442.19 1442.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 0.001024 1024 130 400 18320 0.774784 4.31168 51.3154 56.4464 56.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000512 4096 200 900 36800 6.63091 75.8555 209.756 292.287 292.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 0.000512 1024 450 900 33120 1.43968 1.66458 18.7307 52.4333 74.3404 74.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.000256 512 260 850 60800 2.91728 1.69862 20.8135 52.179 77.7354 77.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1580 0.000256 512 230 300 70080 2.23702 1.7071 9.05114 52.3792 65.4812 65.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 6.4e-05 2048 130 1350 273280 44.1355 28.3464 557.761 838.597 1468.97 1469.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000256 4096 490 3150 69120 13.9858 499.087 419.535 932.654 932.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 3.2e-05 4096 230 7250 592960 161.457 123.857 12056.2 3710.26 16052.1 16052.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1770 3.2e-05 512 430 450 532480 29.8658 13.3732 101.168 419.5 564.137 564.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 3.2e-05 1024 140 1200 533760 55.3968 26.8816 434.117 834.463 1351.06 1351.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 0.001024 1024 130 400 18240 0.776192 3.64669 51.2417 55.7098 55.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000512 4096 200 900 36720 6.61299 63.6008 209.362 279.619 279.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 0.000512 1024 450 900 33120 1.44397 1.66653 15.8753 52.4338 71.4912 71.5759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.000256 512 260 850 61440 2.93027 1.70803 17.7507 52.3733 74.8883 75.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1580 0.000256 512 230 300 70080 2.25478 1.70803 7.78803 52.3671 64.2261 64.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 6.4e-05 2048 130 1350 272640 44.2913 28.3495 464.357 837.135 1374.27 1374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000256 4096 490 3150 69000 13.9803 413.585 418.628 846.241 846.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 3.2e-05 4096 230 7250 592800 162.06 124.01 10065.9 3691.46 14043.7 14044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1770 3.2e-05 512 430 450 529920 29.8688 13.346 85.054 417.424 545.914 546.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 3.2e-05 1024 140 1200 537600 55.0414 26.903 375.331 838.539 1296.01 1296.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 0.001024 1024 130 400 18240 0.770528 3.23494 51.3117 55.3608 55.4105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000512 4096 200 900 36640 6.6119 54.4092 209.297 270.361 270.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1670 0.000512 1024 450 900 32960 1.43472 1.66272 13.5426 52.3057 69.0161 69.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 0.000256 512 260 850 60160 2.8959 1.68336 15.0723 51.7889 71.5719 71.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1580 0.000256 512 230 300 69760 2.23286 1.69613 9.67786 52.2064 65.9173 66.0128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 980 6.4e-05 2048 130 1350 272640 44.1641 28.3028 495.034 838.706 1406.34 1406.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.000256 4096 490 3150 68960 13.9892 356.102 418.916 789.051 789.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 3.2e-05 4096 230 7250 592640 161.465 124.058 8657.85 3718.27 12661.9 12662.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1770 3.2e-05 512 430 450 532480 29.8309 13.3519 73.8512 419.416 536.657 536.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 3.2e-05 1024 140 1200 537600 55.0743 26.9105 1120.25 836.964 2039.4 2039.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 0.001024 1024 130 400 18336 0.780288 9.35539 51.286 61.4643 61.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000512 4096 200 900 36816 6.6161 160.074 209.628 376.363 376.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.000512 1024 450 900 33216 1.44179 1.66909 39.9871 52.5004 95.6703 95.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.000256 512 260 850 61440 2.92659 1.70797 43.3802 52.4901 100.63 100.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1580 0.000256 512 230 300 70272 2.24518 1.70762 17.0231 52.4776 73.5583 73.6528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 6.4e-05 2048 130 1350 273024 44.1237 28.3156 1187.3 838.008 2097.88 2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000256 4096 490 3150 69120 13.9817 1057.73 419.164 1490.93 1490.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 3.2e-05 4096 230 7250 593088 161.404 123.804 25518.3 3713.72 29517.5 29517.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1770 3.2e-05 512 430 450 534528 29.6217 13.3598 211.734 418.576 673.511 673.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 3.2e-05 1024 140 1200 537600 55.0219 26.88 691.947 836.465 1610.51 1610.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 0.001024 1024 130 400 18240 0.777024 5.8385 51.2126 57.871 57.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000512 4096 200 900 36768 6.61862 100.481 209.484 316.631 316.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 0.000512 1024 450 900 33024 1.4336 1.66502 24.8055 52.2672 80.2418 80.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.000256 512 260 850 60672 2.91686 1.69984 27.5293 52.2254 84.5009 84.6142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1580 0.000256 512 230 300 70272 2.24122 1.70883 11.0306 52.4739 67.5612 67.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 6.4e-05 2048 130 1350 272640 44.0989 28.3321 735.852 836.549 1644.96 1645.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000256 4096 490 3150 69024 13.9898 657.389 418.615 1090.04 1090.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 3.2e-05 4096 230 7250 592896 161.558 123.897 15816.9 3714.04 19816.7 19817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1770 3.2e-05 512 430 450 528384 29.6629 13.2812 133.88 416.339 593.385 593.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 3.2e-05 1024 140 1200 534528 55.1429 26.8606 562.631 834.492 1479.33 1479.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 0.001024 1024 130 400 18144 0.7744 4.66442 50.0914 55.5727 55.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000512 4096 200 900 36720 6.61846 81.7725 209.488 297.922 297.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 0.000512 1024 450 900 33120 1.44355 1.66301 20.3269 52.4606 75.9683 76.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.000256 512 260 850 59904 2.92522 1.69165 22.3917 52.0002 79.1372 79.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1580 0.000256 512 230 300 69696 2.24499 1.70416 8.91296 52.3755 65.3423 65.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 6.4e-05 2048 130 1350 273024 44.15 28.3135 601.632 837.747 1511.97 1512.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000256 4096 490 3150 68976 13.9832 535.681 418.626 968.335 968.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 3.2e-05 4096 230 7250 592704 161.407 123.811 12970.2 3710.64 16966.4 16966.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1770 3.2e-05 512 430 450 525312 29.6012 13.2045 108.935 414.241 566.197 566.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 3.2e-05 1024 140 1200 534528 54.8354 26.7489 479.355 832.505 1393.64 1393.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 0.001024 1024 130 400 18048 0.766784 4.2679 50.0245 55.1017 55.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000512 4096 200 900 36672 6.62307 69.4211 209.495 285.583 285.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1670 0.000512 1024 450 900 33024 1.44003 1.67107 17.2029 52.3981 72.7828 72.8707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.000256 512 260 850 59904 2.91379 1.68525 19.259 51.7798 75.7675 75.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1580 0.000256 512 230 300 69888 2.24275 1.70378 9.27482 52.2824 65.6109 65.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 6.4e-05 2048 130 1350 271872 44.1817 28.3608 509.764 836.824 1419.26 1419.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000256 4096 490 3150 68928 13.9868 455.215 418.632 887.877 887.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 3.2e-05 4096 230 7250 592128 161.926 124.164 11033.1 3698.34 15017.8 15018.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1770 3.2e-05 512 430 450 516096 30.0161 13.1258 92.1428 412.231 547.741 547.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 3.2e-05 1024 140 1200 537600 55.1956 26.9375 1033.29 836.962 1952.58 1952.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 0.001024 1024 130 400 18312 0.778752 8.89037 51.266 60.9801 61.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000512 4096 200 900 36792 6.61421 145.46 209.536 361.652 361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.000512 1024 450 900 33264 1.44794 1.67005 36.9018 52.5093 92.6002 92.6831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.000256 512 260 850 61376 2.93258 1.70986 40.19 52.4899 97.4499 97.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1580 0.000256 512 230 300 70336 2.25018 1.70787 15.8883 52.4783 72.4277 72.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 6.4e-05 2048 130 1350 273280 44.2934 28.4467 1093.93 838.181 2004.99 2005.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000256 4096 490 3150 69104 13.9796 966.961 419.108 1400.09 1400.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 3.2e-05 4096 230 7250 593152 161.981 123.919 23567.6 3707.28 27561.2 27561.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1770 3.2e-05 512 430 450 534016 29.7802 13.3751 196.63 418.567 658.567 658.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 3.2e-05 1024 140 1200 537600 55.124 26.9044 653.589 836.45 1572.27 1572.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 0.001024 1024 130 400 18256 0.780128 5.68934 51.2496 57.7641 57.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000512 4096 200 900 36736 6.61158 93.2782 209.387 309.32 309.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 0.000512 1024 450 900 32928 1.43722 1.65245 23.1472 52.2462 78.5551 78.6405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.000256 512 260 850 60928 2.94099 1.70822 26.2012 52.4941 83.4764 83.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1580 0.000256 512 230 300 70336 2.24768 1.70547 10.5252 52.4794 67.0645 67.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 6.4e-05 2048 130 1350 272384 44.1789 28.3279 690.873 836.546 1600.06 1600.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000256 4096 490 3150 68992 13.9863 613.566 418.509 1046.11 1046.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 3.2e-05 4096 230 7250 592704 161.638 124.001 14899.3 3723.2 18908.5 18908.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1770 3.2e-05 512 430 450 530432 29.988 13.3588 129.343 432.938 605.85 606.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 3.2e-05 1024 140 1200 537600 55.2375 27.034 533.573 836.564 1452.6 1452.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 0.001024 1024 130 400 18144 0.780288 4.51405 51.1714 56.5065 56.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000512 4096 200 900 36624 6.60685 76.3438 209.103 292.097 292.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.000512 1024 450 900 32928 1.43981 1.64672 19.0116 52.1758 74.3439 74.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.000256 512 260 850 60480 2.96237 1.71261 21.4193 52.534 78.7546 78.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1580 0.000256 512 230 300 69888 2.26858 1.71018 8.72474 52.526 65.3366 65.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 6.4e-05 2048 130 1350 272832 44.2885 28.402 567.208 836.731 1476.76 1476.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000256 4096 490 3150 68880 13.9708 503.087 418.237 935.338 935.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 3.2e-05 4096 230 7250 592704 161.944 123.931 12212.2 3690.12 16188.5 16188.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1770 3.2e-05 512 430 450 526848 30.261 13.3775 104.162 418.463 566.473 566.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 3.2e-05 1024 140 1200 537600 55.0557 26.882 481.489 837.466 1401.09 1401.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 0.001024 1024 130 400 18144 0.778144 4.12605 51.281 56.2303 56.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000512 4096 200 900 36512 6.58547 69.5965 209.002 285.225 285.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 0.000512 1024 450 900 32704 1.43354 1.64726 17.2499 52.1486 72.552 72.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.000256 512 260 850 59136 2.93837 1.69578 18.6774 52.0203 75.4596 75.5651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1580 0.000256 512 230 300 68992 2.23376 1.69389 7.77174 52.0134 63.817 63.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 6.4e-05 2048 130 1350 272384 44.1272 28.3975 511.857 837.715 1422.23 1422.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000256 4096 490 3150 68768 13.9796 451.998 418.335 884.357 884.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 3.2e-05 4096 230 7250 592256 161.9 124.117 11019.2 3703.11 15008.6 15008.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1770 3.2e-05 512 430 450 516096 30.178 13.1701 91.4757 414.003 549.045 549.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 3.2e-05 1024 140 1200 538624 55.0116 27.1138 1006.93 837.933 1927.18 1927.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 0.001024 1024 130 400 18304 0.779712 8.43571 51.2547 60.5137 60.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000512 4096 200 900 36800 6.61094 145.148 209.524 361.329 361.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 0.000512 1024 450 900 33152 1.44109 1.66723 36.0063 52.4052 91.5913 91.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.000256 512 260 850 61440 2.91597 1.71162 40.2957 52.3858 97.4376 97.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1580 0.000256 512 230 300 70144 2.24262 1.70336 16.0366 52.3756 72.464 72.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 6.4e-05 2048 130 1350 273408 44.0721 28.3087 1078.87 837.976 1989.36 1989.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000256 4096 490 3150 69120 13.9793 949.085 419.035 1382.15 1382.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 3.2e-05 4096 230 7250 593152 161.56 123.82 23025.9 3694.18 27005.9 27006.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1770 3.2e-05 512 430 450 532480 29.6831 13.3284 197.026 417.803 658.062 658.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 3.2e-05 1024 140 1200 536576 54.9768 26.8383 650.217 835.274 1567.5 1567.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 0.001024 1024 130 400 18176 0.776288 5.45562 51.1683 57.4436 57.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000512 4096 200 900 36736 6.6168 94.4217 209.514 310.594 310.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 0.000512 1024 450 900 33024 1.44179 1.67181 23.442 52.4906 79.1182 79.2041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.000256 512 260 850 61440 2.92352 1.70211 26.2787 52.4269 83.4603 83.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1580 0.000256 512 230 300 70144 2.24614 1.70598 10.6716 52.419 67.1503 67.2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 6.4e-05 2048 130 1350 273408 44.1199 28.3436 698.049 838.14 1608.78 1608.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000256 4096 490 3150 68992 13.9831 620.052 419.017 1053.1 1053.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 3.2e-05 4096 230 7250 592896 161.517 123.795 14995.7 3693.68 18975.1 18975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1770 3.2e-05 512 430 450 532480 29.701 13.3266 128.962 430.952 603.163 603.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 3.2e-05 1024 140 1200 534528 54.8325 26.7433 550.419 833.191 1465.38 1465.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 0.001024 1024 130 400 18048 0.763264 4.83731 50.0476 55.695 55.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000512 4096 200 900 36672 6.61299 79.6123 209.668 295.937 295.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 0.000512 1024 450 900 33024 1.4385 1.66896 19.9491 52.4431 75.5724 75.6567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.000256 512 260 850 59904 2.91418 1.68723 22.0076 51.8226 78.5554 78.6642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1580 0.000256 512 230 300 69888 2.24221 1.7009 9.04093 52.3307 65.4208 65.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 6.4e-05 2048 130 1350 271872 44.2105 28.3123 593.364 837.512 1503.53 1503.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000256 4096 490 3150 68928 13.9824 519.789 419.002 952.816 952.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 3.2e-05 4096 230 7250 592128 161.98 124.171 12517.9 3701.37 16505.7 16506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1770 3.2e-05 512 430 450 516096 30.003 13.1276 105.184 412.571 561.1 561.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 3.2e-05 1024 140 1200 532480 55.3323 27.1421 481.326 835.231 1399.23 1399.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 0.001024 1024 130 400 17920 0.776096 4.3071 49.9428 55.0697 55.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000512 4096 200 900 36608 6.61504 70.0632 209.463 286.182 286.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 0.000512 1024 450 900 32256 1.42906 1.64454 17.297 51.9631 72.4058 72.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.000256 512 260 850 61440 2.92758 1.70659 19.852 52.503 77.1167 77.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1580 0.000256 512 230 300 69632 2.25712 1.70733 7.72758 52.4933 64.2919 64.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 6.4e-05 2048 130 1350 272384 44.0132 28.2542 526.083 835.521 1434 1434.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000256 4096 490 3150 68864 13.9874 461.322 418.576 893.928 893.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 3.2e-05 4096 230 7250 592896 161.314 124.219 11204.4 3694.93 15185.2 15185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1770 3.2e-05 512 430 450 524288 30.2963 13.3289 94.998 417.703 556.542 556.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 3.2e-05 1024 140 1200 539136 55.2028 26.9645 1031.41 838.254 1952.04 1952.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 0.001024 1024 130 400 18288 0.776352 8.66304 51.2643 60.7472 60.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000512 4096 200 900 36792 6.61504 149.846 209.689 366.193 366.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 0.000512 1024 450 900 33120 1.44573 1.66454 36.9066 52.4164 92.5046 92.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.000256 512 260 850 61056 2.92618 1.70301 41.0939 52.4567 98.3077 98.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1580 0.000256 512 230 300 70272 2.25802 1.71213 16.3472 52.5738 72.9953 73.0911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 6.4e-05 2048 130 1350 273024 44.2946 28.3563 1103.05 838.323 2014.17 2014.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000256 4096 490 3150 69120 13.9837 995.185 419.419 1428.63 1428.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 3.2e-05 4096 230 7250 592992 162.122 123.917 24051.7 3695.57 28033.7 28034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1770 3.2e-05 512 430 450 529920 29.8797 13.3468 198.783 417.683 659.915 660.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 3.2e-05 1024 140 1200 534528 55.1497 26.8528 728.318 834.498 1645.02 1645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 0.001024 1024 130 400 18144 0.774144 6.00474 50.0895 56.9119 56.9617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000512 4096 200 900 36720 6.61338 106.949 209.492 323.097 323.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 0.000512 1024 450 900 33120 1.44384 1.66954 26.4119 52.4669 82.0655 82.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.000256 512 260 850 59904 2.92282 1.69523 29.1089 52.0066 85.8569 85.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1580 0.000256 512 230 300 69696 2.24877 1.70595 11.5599 52.3781 67.999 68.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 6.4e-05 2048 130 1350 273024 44.1207 28.3525 783.846 837.716 1694.17 1694.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000256 4096 490 3150 68976 13.988 705.513 418.622 1138.17 1138.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 3.2e-05 4096 230 7250 592704 161.441 123.79 17034.2 3698.26 21018.1 21018.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1770 3.2e-05 512 430 450 525312 29.6073 13.2071 140.312 414.356 597.696 597.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 3.2e-05 1024 140 1200 532224 55.4987 26.8799 600.628 835.438 1518.65 1518.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 0.001024 1024 130 400 18144 0.776192 4.97379 51.2633 57.0563 57.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000512 4096 200 900 36504 6.58557 87.6311 208.91 303.17 303.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 0.000512 1024 450 900 32400 1.43562 1.64256 21.4292 52.027 76.611 76.6882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.000256 512 260 850 60480 2.96003 1.71274 24.4972 52.4901 81.791 81.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1580 0.000256 512 230 300 69984 2.25261 1.7081 9.80278 52.4793 66.3495 66.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 6.4e-05 2048 130 1350 271296 44.3213 28.3258 640.253 835.596 1548.63 1548.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000256 4096 490 3150 68904 13.9837 579.348 419.021 1012.4 1012.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 3.2e-05 4096 230 7250 592704 162.297 124.39 14037.3 3700.54 18024.8 18025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1770 3.2e-05 512 430 450 525312 30.2326 13.3502 117.118 417.77 578.689 578.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 3.2e-05 1024 140 1200 525312 55.2012 26.5728 563.957 828.619 1474.55 1474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 0.001024 1024 130 400 17856 0.76544 4.9721 49.9041 55.6838 55.7357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000512 4096 200 900 36576 6.61299 83.9168 209.514 300.087 300.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 0.000512 1024 450 900 32832 1.4336 1.66058 20.9859 52.2747 76.4242 76.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.000256 512 260 850 57600 2.92278 1.676 21.7683 51.3302 77.8249 77.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1580 0.000256 512 230 300 69120 2.23392 1.69574 9.23818 52.0945 65.3684 65.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 6.4e-05 2048 130 1350 271872 44.0034 28.3738 613.093 835.131 1520.74 1520.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000256 4096 490 3150 68832 13.98 547.599 418.688 980.311 980.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 3.2e-05 4096 230 7250 592128 161.961 124.064 13158.2 3700.36 17144.9 17145.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1770 3.2e-05 512 430 450 516096 29.2733 13.0339 108.455 408.218 559.197 559.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 3.2e-05 1024 140 1200 529920 55.7066 26.8927 521.657 834.848 1439.3 1439.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 0.001024 1024 130 400 18000 0.774144 4.36634 51.2392 56.4246 56.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000512 4096 200 900 36360 6.59146 76.4977 208.734 291.867 291.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 0.000512 1024 450 900 32400 1.43091 1.6343 18.5548 51.7925 73.4844 73.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.000256 512 260 850 60480 2.96515 1.70752 21.2476 52.5383 78.5863 78.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1580 0.000256 512 230 300 69120 2.27178 1.71152 8.62131 52.5297 65.2424 65.3373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 6.4e-05 2048 130 1350 270720 44.3561 28.3566 558.522 835.261 1466.62 1466.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000256 4096 490 3150 68760 13.9817 500.908 418.661 933.595 933.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 3.2e-05 4096 230 7250 591840 162.123 124.036 12093.6 3690.56 16070.6 16070.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1770 3.2e-05 512 430 450 529920 29.8784 13.355 102.629 417.51 563.586 563.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 3.2e-05 1024 140 1200 537600 55.0909 26.9431 1002.59 838.537 1923.36 1923.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 0.001024 1024 130 400 18320 0.774144 8.26778 51.3183 60.4043 60.4542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000512 4096 200 900 36800 6.6313 145.561 209.756 361.993 362.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.000512 1024 450 900 33120 1.44157 1.66502 35.843 52.4208 91.4415 91.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.000256 512 260 850 60800 2.91466 1.69619 39.9208 52.1737 96.8327 96.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1580 0.000256 512 230 300 70080 2.23536 1.70486 15.8198 52.3799 72.2464 72.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 6.4e-05 2048 130 1350 273280 44.1458 28.3347 1072.25 838.585 1983.45 1983.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000256 4096 490 3150 69120 13.996 961.734 419.528 1395.3 1395.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 3.2e-05 4096 230 7250 592960 161.426 123.864 23233.5 3694.87 27214 27214.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1770 3.2e-05 512 430 450 532480 29.8982 13.3827 197.127 419.358 659.985 660.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 3.2e-05 1024 140 1200 537600 55.0024 26.8992 690.404 837.951 1610.45 1610.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 0.001024 1024 130 400 18240 0.766784 5.76512 51.2931 57.8704 57.9195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000512 4096 200 900 36640 6.61674 100.348 209.148 316.159 316.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 0.000512 1024 450 900 32960 1.43446 1.66093 24.7484 52.2672 80.1823 80.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.000256 512 260 850 60160 2.89648 1.68394 27.269 51.7573 83.7379 83.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1580 0.000256 512 230 300 69760 2.23197 1.69574 10.9124 52.1701 67.1182 67.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 6.4e-05 2048 130 1350 272640 44.1411 28.2849 735.282 838.09 1645.93 1646.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000256 4096 490 3150 68960 13.98 657.536 418.622 1090.18 1090.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 3.2e-05 4096 230 7250 592640 161.512 124.058 15812.5 3708.97 19807.4 19807.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1770 3.2e-05 512 430 450 532480 29.8233 13.3548 133.625 436.422 613.445 613.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 3.2e-05 1024 140 1200 529920 55.5881 26.8558 577.1 834.474 1494.22 1494.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 0.001024 1024 130 400 18000 0.770048 4.80368 50.0184 55.6325 55.6813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000512 4096 200 900 36480 6.58723 85.384 208.678 300.692 300.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.000512 1024 450 900 32640 1.4336 1.64736 20.7088 51.9369 75.7968 75.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.000256 512 260 850 59520 2.92253 1.69165 23.1277 51.8002 79.6683 79.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1580 0.000256 512 230 300 70080 2.24656 1.70685 9.45085 52.4323 65.9399 66.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 6.4e-05 2048 130 1350 270720 44.1739 28.4988 618.936 834.738 1526.48 1526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000256 4096 490 3150 68880 13.9797 562.733 418.556 995.313 995.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 3.2e-05 4096 230 7250 592320 161.532 124.026 13786.6 3700.93 17773.5 17773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1770 3.2e-05 512 430 450 522240 29.5597 13.1423 112.025 412.18 567.122 567.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 3.2e-05 1024 140 1200 532480 55.5858 26.9003 536.033 838.139 1456.85 1457.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 0.001024 1024 130 400 17920 0.761856 4.54282 50.0268 55.3743 55.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000512 4096 200 900 36480 6.61043 79.5868 209.138 295.379 295.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 0.000512 1024 450 900 32640 1.43066 1.6487 19.5759 52.0548 74.7799 74.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.000256 512 260 850 58880 2.93894 1.68992 21.3063 51.863 77.927 78.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1580 0.000256 512 230 300 69120 2.23178 1.68973 8.74166 51.8535 64.6219 64.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 6.4e-05 2048 130 1350 268800 44.1148 28.1989 567.589 831.658 1471.69 1471.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000256 4096 490 3150 68800 13.984 514.669 418.62 947.318 947.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 3.2e-05 4096 230 7250 592640 161.578 124.329 12476.5 3698.88 16461.6 16461.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1770 3.2e-05 512 430 450 512000 30.3321 13.1269 101.922 412.37 557.968 558.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 3.2e-05 1024 140 1200 524800 54.7489 26.489 506.139 824.46 1412.03 1412.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 0.001024 1024 130 400 18000 0.77424 4.64064 51.2888 56.7502 56.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000512 4096 200 900 36400 6.61094 77.1086 209.122 292.884 292.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.000512 1024 450 900 32000 1.43565 1.64899 18.5391 52.1577 73.8526 73.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.000256 512 260 850 57600 2.9705 1.6889 20.352 51.917 77.0552 77.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1580 0.000256 512 230 300 68800 2.23222 1.69312 8.42019 51.9009 64.3513 64.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 6.4e-05 2048 130 1350 268800 44.3428 28.2362 544.575 833.535 1450.82 1450.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000256 4096 490 3150 68800 13.9873 495.95 419.019 928.999 929.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 3.2e-05 4096 230 7250 592000 161.945 124.184 12083.7 3696.5 16066.6 16066.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1770 3.2e-05 512 430 450 512000 30.3499 13.1468 97.4959 412.32 553.533 553.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 3.2e-05 1024 140 1200 539648 54.9287 26.889 816.397 838.468 1736.87 1737.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 0.001024 1024 130 420 18304 0.772192 6.86554 51.3048 58.9867 59.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000512 4096 200 900 36832 6.62102 116.557 209.663 332.881 332.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 0.000512 1024 450 900 32896 1.43946 1.67238 28.4977 52.4924 84.1714 84.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.000256 512 260 840 62464 2.90403 1.71216 32.0705 52.5736 89.3847 89.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1580 0.000256 512 230 300 70144 2.24803 1.70598 12.8506 52.5635 69.468 69.5624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 6.4e-05 2048 130 1320 272128 44.1828 28.3046 839.802 838.461 1750.88 1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000256 4096 490 3180 69088 13.9859 776.426 419.423 1209.88 1209.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 3.2e-05 4096 230 7260 593664 160.944 123.628 18662.2 3690.72 22637.9 22638.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1770 3.2e-05 512 430 420 534528 29.6896 13.355 144.924 419.323 607.502 607.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 3.2e-05 1024 140 1200 538624 54.9905 26.8968 534.811 838.414 1455.31 1455.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 0.001024 1024 130 420 18240 0.771488 4.55677 51.2588 56.6298 56.6779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000512 4096 200 900 36800 6.61898 76.5267 209.637 292.825 292.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1670 0.000512 1024 450 900 32768 1.4377 1.668 18.8827 52.4391 74.4994 74.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 0.000256 512 260 840 61952 2.90358 1.70397 21.0662 52.4165 78.2153 78.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1580 0.000256 512 230 300 69888 2.24218 1.70394 9.11139 52.4066 65.5683 65.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 980 6.4e-05 2048 130 1320 271872 44.3033 28.2972 633.003 838.445 1544.18 1544.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.000256 4096 490 3180 69056 13.9961 507.73 419.504 941.274 941.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 3.2e-05 4096 230 7260 593664 161.012 123.662 12142.3 3690.68 16117.9 16118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1770 3.2e-05 512 430 420 532480 29.677 13.3247 94.6047 417.986 555.806 555.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 3.2e-05 1024 140 1200 537600 55.0234 27.0896 436.026 836.481 1354.82 1354.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 0.001024 1024 130 420 18240 0.780064 3.82826 51.2777 55.9286 55.9785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000512 4096 200 900 36768 6.60915 61.8967 209.489 278.042 278.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1670 0.000512 1024 450 900 32640 1.4335 1.66707 15.4148 52.2693 70.8522 70.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 0.000256 512 260 840 61440 2.90778 1.70336 17.4689 52.2267 74.4296 74.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1580 0.000256 512 230 300 69888 2.24486 1.70701 19.586 52.474 76.1119 76.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 980 6.4e-05 2048 130 1320 271104 44.2837 28.2974 535.574 836.56 1444.85 1444.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.000256 4096 490 3180 69024 13.9881 408.905 419.222 842.16 842.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 3.2e-05 4096 230 7260 593280 161.174 123.844 9865.66 3690.92 13841.9 13842.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1770 3.2e-05 512 430 420 528384 29.6696 13.2795 78.1101 416.383 537.656 537.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 3.2e-05 1024 140 1200 536576 54.9579 26.8357 375.843 834.982 1292.82 1292.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 0.001024 1024 130 420 18176 0.778016 3.316 51.2349 55.3716 55.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000512 4096 200 900 36736 6.61712 54.0201 209.457 270.139 270.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 0.000512 1024 450 900 32768 1.44371 1.67446 16.3308 52.478 71.9982 72.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 0.000256 512 260 840 61440 2.9304 1.70598 15.1414 52.4118 72.314 72.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1580 0.000256 512 230 300 69632 2.2511 1.70515 19.373 52.3985 75.826 75.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 980 6.4e-05 2048 130 1320 271360 44.3891 28.2963 479.382 837.847 1390.05 1390.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.000256 4096 490 3180 68992 13.9857 354.734 418.995 787.759 787.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 3.2e-05 4096 230 7260 593408 161.103 123.717 8533.09 3686.93 12505.2 12505.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1770 3.2e-05 512 430 420 532480 29.7159 13.327 67.6769 417.588 528.53 528.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 3.2e-05 1024 140 1200 538880 55.1324 26.9591 1140.91 837.692 2060.89 2061.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 0.001024 1024 130 420 18280 0.772096 9.98621 51.2613 62.0636 62.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000512 4096 200 900 36840 6.62381 159.971 209.558 376.198 376.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.000512 1024 450 900 32880 1.44253 1.66563 40.2124 52.4301 95.8236 95.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.000256 512 260 840 62400 2.91821 1.71181 43.6953 52.5282 100.983 101.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1580 0.000256 512 230 300 70080 2.2591 1.71002 16.4328 52.5198 73.0266 73.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 6.4e-05 2048 130 1320 272320 44.3388 28.4692 1162.24 837.694 2072.87 2072.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000256 4096 490 3180 69080 13.98 1067.03 419.038 1500.09 1500.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 3.2e-05 4096 230 7260 593600 161.638 123.932 25494.1 3695.61 29475.6 29475.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1770 3.2e-05 512 430 420 532480 29.9118 13.3802 194.647 418.936 657.096 657.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 3.2e-05 1024 140 1200 537600 55.083 26.9347 703.605 838.015 1623.83 1623.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 0.001024 1024 130 420 18240 0.775104 6.09645 51.2596 58.1751 58.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000512 4096 200 900 36800 6.62698 100.473 209.58 316.724 316.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 0.000512 1024 450 900 32800 1.4377 1.66566 25.0898 52.3785 80.6456 80.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.000256 512 260 840 61440 2.89792 1.69741 27.8012 52.1354 84.6572 84.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1580 0.000256 512 230 300 69760 2.23888 1.70378 10.6723 52.3342 67.0528 67.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 6.4e-05 2048 130 1320 272000 44.2757 28.332 719.896 837.905 1630.54 1630.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000256 4096 490 3180 69040 13.9832 663.442 419.095 1096.56 1096.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 3.2e-05 4096 230 7260 593280 161.156 123.798 15819.7 3694.2 19799.2 19799.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1770 3.2e-05 512 430 420 532480 29.8827 13.3755 125.232 419.05 587.757 587.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 3.2e-05 1024 140 1200 533760 55.3713 26.9285 570.618 835.168 1488.29 1488.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 0.001024 1024 130 420 18120 0.770688 4.97514 50.1231 55.9132 55.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000512 4096 200 900 36720 6.62067 81.4345 209.539 297.638 297.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 0.000512 1024 450 900 32640 1.4431 1.66598 20.0823 52.4855 75.7467 75.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.000256 512 260 840 61440 2.9265 1.70803 22.9153 52.4182 80.0933 80.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1580 0.000256 512 230 300 69600 2.25398 1.70422 10.2382 52.4044 66.7045 66.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 6.4e-05 2048 130 1320 271680 44.4066 28.3892 587.142 837.852 1497.92 1498.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000256 4096 490 3180 69000 13.9796 540.244 419.531 973.8 973.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 3.2e-05 4096 230 7260 592800 162.012 124.016 12944.2 3694.57 16925.1 16925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1770 3.2e-05 512 430 420 529920 29.8625 13.355 102.531 417.671 563.64 563.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 3.2e-05 1024 140 1200 537600 55.007 26.8943 488.319 838.078 1408.49 1408.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 0.001024 1024 130 420 18080 0.764576 4.28032 50.1024 55.1929 55.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000512 4096 200 900 36640 6.61363 69.044 209.177 284.877 284.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 0.000512 1024 450 900 32640 1.43565 1.66054 17.2392 52.2824 72.6911 72.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.000256 512 260 840 60160 2.89546 1.6855 19.2337 51.7669 75.7086 75.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1580 0.000256 512 230 300 69120 2.23741 1.6937 9.18746 52.1817 65.4051 65.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 6.4e-05 2048 130 1320 271360 44.3236 28.3391 497.498 838.239 1408.53 1408.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000256 4096 490 3180 68960 13.9858 457.497 419.15 890.675 890.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 3.2e-05 4096 230 7260 593280 160.944 123.742 10986.5 3690.05 14961.6 14961.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1770 3.2e-05 512 430 420 532480 29.8219 13.3523 88.1527 419.127 550.67 550.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 3.2e-05 1024 140 1200 537600 55.1009 26.9052 1048.49 836.407 1967.1 1967.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 0.001024 1024 130 420 18288 0.776192 9.29904 51.2819 61.4004 61.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000512 4096 200 900 36816 6.61094 146.613 209.489 362.756 362.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.000512 1024 450 900 32928 1.44195 1.66502 37.0424 52.4629 92.6825 92.7688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.000256 512 260 840 62208 2.90691 1.70662 40.0559 52.4542 97.254 97.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1580 0.000256 512 230 300 70080 2.24806 1.70675 15.1399 52.438 71.6381 71.7344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 6.4e-05 2048 130 1320 271872 44.2847 28.4078 1065.47 837.463 1975.76 1975.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000256 4096 490 3180 69072 13.9814 978.435 419.085 1411.54 1411.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 3.2e-05 4096 230 7260 593472 161.195 123.761 23528.8 3687.79 27501.9 27502.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1770 3.2e-05 512 430 420 531456 29.8555 13.3612 179.332 418.295 641.057 641.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 3.2e-05 1024 140 1200 537600 55.0305 26.8677 658.026 836.482 1576.6 1576.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 0.001024 1024 130 420 18240 0.77824 5.79376 51.2808 57.8977 57.9459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000512 4096 200 900 36768 6.61709 92.5578 209.49 308.707 308.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.000512 1024 450 900 32640 1.43754 1.65888 23.0095 52.2692 78.4435 78.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.000256 512 260 840 61440 2.90282 1.69741 26.4324 52.224 83.3847 83.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1580 0.000256 512 230 300 69888 2.24893 1.70435 10.1059 52.4736 66.6422 66.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 6.4e-05 2048 130 1320 271104 44.2341 28.2787 665.214 836.556 1574.41 1574.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000256 4096 490 3180 69024 13.9855 612.555 419.087 1045.67 1045.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 3.2e-05 4096 230 7260 593280 161.146 123.851 14679.7 3717.51 18682.5 18682.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1770 3.2e-05 512 430 420 528384 29.682 13.2781 118.694 434.634 596.551 596.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 3.2e-05 1024 140 1200 534528 55.1317 26.8523 533.946 834.391 1450.52 1450.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 0.001024 1024 130 420 18144 0.774144 4.59578 51.2142 56.6282 56.6784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000512 4096 200 900 36720 6.61949 76.4534 209.46 292.578 292.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.000512 1024 450 900 32832 1.44326 1.6679 19.3548 52.4564 74.993 75.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.000256 512 260 840 61056 2.89651 1.69261 21.2467 51.9985 77.9593 78.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1580 0.000256 512 230 300 69696 2.2487 1.70394 8.30224 52.3745 64.7356 64.8335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 6.4e-05 2048 130 1320 271872 44.2476 28.3363 548.399 837.621 1458.74 1458.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000256 4096 490 3180 68976 13.9884 504.191 419.031 937.258 937.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 3.2e-05 4096 230 7260 592704 161.296 124.104 12090.7 3690.84 16067.2 16067.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1770 3.2e-05 512 430 420 525312 29.6011 13.1999 95.4754 414.277 552.772 552.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 3.2e-05 1024 140 1200 534528 54.7925 26.7436 480.343 833.182 1395.26 1395.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 0.001024 1024 130 420 18048 0.771008 4.1377 50.1294 55.0828 55.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000512 4096 200 900 36672 6.61914 69.6156 209.664 285.942 285.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.000512 1024 450 900 32640 1.44179 1.66874 17.1248 52.4443 72.749 72.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.000256 512 260 840 59904 2.91146 1.68682 18.8842 51.8224 75.432 75.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1580 0.000256 512 230 300 69120 2.24838 1.70054 7.40816 52.3226 63.7861 63.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 6.4e-05 2048 130 1320 270336 44.479 28.2931 492.619 837.517 1403.04 1403.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000256 4096 490 3180 68928 13.9817 454.495 419.494 888.015 888.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 3.2e-05 4096 230 7260 592896 161.33 123.799 10906.2 3693.11 14884.7 14885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1770 3.2e-05 512 430 420 516096 29.9994 13.1256 83.4087 412.55 539.307 539.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 3.2e-05 1024 140 1200 529920 55.5979 26.8513 414.841 842.631 1340.11 1340.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 0.001024 1024 130 420 18000 0.770048 3.64134 51.3925 55.8487 55.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000512 4096 200 900 36480 6.59581 59.3266 210.721 276.688 276.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 0.000512 1024 450 900 32160 1.43142 1.64054 14.5354 52.4488 70.1276 70.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.000256 512 260 840 59520 2.92288 1.6896 16.3021 52.3095 73.3509 73.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1580 0.000256 512 230 300 69120 2.25898 1.70858 8.02022 52.942 65.0359 65.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 6.4e-05 2048 130 1320 270720 44.2039 28.3334 427.611 842.901 1343.18 1343.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000256 4096 490 3180 68880 13.9837 393.734 423.116 830.878 830.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 3.2e-05 4096 230 7260 592320 161.564 124.029 9456.07 3734.31 13476.3 13476.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1770 3.2e-05 512 430 420 522240 29.5343 13.1455 73.7418 416.218 532.855 533.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 3.2e-05 1024 140 1200 537600 55.2219 26.9395 994.124 837.131 1913.61 1913.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 0.001024 1024 130 420 18256 0.786432 8.51149 51.2675 60.6067 60.6541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000512 4096 200 900 36792 6.61709 140.097 209.578 356.336 356.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.000512 1024 450 900 32928 1.44794 1.66691 35.0086 52.5156 90.7114 90.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.000256 512 260 840 62272 2.91261 1.71408 39.4849 52.5012 96.7411 96.8499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1580 0.000256 512 230 300 69888 2.25818 1.70787 14.9247 52.4947 71.4909 71.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 6.4e-05 2048 130 1320 271936 44.4325 28.346 1016.78 838.352 1928.04 1928.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000256 4096 490 3180 69048 13.9815 934.567 419.351 1367.94 1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 3.2e-05 4096 230 7260 593376 161.73 123.852 22438.7 3691.61 26416.2 26416.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1770 3.2e-05 512 430 420 530432 30.0416 13.3713 175.297 418.796 637.721 637.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 3.2e-05 1024 140 1200 537600 55.1285 26.9087 631.102 836.636 1549.97 1550.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 0.001024 1024 130 420 18144 0.774144 5.44579 51.1751 57.4393 57.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000512 4096 200 900 36736 6.61658 90.1796 209.435 306.274 306.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.000512 1024 450 900 32704 1.43581 1.65498 22.4281 52.2568 77.8445 77.9302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.000256 512 260 840 61824 2.92301 1.70598 25.3522 52.5049 82.6114 82.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1580 0.000256 512 230 300 69888 2.25411 1.71014 9.70406 52.4953 66.2671 66.3609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 6.4e-05 2048 130 1320 271488 44.2749 28.3141 644.929 836.734 1554.38 1554.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000256 4096 490 3180 68992 13.9837 594.274 419.064 1027.36 1027.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 3.2e-05 4096 230 7260 593152 161.285 123.771 14194 3688.8 18168.2 18168.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1770 3.2e-05 512 430 420 530432 29.9762 13.3571 112.406 418.558 574.516 574.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 3.2e-05 1024 140 1200 537600 55.2526 26.9404 530.245 836.583 1449.21 1449.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 0.001024 1024 130 420 18144 0.780288 4.86195 51.2521 56.9381 56.9856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000512 4096 200 900 36624 6.60704 75.6054 209.107 291.362 291.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.000512 1024 450 900 32592 1.43686 1.64787 18.8028 52.1745 74.1317 74.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.000256 512 260 840 61824 2.93562 1.71418 21.4956 52.5371 78.8092 78.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1580 0.000256 512 230 300 69888 2.26189 1.71309 8.45584 52.525 65.0644 65.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 6.4e-05 2048 130 1320 271488 44.4379 28.3812 541.883 836.752 1451.59 1451.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000256 4096 490 3180 68880 13.9787 496.195 418.693 928.91 928.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 3.2e-05 4096 230 7260 592704 161.785 124.161 11939.5 3690.19 15916 15916.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1770 3.2e-05 512 430 420 526848 30.2614 13.3681 94.7956 418.379 557.021 557.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 3.2e-05 1024 140 1200 537600 55.0356 26.8774 466.056 836.778 1384.94 1385.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 0.001024 1024 130 420 17920 0.7736 4.21498 49.9732 55.005 55.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000512 4096 200 900 36512 6.59238 65.237 208.831 280.706 280.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.000512 1024 450 900 32256 1.4336 1.64659 16.4267 52.1031 71.6837 71.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.000256 512 260 840 60928 2.89968 1.69315 18.0839 51.9778 74.7796 74.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1580 0.000256 512 230 300 68992 2.22845 1.6921 7.25581 51.9681 63.2526 63.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 6.4e-05 2048 130 1320 270592 44.4103 28.2894 474.208 837.016 1384.06 1384.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000256 4096 490 3180 68768 13.9753 435.801 418.458 868.28 868.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 3.2e-05 4096 230 7260 593152 160.634 124.082 10495.2 3690.38 14470.7 14471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1770 3.2e-05 512 430 420 516096 30.1578 13.1779 81.1924 413.674 538.42 538.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 3.2e-05 1024 140 1200 528640 55.2222 26.6791 405.071 829.36 1316.53 1316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 0.001024 1024 130 420 17920 0.76528 3.61472 50.0423 54.4662 54.5166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000512 4096 200 900 36400 6.57187 57.854 208.462 272.932 272.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.000512 1024 450 900 32480 1.4432 1.66019 14.6123 52.3132 70.0996 70.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.000256 512 260 840 60480 2.88512 1.67914 16.3584 51.3975 72.4464 72.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1580 0.000256 512 230 300 68320 2.25853 1.69859 6.28506 52.1322 62.481 62.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 6.4e-05 2048 130 1320 271040 44.3892 28.3278 422.813 835.676 1331.34 1331.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000256 4096 490 3180 68600 13.9562 384.028 417.71 815.74 815.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 3.2e-05 4096 230 7260 592480 161.726 123.955 9257.02 3686.58 13229.6 13229.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1770 3.2e-05 512 430 420 501760 30.5694 13.0785 70.1659 408.766 522.803 522.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 3.2e-05 1024 140 1200 538624 54.9982 26.9025 941.829 837.739 1861.67 1861.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 0.001024 1024 130 420 18240 0.77408 8.27434 51.2361 60.3287 60.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000512 4096 200 900 36800 6.61914 132.385 209.476 348.521 348.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.000512 1024 450 900 32768 1.44099 1.66816 33.2001 52.396 88.7749 88.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.000256 512 260 840 61952 2.90208 1.70192 37.1441 52.3764 94.2526 94.3644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1580 0.000256 512 230 300 69888 2.24106 1.70339 14.5129 52.3656 70.9298 71.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 6.4e-05 2048 130 1320 271872 44.2759 28.4692 968.378 837.782 1879.04 1879.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000256 4096 490 3180 69056 13.9735 874.898 419.162 1308.08 1308.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 3.2e-05 4096 230 7260 593664 161.029 123.66 21085.2 3687.93 25058.1 25058.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1770 3.2e-05 512 430 420 532480 29.6828 13.3325 169.914 417.597 630.737 630.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 3.2e-05 1024 140 1200 536576 54.9745 26.8385 631.583 835.671 1549.26 1549.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 0.001024 1024 130 420 18176 0.77824 5.52218 51.2547 57.5977 57.6471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000512 4096 200 900 36736 6.62109 90.7781 209.618 307.062 307.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.000512 1024 450 900 32768 1.44384 1.6736 22.6893 52.5166 78.3944 78.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.000256 512 260 840 61440 2.92099 1.70554 25.0586 52.4556 82.2707 82.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1580 0.000256 512 230 300 69632 2.25024 1.70598 9.6383 52.4446 66.1459 66.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 6.4e-05 2048 130 1320 271360 44.3571 28.3045 656.081 838.55 1567.44 1567.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000256 4096 490 3180 68992 13.9878 598.718 419.351 1032.1 1032.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 3.2e-05 4096 230 7260 593408 161.098 123.725 14302.1 3690.14 18277.4 18277.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1770 3.2e-05 512 430 420 532480 29.6936 13.3243 115.029 417.929 576.194 576.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 3.2e-05 1024 140 1200 534528 54.804 27.2909 522.83 833.184 1438.3 1438.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 0.001024 1024 130 420 18048 0.768 4.56525 50.1221 55.4988 55.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000512 4096 200 900 36672 6.61952 75.7864 209.668 292.118 292.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.000512 1024 450 900 32640 1.44038 1.66707 18.8463 52.4449 74.4705 74.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.000256 512 260 840 59904 2.91302 1.68541 20.4762 51.8183 77.0212 77.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1580 0.000256 512 230 300 69120 2.24848 1.70406 8.24557 52.3288 64.6347 64.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 6.4e-05 2048 130 1320 270336 44.4948 28.3095 544.543 837.521 1455 1455.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000256 4096 490 3180 68928 13.9871 494.702 419.437 928.172 928.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 3.2e-05 4096 230 7260 592896 161.332 123.812 11848.5 3693.33 15827.2 15827.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1770 3.2e-05 512 430 420 516096 30.0245 13.1236 92.4683 412.618 548.443 548.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 3.2e-05 1024 140 1200 532480 55.349 26.8376 479.164 836.334 1397.88 1398.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 0.001024 1024 130 420 17920 0.779616 4.45366 50.0387 55.3124 55.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000512 4096 200 900 36608 6.61715 69.2764 209.664 285.601 285.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 0.000512 1024 450 900 32256 1.4336 1.64675 17.1133 52.0128 72.2761 72.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.000256 512 260 840 61440 2.92803 1.70483 19.1488 52.5514 76.457 76.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1580 0.000256 512 230 300 69632 2.26051 1.70598 7.41325 52.5404 64.0231 64.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 6.4e-05 2048 130 1320 270336 44.2525 28.3935 504.482 836.313 1413.57 1413.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000256 4096 490 3180 68864 13.978 452.856 419.43 886.309 886.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 3.2e-05 4096 230 7260 592896 161.301 124.255 10801.5 3698.27 14785.6 14785.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1770 3.2e-05 512 430 420 524288 30.2868 13.3244 86.7815 418.104 548.709 548.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 3.2e-05 1024 140 1200 532480 55.5929 26.9 438.788 838.072 1359.55 1359.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 0.001024 1024 130 420 17920 0.7624 3.81197 50.1006 54.7192 54.7676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000512 4096 200 900 36480 6.61856 64.3622 209.132 280.156 280.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 0.000512 1024 450 900 32000 1.43165 1.65014 16.3564 52.0496 71.5587 71.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.000256 512 260 840 58880 2.9423 1.69008 17.015 51.8604 73.6379 73.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1580 0.000256 512 230 300 67840 2.24294 1.6896 7.07776 51.8475 62.9644 63.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 6.4e-05 2048 130 1320 268800 44.113 28.1457 457.76 831.587 1361.74 1361.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000256 4096 490 3180 68800 13.984 413.944 419.058 847.029 847.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 3.2e-05 4096 230 7260 592640 161.619 124.321 9898.59 3698.61 13883.5 13883.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1770 3.2e-05 512 430 420 512000 30.3245 13.1338 77.414 412.269 533.357 533.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 3.2e-05 1024 140 1216 539648 54.8948 26.9334 805.819 837.555 1725.4 1725.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 0.001024 1024 130 448 18240 0.76624 7.2879 51.2891 59.3881 59.4383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000512 4096 200 896 36864 6.62118 114.857 209.558 331.079 331.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 0.000512 1024 450 896 32768 1.43933 1.6681 28.1836 52.4287 83.7912 83.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.000256 512 260 832 62464 2.90125 1.70787 30.7435 52.5164 87.9998 88.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1580 0.000256 512 230 320 69632 2.25632 1.70579 13.3531 52.5032 69.9189 70.0156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 6.4e-05 2048 130 1344 270592 44.4188 28.289 832.299 837.54 1742.68 1742.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000256 4096 490 3136 69216 13.9747 753.838 419.107 1186.97 1187.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 3.2e-05 4096 230 7232 593408 161.495 123.455 18300.8 3708.73 22294.8 22295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1770 3.2e-05 512 430 448 528384 30.1402 13.3562 150.201 419 612.914 613.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 3.2e-05 1024 140 1216 538624 55.0144 26.9027 517.207 838.524 1437.85 1438.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 0.001024 1024 130 448 18176 0.767968 4.74979 51.2807 56.843 56.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000512 4096 200 896 36800 6.60989 73.7941 209.621 290.069 290.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1670 0.000512 1024 450 896 32640 1.44035 1.67043 18.2834 52.4446 73.9117 74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 0.000256 512 260 832 61952 2.90726 1.7031 19.9334 52.424 77.097 77.2035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1580 0.000256 512 230 320 69376 2.25114 1.70346 9.3327 52.4123 65.8075 65.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 980 6.4e-05 2048 130 1344 270336 44.5412 28.332 617.715 838.554 1529.28 1529.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.000256 4096 490 3136 69184 13.9694 483.824 419.587 917.428 917.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 3.2e-05 4096 230 7232 593408 161.505 123.552 11712.6 3695.63 15693.6 15693.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1770 3.2e-05 512 430 448 524288 30.2398 13.319 96.1997 418.178 558.152 558.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 3.2e-05 1024 140 1216 537600 54.9936 26.8802 429.418 836.313 1347.8 1347.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 0.001024 1024 130 448 18144 0.7664 3.99811 51.2534 56.0624 56.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000512 4096 200 896 36768 6.61072 60.6029 209.404 276.662 276.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1670 0.000512 1024 450 896 32448 1.43507 1.66506 15.1695 52.2573 70.5999 70.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 0.000256 512 260 832 61440 2.90554 1.69811 16.6879 52.2158 73.6335 73.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1580 0.000256 512 230 320 69504 2.2529 1.70598 20.2667 52.4622 76.7886 76.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 980 6.4e-05 2048 130 1344 269568 44.6177 28.2964 532.936 836.555 1442.54 1442.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.000256 4096 490 3136 69120 13.9677 396.996 418.984 829.995 830.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 3.2e-05 4096 230 7232 593280 161.351 123.454 9697.41 3709.1 13691.6 13691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1770 3.2e-05 512 430 448 522240 30.0873 13.2698 80.3716 416.334 540.276 540.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 3.2e-05 1024 140 1216 536576 54.989 26.837 368.809 835.133 1285.97 1286.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 0.001024 1024 130 448 18048 0.770304 3.43974 51.1693 55.4227 55.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000512 4096 200 896 36736 6.61808 53.1387 209.437 269.239 269.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 0.000512 1024 450 896 32512 1.44474 1.67117 16.1401 52.4846 71.8137 71.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 0.000256 512 260 832 61440 2.92445 1.70493 14.365 52.4249 71.5491 71.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1580 0.000256 512 230 320 69120 2.25619 1.70586 20.0554 52.4088 76.526 76.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 980 6.4e-05 2048 130 1344 270336 44.5753 28.4043 477.903 837.998 1389.02 1389.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.000256 4096 490 3136 69120 13.9734 344.22 419.098 777.337 777.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 3.2e-05 4096 230 7232 592896 161.699 123.607 8350.06 3693.13 12328.8 12329.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1770 3.2e-05 512 430 448 524288 30.2876 13.3341 69.6379 417.658 531.133 531.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 3.2e-05 1024 140 1216 538880 55.1209 26.9547 1093.21 837.793 2013.28 2013.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 0.001024 1024 130 448 18200 0.766048 10.0028 51.2566 62.0697 62.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000512 4096 200 896 36840 6.62349 153.797 209.532 369.998 370.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.000512 1024 450 896 32720 1.44214 1.66496 38.5079 52.4312 94.1181 94.1997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.000256 512 260 832 62400 2.92064 1.71024 40.8166 52.5322 98.1135 98.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1580 0.000256 512 230 320 69600 2.26528 1.71091 16.7752 52.5231 73.3839 73.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 6.4e-05 2048 130 1344 270720 44.5982 28.3546 1123.79 837.788 2034.66 2034.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000256 4096 490 3136 69200 13.9513 1013.83 419.072 1446.9 1446.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 3.2e-05 4096 230 7232 593440 162.218 123.702 24539.2 3710.56 28536.1 28536.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1770 3.2e-05 512 430 448 527360 30.3033 13.3796 198.457 418.977 661.338 661.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 3.2e-05 1024 140 1216 537600 55.1048 26.9373 668.421 837.839 1588.5 1588.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 0.001024 1024 130 448 18160 0.772096 6.25667 51.2576 58.3317 58.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000512 4096 200 896 36800 6.62742 94.1691 209.53 310.378 310.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.000512 1024 450 896 32640 1.44202 1.66454 23.4319 52.3839 78.9926 79.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.000256 512 260 832 61440 2.9 1.69779 25.8539 52.1304 82.7073 82.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1580 0.000256 512 230 320 69120 2.25078 1.70394 10.7584 52.3343 67.1545 67.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 6.4e-05 2048 130 1344 270720 44.4734 28.3238 685.433 837.897 1596.26 1596.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000256 4096 490 3136 69120 13.9645 617.467 418.845 1050.32 1050.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 3.2e-05 4096 230 7232 592960 161.761 123.644 14836.2 3704.08 18826 18826.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1770 3.2e-05 512 430 448 527360 30.2774 13.3684 127.128 419.01 589.999 590.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 3.2e-05 1024 140 1216 533760 55.375 26.8861 545.167 834.439 1462.06 1462.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 0.001024 1024 130 448 18120 0.763328 5.00531 51.2578 57.0696 57.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000512 4096 200 896 36720 6.61414 77.5362 209.311 293.505 293.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 0.000512 1024 450 896 32640 1.44589 1.66458 19.2265 52.4306 74.8393 74.9285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.000256 512 260 832 61440 2.93075 1.70598 21.121 52.3737 78.26 78.3716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1580 0.000256 512 230 320 69120 2.26074 1.70355 10.394 52.3591 66.8237 66.9188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 6.4e-05 2048 130 1344 269760 44.778 28.3498 565.397 837.128 1475.78 1475.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000256 4096 490 3136 69120 13.9533 512.292 419.072 945.362 945.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 3.2e-05 4096 230 7232 592800 162.32 123.874 12314.9 3691.35 16292.7 16293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1770 3.2e-05 512 430 448 522240 30.4538 13.3507 101.809 417.314 563.144 563.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 3.2e-05 1024 140 1216 537600 55.0296 26.8984 472.518 837.935 1392.58 1392.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 0.001024 1024 130 448 18080 0.767328 4.41754 51.2647 56.4921 56.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000512 4096 200 896 36640 6.61328 67.287 209.095 283.036 283.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 0.000512 1024 450 896 32320 1.43347 1.66502 16.7137 52.2677 72.1513 72.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.000256 512 260 832 60160 2.89622 1.68346 18.1483 51.7549 74.6133 74.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1580 0.000256 512 230 320 68480 2.2472 1.6945 9.44282 52.175 65.6658 65.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 6.4e-05 2048 130 1344 270080 44.5059 28.3105 485.656 838.15 1396.75 1396.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000256 4096 490 3136 68960 13.9523 437.914 418.416 870.327 870.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 3.2e-05 4096 230 7232 592640 161.736 123.824 10570.7 3696.3 14552.9 14553.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1770 3.2e-05 512 430 448 522240 30.5757 13.3643 89.138 419.061 552.358 552.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 3.2e-05 1024 140 1216 531200 55.3876 27.0205 427.404 833.548 1343.56 1343.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 0.001024 1024 130 448 18000 0.764512 4.12752 51.2265 56.1627 56.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000512 4096 200 896 36600 6.60915 60.8662 209.275 276.795 276.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1670 0.000512 1024 450 896 32400 1.44397 1.6655 15.3622 52.4739 71.0176 71.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 0.000256 512 260 832 60800 2.9057 1.69149 16.7586 51.8336 73.3139 73.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1580 0.000256 512 230 320 68800 2.25894 1.70733 8.70986 52.3497 65.1284 65.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 980 6.4e-05 2048 130 1344 270400 44.6428 28.3608 584.949 838.045 1496.13 1496.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.000256 4096 490 3136 69000 13.9694 399.38 419.191 832.585 832.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 3.2e-05 4096 230 7232 592800 162.808 124.142 9697.13 3700.95 13685.3 13685.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1770 3.2e-05 512 430 448 512000 30.3906 13.1607 79.4514 412.57 535.785 535.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 3.2e-05 1024 140 1216 537600 55.0818 26.9046 1013.21 836.401 1931.79 1931.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 0.001024 1024 130 448 18192 0.767616 9.54982 51.2591 61.6197 61.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000512 4096 200 896 36816 6.60762 140.931 209.437 357.018 357.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.000512 1024 450 896 32736 1.44118 1.66896 35.6801 52.4633 91.3254 91.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.000256 512 260 832 62208 2.90701 1.7072 37.56 52.4534 94.7558 94.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1580 0.000256 512 230 320 69504 2.25395 1.70493 15.525 52.4401 72.0271 72.1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 6.4e-05 2048 130 1344 270336 44.5489 28.3608 1035.67 837.443 1946.15 1946.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000256 4096 490 3136 69168 13.9797 932.746 418.929 1365.7 1365.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 3.2e-05 4096 230 7232 593280 161.65 123.568 22630.6 3692.52 26608.7 26609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1770 3.2e-05 512 430 448 525312 30.3095 13.363 183.265 418.297 645.452 645.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 3.2e-05 1024 140 1216 537600 55.0184 26.922 635.609 837.186 1554.94 1555.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 0.001024 1024 130 448 18144 0.764736 5.95786 51.276 58.0427 58.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000512 4096 200 896 36768 6.61882 88.0783 209.616 304.358 304.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.000512 1024 450 896 32448 1.43322 1.65869 22.2392 52.312 77.7145 77.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.000256 512 260 832 61440 2.9049 1.69907 24.8492 52.2731 81.8526 81.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1580 0.000256 512 230 320 69504 2.25206 1.70768 10.4109 52.5193 66.9935 67.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 6.4e-05 2048 130 1344 269568 44.5658 28.2811 644.779 837.276 1555.03 1555.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000256 4096 490 3136 69120 13.9657 582.324 419.286 1015.62 1015.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 3.2e-05 4096 230 7232 593280 161.425 123.473 14167.5 3713.1 18165.8 18166.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1770 3.2e-05 512 430 448 522240 30.0791 13.2751 120.395 416.741 580.71 580.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 3.2e-05 1024 140 1216 534528 55.1676 26.8575 514.706 835.301 1432.22 1432.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 0.001024 1024 130 448 18000 0.760288 4.68963 50.103 55.5966 55.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000512 4096 200 896 36720 6.61709 73.1231 209.645 289.428 289.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.000512 1024 450 896 32544 1.43786 1.66832 18.1595 52.5132 73.8508 73.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.000256 512 260 832 61056 2.89987 1.69517 20.0295 52.0517 76.8002 76.9039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1580 0.000256 512 230 320 69120 2.2569 1.70394 8.51994 52.4267 65.0133 65.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 6.4e-05 2048 130 1344 269568 44.6144 28.3344 529.817 838.512 1441.41 1441.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000256 4096 490 3136 68976 13.9616 479.096 418.823 911.925 911.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 3.2e-05 4096 230 7232 592704 161.663 123.68 11623 3694.88 15603.6 15603.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1770 3.2e-05 512 430 448 516096 30.3211 13.2042 96.3671 414.723 554.828 554.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 3.2e-05 1024 140 1216 534528 54.8337 26.7614 455.541 832.5 1369.84 1370
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 0.001024 1024 130 448 18048 0.764224 4.16973 51.2614 56.2397 56.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000512 4096 200 896 36672 6.61507 65.8267 209.441 281.929 281.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.000512 1024 450 896 32256 1.44179 1.67037 16.1307 52.4001 71.7147 71.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.000256 512 260 832 59904 2.91165 1.6855 17.2903 51.7864 73.8012 73.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1580 0.000256 512 230 320 69120 2.2496 1.69984 7.51069 52.2768 63.8451 63.9422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 6.4e-05 2048 130 1344 268800 44.7084 28.3839 470.274 836.827 1380.33 1380.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000256 4096 490 3136 68928 13.9656 426.158 418.418 858.585 858.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 3.2e-05 4096 230 7232 592896 161.522 123.544 10266.1 3690.06 14241.5 14241.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1770 3.2e-05 512 430 448 516096 29.9899 13.1298 84.1712 414.579 542.087 542.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 3.2e-05 1024 140 1216 529920 55.5842 26.8593 399.153 834.642 1316.43 1316.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 0.001024 1024 130 448 18000 0.762656 3.728 51.2605 55.7962 55.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000512 4096 200 896 36480 6.58986 57.2997 208.671 272.604 272.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 0.000512 1024 450 896 32160 1.4328 1.64637 14.0043 51.9453 69.0993 69.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.000256 512 260 832 59520 2.92147 1.68787 15.3835 51.8124 71.9356 72.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1580 0.000256 512 230 320 69120 2.2577 1.70778 8.22621 52.4453 64.7421 64.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 6.4e-05 2048 130 1344 268800 44.5202 28.3054 413.618 834.907 1321.48 1321.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000256 4096 490 3136 68880 13.9592 373.101 418.426 805.53 805.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 3.2e-05 4096 230 7232 592320 161.681 123.711 9075.27 3710.26 13071.2 13071.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1770 3.2e-05 512 430 448 506880 30.6722 13.1512 73.8753 412.259 530.175 530.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 3.2e-05 1024 140 1216 537600 55.2039 26.9759 944.492 836.401 1863.27 1863.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 0.001024 1024 130 448 18200 0.765952 8.71834 51.2767 60.8024 60.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000512 4096 200 896 36792 6.61779 134.193 209.349 350.203 350.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.000512 1024 450 896 32704 1.44688 1.66547 33.2593 52.4722 88.9166 89.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.000256 512 260 832 62272 2.9145 1.71008 36.4192 52.4545 93.6273 93.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1580 0.000256 512 230 320 69440 2.26394 1.70826 15.1764 52.4469 71.7081 71.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 6.4e-05 2048 130 1344 270592 44.6954 28.3503 973.507 837.631 1884.32 1884.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000256 4096 490 3136 69160 13.974 879.707 418.925 1312.65 1312.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 3.2e-05 4096 230 7232 593152 162.213 123.708 21159.8 3710.13 25156.2 25156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1770 3.2e-05 512 430 448 526848 30.2938 13.3755 176.745 418.287 638.922 639.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 3.2e-05 1024 140 1216 537600 55.1357 26.9722 598.273 836.436 1517.02 1517.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 0.001024 1024 130 448 18144 0.763904 5.57296 51.2773 57.657 57.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000512 4096 200 896 36736 6.61978 84.8036 209.335 300.804 300.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.000512 1024 450 896 32480 1.4336 1.66038 21.1354 52.2458 76.5509 76.6294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.000256 512 260 832 61824 2.91936 1.70586 23.549 52.4932 80.8029 80.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1580 0.000256 512 230 320 69440 2.2575 1.70784 9.92106 52.4827 66.4765 66.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 6.4e-05 2048 130 1344 269696 44.5962 28.3193 615.862 836.526 1525.44 1525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000256 4096 490 3136 69104 13.9701 557.653 418.896 990.564 990.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 3.2e-05 4096 230 7232 592704 161.938 123.669 13528 3692.62 17506.6 17506.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1770 3.2e-05 512 430 448 523264 30.4524 13.3674 113.565 418.448 576.05 576.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 3.2e-05 1024 140 1216 537600 55.225 26.9366 509.292 837.265 1428.91 1429.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 0.001024 1024 130 448 17976 0.763168 4.93773 50.0939 55.8379 55.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000512 4096 200 896 36624 6.61638 71.2008 209.226 287.087 287.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.000512 1024 450 896 32256 1.43766 1.64842 17.9965 52.2177 73.3711 73.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.000256 512 260 832 61824 2.92803 1.71248 20.0386 52.5813 77.3864 77.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1580 0.000256 512 230 320 69216 2.27194 1.71078 8.56346 52.5642 65.2184 65.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 6.4e-05 2048 130 1344 270144 44.6868 28.354 523.436 837.436 1434.04 1434.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000256 4096 490 3136 69048 13.9735 471.507 419.274 904.798 904.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 3.2e-05 4096 230 7232 592704 162.327 123.67 11423.2 3693.22 15402.8 15403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1770 3.2e-05 512 430 448 526848 30.2595 13.372 96.3967 418.724 558.965 559.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 3.2e-05 1024 140 1216 537600 55.047 26.8803 446.917 837.341 1366.38 1366.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 0.001024 1024 130 448 17920 0.768 4.30829 50.0997 55.2189 55.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000512 4096 200 896 36512 6.59411 62.8573 208.929 278.426 278.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.000512 1024 450 896 32256 1.43366 1.65229 15.8755 52.1423 71.1747 71.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.000256 512 260 832 60928 2.9016 1.69402 16.8601 52.014 73.6001 73.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1580 0.000256 512 230 320 68096 2.24246 1.69411 7.43715 52.0033 63.4859 63.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 6.4e-05 2048 130 1344 268800 44.6491 28.5143 457.591 837.602 1368.49 1368.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000256 4096 490 3136 68992 13.981 413.528 419.283 846.834 846.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 3.2e-05 4096 230 7232 592256 161.824 124.116 9994.94 3702.63 13983.8 13984.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1770 3.2e-05 512 430 448 516096 30.1843 13.1662 83.1213 413.955 540.647 540.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 3.2e-05 1024 140 1216 528640 55.221 26.6779 389.371 830.214 1301.68 1301.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 0.001024 1024 130 448 17920 0.774496 3.69984 51.2256 55.7439 55.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000512 4096 200 896 36400 6.56246 55.1252 208.634 270.364 270.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.000512 1024 450 896 31920 1.43888 1.66214 13.9449 52.3678 69.4868 69.5746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.000256 512 260 832 60480 2.88099 1.6792 15.1804 51.4497 71.3156 71.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1580 0.000256 512 230 320 68320 2.26038 1.69843 6.45779 52.1902 62.7137 62.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 6.4e-05 2048 130 1344 268800 44.73 28.3237 407.77 836.541 1317.5 1317.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000256 4096 490 3136 68880 13.9461 364.909 418.977 797.874 797.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 3.2e-05 4096 230 7232 591360 163.034 124.021 8865.82 3721.54 12874.7 12875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1770 3.2e-05 512 430 448 501760 30.5767 13.0689 71.7534 409.192 524.812 524.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 3.2e-05 1024 140 1216 538624 55.0054 27.0918 932.897 838.576 1853.77 1853.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 0.001024 1024 130 448 18176 0.765952 8.71424 51.2778 60.8009 60.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000512 4096 200 896 36800 6.6153 130.751 209.615 347.026 347.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.000512 1024 450 896 32640 1.44166 1.66854 32.8927 52.4424 88.5154 88.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.000256 512 260 832 61952 2.90118 1.70314 35.9737 52.425 93.1306 93.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1580 0.000256 512 230 320 69376 2.24675 1.70218 14.9284 52.411 71.3938 71.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 6.4e-05 2048 130 1344 270336 44.5138 28.3509 962.749 838.552 1874.3 1874.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000256 4096 490 3136 69184 13.9795 860.133 419.588 1293.75 1293.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 3.2e-05 4096 230 7232 593408 161.519 123.516 20894.5 3694.01 24873.9 24874.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1770 3.2e-05 512 430 448 524288 30.2642 13.3203 177.743 417.982 639.525 639.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 3.2e-05 1024 140 1216 536576 54.9743 27.0246 618.236 835.774 1536.2 1536.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 0.001024 1024 130 448 18048 0.765344 5.72448 51.1903 57.7257 57.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000512 4096 200 896 36736 6.6097 88.669 209.591 304.913 304.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.000512 1024 450 896 32512 1.4431 1.67325 22.1687 52.5239 77.8793 77.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.000256 512 260 832 61440 2.91994 1.70406 23.7728 52.4596 80.9828 81.0975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1580 0.000256 512 230 320 69120 2.2569 1.70602 10.0304 52.4474 66.5475 66.6435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 6.4e-05 2048 130 1344 270336 44.5268 28.3423 648.484 838.617 1560.1 1560.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000256 4096 490 3136 69120 13.9752 576.127 419.415 1009.56 1009.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 3.2e-05 4096 230 7232 592896 161.722 123.579 13880.6 3695.96 17862.2 17862.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1770 3.2e-05 512 430 448 524288 30.2701 13.3266 118.22 418.034 580.072 580.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 3.2e-05 1024 140 1216 534528 54.8249 26.7529 509.494 832.597 1423.87 1424.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 0.001024 1024 130 448 18048 0.768256 4.74522 51.2605 56.8183 56.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000512 4096 200 896 36672 6.61824 73.4229 209.474 289.558 289.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.000512 1024 450 896 32256 1.44179 1.66918 18.2167 52.4046 73.8049 73.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.000256 512 260 832 59904 2.91341 1.6849 19.1876 51.7858 75.6993 75.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1580 0.000256 512 230 320 69120 2.25203 1.70266 8.60237 52.2891 64.95 65.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 6.4e-05 2048 130 1344 268800 44.708 28.3198 535.008 836.926 1445.1 1445.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000256 4096 490 3136 68928 13.9677 475.427 418.475 907.913 907.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 3.2e-05 4096 230 7232 592896 161.519 123.538 11507.5 3693.41 15486.3 15486.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1770 3.2e-05 512 430 448 516096 30.0113 13.1238 96.2102 412.33 551.9 552.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 3.2e-05 1024 140 1216 532480 55.3412 26.8428 465.342 836.118 1383.84 1384.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 0.001024 1024 130 448 17920 0.76688 4.57952 51.1959 56.5849 56.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000512 4096 200 896 36608 6.61098 67.0523 209.643 283.352 283.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 0.000512 1024 450 896 31744 1.43168 1.64454 16.58 52.0158 71.7476 71.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.000256 512 260 832 61440 2.93574 1.70803 17.8819 52.5589 75.2146 75.3344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1580 0.000256 512 230 320 68608 2.27242 1.70845 7.59114 52.5521 64.2309 64.3269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 6.4e-05 2048 130 1344 268288 44.5803 28.2578 492.38 836.421 1401.77 1401.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000256 4096 490 3136 68864 13.966 434.017 418.81 866.839 866.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 3.2e-05 4096 230 7232 592896 161.773 123.812 10476.9 3717.9 14480.7 14481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1770 3.2e-05 512 430 448 524288 30.2804 13.3222 89.7903 418.144 551.758 551.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 3.2e-05 1024 140 1216 532480 55.6329 26.9005 427.897 838.171 1348.79 1348.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 0.001024 1024 130 448 17920 0.762048 3.98541 51.2524 56.0456 56.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000512 4096 200 896 36480 6.6071 62.2629 209.104 278.015 278.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 0.000512 1024 450 896 32000 1.4336 1.64755 15.8441 52.0522 71.0512 71.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.000256 512 260 832 58880 2.94266 1.69165 16.4291 51.8638 73.0537 73.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1580 0.000256 512 230 320 67840 2.24259 1.68605 7.39821 51.8498 63.2839 63.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 6.4e-05 2048 130 1344 266240 44.4789 28.1491 449.13 831.685 1353.57 1353.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000256 4096 490 3136 68800 13.9571 399.601 418.419 832.022 832.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 3.2e-05 4096 230 7232 592640 162.101 123.83 9686.26 3718.37 13690.9 13691.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1770 3.2e-05 512 430 448 512000 30.3136 13.1259 80.7759 412.312 536.747 536.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 3.2e-05 1024 140 1216 528384 54.4086 26.4602 400.779 824.525 1306.37 1306.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 0.001024 1024 130 448 17664 0.768096 3.75027 49.9466 54.51 54.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000512 4096 200 896 36480 6.61632 58.5496 209.441 274.651 274.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.000512 1024 450 896 31488 1.44384 1.65664 14.2064 52.1402 69.5196 69.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.000256 512 260 832 58368 2.95782 1.69149 15.212 51.9138 71.902 72.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1580 0.000256 512 230 320 67584 2.24554 1.69309 6.91728 51.895 62.8599 62.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 6.4e-05 2048 130 1344 267264 44.6313 28.2174 428.35 833.235 1334.57 1334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000256 4096 490 3136 68736 13.9688 375.94 418.426 808.378 808.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 3.2e-05 4096 230 7232 591360 161.988 124.066 9080.14 3714.03 13080.5 13080.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1770 3.2e-05 512 430 448 516096 30.0015 13.1273 77.4156 412.354 533.119 533.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 3.2e-05 1024 140 1280 535040 55.398 26.9279 819.398 838.462 1740.38 1740.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 0.001024 1024 130 512 18064 0.768032 8.20627 51.3092 60.3261 60.3767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 0.000512 4096 200 896 36880 6.62323 114.543 209.793 331.002 331.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 0.000512 1024 450 896 32032 1.44998 1.66912 44.6771 52.5512 100.42 100.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 0.000256 512 260 896 62080 2.91875 1.70701 32.8841 52.569 90.2038 90.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1580 0.000256 512 230 384 69248 2.26259 1.70803 23.1596 52.554 79.7828 79.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 980 6.4e-05 2048 130 1408 264960 45.0351 28.3184 1487.93 838.79 2400.21 2400.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.000256 4096 490 3200 69056 13.9878 765.463 419.603 1199.1 1199.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 3.2e-05 4096 230 7296 592640 161.508 124.61 18397.6 3702.49 22386.5 22386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1770 3.2e-05 512 430 512 526336 30.5378 13.3735 279.145 419.323 742.598 742.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 3.2e-05 1024 140 1280 534528 55.2458 26.8927 935.125 838.572 1856.03 1856.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 0.001024 1024 130 512 18048 0.766656 9.56832 51.3066 61.6858 61.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000512 4096 200 896 36864 6.61914 127.523 209.819 344.004 344.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1670 0.000512 1024 450 896 31936 1.43814 1.66912 32.145 52.489 87.8137 87.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.000256 512 260 896 61952 2.91488 1.71018 36.1688 52.5774 93.4999 93.6084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1580 0.000256 512 230 384 69248 2.26131 1.70915 16.6571 52.5666 73.2976 73.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 6.4e-05 2048 130 1408 264704 44.8151 28.4287 958.45 838.556 1870.38 1870.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000256 4096 490 3200 69024 13.9884 855.8 419.464 1289.29 1289.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 3.2e-05 4096 230 7296 592512 161.191 124.598 20602.5 3703.39 24592 24592.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1770 3.2e-05 512 430 512 526336 30.2667 13.3591 191.151 419.371 654.363 654.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 3.2e-05 1024 140 1280 534528 55.3154 26.8946 605.856 838.532 1526.79 1526.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 0.001024 1024 130 512 17984 0.765952 6.13446 51.2612 58.2063 58.2558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000512 4096 200 896 36800 6.61562 83.2717 209.622 299.553 299.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1670 0.000512 1024 450 896 31872 1.43757 1.66195 21.1823 52.4448 76.7976 76.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.000256 512 260 896 61440 2.92099 1.70458 24.5884 52.4217 81.7663 81.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1580 0.000256 512 230 384 68864 2.26125 1.70253 11.8233 52.4081 68.3001 68.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 6.4e-05 2048 130 1408 264704 44.8142 28.3217 619.727 838.567 1531.56 1531.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000256 4096 490 3200 68992 13.9878 551.735 419.403 985.166 985.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 3.2e-05 4096 230 7296 592384 161.42 124.704 13274.1 3707.13 17267.6 17267.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1770 3.2e-05 512 430 512 524288 30.265 13.3263 130.075 418.171 592.052 592.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 3.2e-05 1024 140 1280 531456 55.5377 27.1393 489.105 837.275 1409.25 1409.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 0.001024 1024 130 512 17952 0.772832 4.86195 51.2693 56.9476 56.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000512 4096 200 896 36768 6.61162 67.8897 209.636 284.181 284.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1670 0.000512 1024 450 896 31680 1.43853 1.66275 16.7481 52.3176 72.2389 72.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 0.000256 512 260 896 61440 2.91011 1.69696 20.3155 52.275 77.3278 77.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1580 0.000256 512 230 384 69120 2.25891 1.70518 10.1363 52.5224 66.7279 66.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 6.4e-05 2048 130 1408 264192 44.8522 28.2869 503.61 837.351 1414.24 1414.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000256 4096 490 3200 68928 13.9852 450.517 419.265 883.813 883.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 3.2e-05 4096 230 7296 592128 161.102 124.769 10844 3706.39 14836.6 14836.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1770 3.2e-05 512 430 512 522240 30.1004 13.2751 105.003 416.767 565.367 565.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 3.2e-05 1024 140 1280 532480 55.2981 26.8387 438.771 835.845 1356.95 1357.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 0.001024 1024 130 512 17920 0.771616 4.68378 51.2655 56.7659 56.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000512 4096 200 896 36736 6.61094 60.5778 209.621 276.852 276.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1670 0.000512 1024 450 896 31744 1.44355 1.67782 15.3312 52.5263 71.0485 71.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 0.000256 512 260 896 61440 2.92547 1.70614 18.102 52.4653 75.3335 75.4523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1580 0.000256 512 230 384 68608 2.26355 1.70765 9.09347 52.4513 65.6215 65.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 980 6.4e-05 2048 130 1408 264192 44.9095 28.3156 558.277 838.718 1470.35 1470.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.000256 4096 490 3200 68864 13.9791 402.078 419.047 835.151 835.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 3.2e-05 4096 230 7296 591872 161.592 124.738 9683.26 3726.45 13696.4 13696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1770 3.2e-05 512 430 512 524288 30.285 13.3253 94.3402 418.016 556.184 556.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 3.2e-05 1024 140 1280 532480 55.5404 27.1971 402.193 837.997 1323.13 1323.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 0.001024 1024 130 512 17920 0.770176 4.20624 51.2876 56.3069 56.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000512 4096 200 896 36640 6.6089 55.5891 209.111 271.352 271.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1670 0.000512 1024 450 896 31680 1.43565 1.66144 14.083 52.2719 69.5264 69.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 0.000256 512 260 896 60160 2.90077 1.68346 16.6544 51.7584 73.1273 73.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1580 0.000256 512 230 384 68480 2.24403 1.69779 23.9636 52.177 80.1795 80.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 980 6.4e-05 2048 130 1408 263680 44.9299 28.2966 527.755 838.149 1439.27 1439.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.000256 4096 490 3200 68800 13.986 369.155 418.727 801.913 801.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 3.2e-05 4096 230 7296 592000 161.199 124.757 8869.94 3703.51 12859.7 12860
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1770 3.2e-05 512 430 512 522240 30.5924 13.3528 86.4104 419.09 549.655 549.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 3.2e-05 1024 140 1280 528384 55.4179 26.7431 368.892 832.612 1283.86 1284.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 0.001024 1024 130 512 17856 0.780288 3.94966 51.243 56.0157 56.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000512 4096 200 896 36672 6.61718 51.202 209.48 267.341 267.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1670 0.000512 1024 450 896 31488 1.44384 1.66886 12.9577 52.4037 68.5481 68.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 0.000256 512 260 896 59904 2.91366 1.6809 15.0468 51.7852 71.5556 71.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1580 0.000256 512 230 384 68352 2.25379 1.6993 23.9179 52.2874 80.2588 80.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 980 6.4e-05 2048 130 1408 264192 44.9041 28.2758 498.649 836.94 1408.9 1409.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.000256 4096 490 3200 68736 13.9756 339.663 418.422 772.106 772.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 3.2e-05 4096 230 7296 591360 161.867 124.971 8195.84 3726.41 12209.4 12209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1770 3.2e-05 512 430 512 516096 30.0131 13.1221 78.5964 412.276 534.224 534.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 3.2e-05 1024 140 1280 530432 55.6959 26.876 348.713 836.64 1268.12 1268.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 0.001024 1024 130 512 17696 0.763072 3.62701 50.049 54.4847 54.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000512 4096 200 896 36512 6.58966 47.9419 208.765 263.34 263.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1670 0.000512 1024 450 896 31360 1.43149 1.65242 12.8389 52.095 68.0906 68.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 0.000256 512 260 896 60928 2.89965 1.69514 14.1247 51.9702 70.8155 70.9299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1580 0.000256 512 230 384 68096 2.23846 1.6921 23.8939 51.9579 79.8865 79.9911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 980 6.4e-05 2048 130 1408 263424 44.8943 28.3158 477.538 836.904 1387.79 1387.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.000256 4096 490 3200 68768 13.9745 319.166 418.704 751.889 751.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 3.2e-05 4096 230 7296 591360 161.859 125.074 7678.71 3728.51 11694.5 11694.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1770 3.2e-05 512 430 512 516096 30.1891 13.1692 74.3694 413.614 531.559 531.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 3.2e-05 1024 140 1280 532480 55.3442 26.8364 333.075 835.475 1250.92 1251.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 0.001024 1024 130 512 17664 0.767264 3.9136 50.02 54.7437 54.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000512 4096 200 896 36608 6.60381 45.8957 209.482 262.026 262.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 0.000512 1024 450 896 31232 1.42986 1.64531 15.7292 51.9744 70.8528 70.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 0.000256 512 260 896 61440 2.92842 1.70598 14.0726 52.5157 71.3542 71.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1580 0.000256 512 230 384 68608 2.26314 1.70803 24.0216 52.5051 80.5988 80.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 980 6.4e-05 2048 130 1408 262144 44.9243 28.2728 457.877 835.756 1366.96 1367.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.000256 4096 490 3200 68608 13.9745 303.635 418.087 735.742 735.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 3.2e-05 4096 230 7296 591872 161.791 124.966 7324.85 3706.73 11318.7 11319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1770 3.2e-05 512 430 512 524288 30.2871 13.3228 71.9845 417.817 533.63 533.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 3.2e-05 1024 140 1200 537600 55.0376 27.0377 313.884 837.452 1233.6 1233.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 0.001024 1024 130 420 17920 0.775424 2.8631 49.9917 53.6719 53.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000512 4096 200 900 36512 6.58909 44.5972 209.005 260.235 260.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 0.000512 1024 450 900 32256 1.43376 1.65069 14.1475 52.1425 69.4436 69.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 0.000256 512 260 840 60928 2.90486 1.69354 12.2648 52.0221 69.0082 69.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1580 0.000256 512 230 300 68992 2.22742 1.6929 19.3572 52.0065 75.3855 75.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 980 6.4e-05 2048 130 1320 270592 44.5773 28.3202 1425.95 837.684 2336.66 2336.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.000256 4096 490 3180 68768 13.9899 296.391 418.788 729.212 729.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 3.2e-05 4096 230 7260 593152 160.596 124.066 7066.42 3693.43 11044.8 11045.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1770 3.2e-05 512 430 420 516096 30.3961 13.1715 208.931 414.127 666.843 667.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 3.2e-05 1024 140 1216 537600 55.0323 26.8707 306.997 837.37 1226.47 1226.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 0.001024 1024 130 448 17920 0.763904 2.99594 50.0982 53.9003 53.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000512 4096 200 896 36512 6.5897 43.7966 208.939 259.367 259.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 0.000512 1024 450 896 32256 1.43226 1.64864 14.1172 52.1429 69.4126 69.4968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 0.000256 512 260 832 60928 2.89946 1.69325 11.7163 52.0139 68.4517 68.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1580 0.000256 512 230 320 68096 2.23891 1.69037 19.8557 52.0039 75.8875 75.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 980 6.4e-05 2048 130 1344 268800 44.8292 28.2881 1390.54 837.611 2301.4 2301.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.000256 4096 490 3136 68992 13.9676 285.77 419.405 719.188 719.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 3.2e-05 4096 230 7232 592256 161.946 124.107 6905.51 3702.64 10894.5 10894.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1770 3.2e-05 512 430 448 516096 30.4009 13.1716 217.732 413.969 675.492 675.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 3.2e-05 1024 140 1200 528640 55.2314 26.6813 305.416 830.318 1217.84 1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 0.001024 1024 130 400 17920 0.7632 2.68698 49.9958 53.4892 53.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000512 4096 200 900 36400 6.58022 45.2321 208.71 260.564 260.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 0.000512 1024 450 900 32480 1.44243 1.66438 13.7238 52.3735 69.2766 69.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 0.000256 512 260 850 58240 2.9311 1.67744 12.2473 51.4558 68.4401 68.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1580 0.000256 512 230 300 69440 2.24301 1.7023 20.4408 52.1953 76.6791 76.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 980 6.4e-05 2048 130 1350 271040 44.5692 28.3402 1493.06 836.649 2402.76 2402.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.000256 4096 490 3150 68880 13.9816 294.784 419.234 728.043 728.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 3.2e-05 4096 230 7250 591360 162.706 124.449 7107.9 3721.79 11117.2 11117.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1770 3.2e-05 512 430 450 519680 29.463 13.0751 233.947 409.305 686.002 686.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 3.2e-05 1024 140 1200 528640 55.2273 26.6834 307.332 829.563 1219.01 1219.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 0.001024 1024 130 432 17920 0.767136 2.87315 50.0893 53.7735 53.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000512 4096 200 864 36680 6.62301 43.3166 209.527 259.51 259.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 0.000512 1024 450 912 31920 1.4423 1.66298 14.5142 52.3198 70.0128 70.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 0.000256 512 260 864 60480 2.88406 1.67933 12.7217 51.4082 68.8207 68.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1580 0.000256 512 230 288 69440 2.24528 1.70176 19.7831 52.141 75.9728 76.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 980 6.4e-05 2048 130 1344 271040 44.5744 28.343 1493.09 835.757 2401.9 2402.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.000256 4096 490 3168 68880 13.9948 294.543 419.077 727.662 727.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 3.2e-05 4096 230 7248 592480 161.748 123.986 7064.68 3686.73 11037.5 11037.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1770 3.2e-05 512 430 432 519680 29.4591 13.0728 225.403 408.871 677.029 677.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 3.2e-05 1024 140 1184 536576 54.9633 26.8411 348.636 835.16 1265.81 1265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 0.001024 1024 130 416 18176 0.772096 3.08838 51.2261 55.1287 55.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 0.000512 4096 200 864 36736 6.59866 49.0111 209.039 264.691 264.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 0.000512 1024 450 896 33024 1.4488 1.67338 45.4261 52.4809 101.104 101.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 0.000256 512 260 832 61440 2.92077 1.70461 13.8209 52.4284 71.0025 71.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1580 0.000256 512 230 288 70656 2.23514 1.70493 18.997 52.4082 75.4445 75.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 980 6.4e-05 2048 130 1312 273408 44.3403 28.3525 1411.96 838.015 2322.81 2322.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.000256 4096 490 3136 69120 13.9728 335.327 419.183 768.528 768.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 3.2e-05 4096 230 7232 593408 161.257 123.41 8152.88 3687.84 12125.7 12126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1770 3.2e-05 512 430 416 540672 29.2292 13.3263 220.421 430.017 693.3 693.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 3.2e-05 1024 140 1184 522240 55.0946 26.5353 517.141 824.653 1423.62 1423.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 0.001024 1024 130 416 17760 0.761856 4.72598 50.0841 55.6124 55.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000512 4096 200 864 36480 6.63085 76.0994 209.544 292.32 292.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 0.000512 1024 450 896 31680 1.43507 1.66144 22.7246 52.271 78.1632 78.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 0.000256 512 260 832 57600 2.97011 1.69165 19.7935 51.9703 76.5577 76.6647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1580 0.000256 512 230 288 69120 2.22826 1.69478 26.4285 51.9596 82.4128 82.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 980 6.4e-05 2048 130 1312 268800 44.4846 28.3812 2008.14 835.797 2916.95 2917.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.000256 4096 490 3136 68640 13.9693 508.231 418.423 940.666 940.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 3.2e-05 4096 230 7232 591360 162.587 124.046 12231.5 3707.08 16225.5 16225.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1770 3.2e-05 512 430 416 522240 29.5485 13.1338 93.5128 412.411 548.817 548.993
