<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NR-9C" pn="GW1NR-LV9QN88PC6/I5">gw1nr9c-004</Device>
    <FileList>
        <File path="/home/izi/VLSI/rp32/hdl/rtl/mouse/r5p_mouse.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/hdl/rtl/soc/r5p_mouse_soc_top.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/hdl/rtl/soc/r5p_soc_memory_gowin_inference.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_arbiter.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_decoder.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_demultiplexer.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_error.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_logsize2byteena.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_misaligned_memory_controller.sv" type="file.verilog" enable="0"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_multiplexer.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_passthrough.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_register_backpressure.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_register_request.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_lib/tcb_lite_lib_register_response.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_peri/gpio/tcb_lite_peri_gpio.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/lite_peri/uart/tcb_lite_peri_uart.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/gpio/tcb_peri_gpio.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/gpio/tcb_peri_gpio_cdc_generic.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/uart/tcb_peri_uart.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/uart/tcb_peri_uart_des.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/uart/tcb_peri_uart_fifo.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/peri/uart/tcb_peri_uart_ser.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/tcb_lite_if.sv" type="file.verilog" enable="1"/>
        <File path="/home/izi/VLSI/rp32/submodules/tcb/hdl/rtl/tcb_lite_pkg.sv" type="file.verilog" enable="1"/>
    </FileList>
</Project>
