var structEMIF__REGS =
[
    [ "ASYNC_CS2_CR", "structEMIF__REGS.html#a6b96fa82b812e6065d61c81488eb7957", null ],
    [ "ASYNC_CS3_CR", "structEMIF__REGS.html#a7a9aee0915410b7e383121f72f5e0a96", null ],
    [ "ASYNC_CS4_CR", "structEMIF__REGS.html#af98718af07d5eca6e7a03db319f9976d", null ],
    [ "ASYNC_WCCR", "structEMIF__REGS.html#a37324260b6e7e374810f64df1906ac15", null ],
    [ "INT_MSK", "structEMIF__REGS.html#a28bd4e9d610e4b902cfae76783f18e3e", null ],
    [ "INT_MSK_CLR", "structEMIF__REGS.html#ae5fc8ce010dee5ee5308ea07f688a35f", null ],
    [ "INT_MSK_SET", "structEMIF__REGS.html#aab3714477a30e66b70b11356be50e529", null ],
    [ "INT_RAW", "structEMIF__REGS.html#af1ffa3bc729fca4eeb4fa6177655baef", null ],
    [ "RCSR", "structEMIF__REGS.html#a21e5bef7cdd602f816f4584b6539e173", null ],
    [ "rsvd1", "structEMIF__REGS.html#ab7331c4d966125be6478770b1d2f0801", null ],
    [ "rsvd2", "structEMIF__REGS.html#a02e5ce2c093f9fc31087f38c0e227697", null ],
    [ "rsvd3", "structEMIF__REGS.html#ae725a320bd60fc9f2b285d54c13ce033", null ],
    [ "SDR_EXT_TMNG", "structEMIF__REGS.html#a1eef7873691450c5b1620eb3e74a2957", null ],
    [ "SDRAM_CR", "structEMIF__REGS.html#aedb301bf40ce9f4df18ab20efc8e724d", null ],
    [ "SDRAM_RCR", "structEMIF__REGS.html#add44667302b82cc3b91207b61e9f0047", null ],
    [ "SDRAM_TR", "structEMIF__REGS.html#a4952a5613144ba2c9f3def15d0433905", null ],
    [ "TOTAL_SDRAM_ACTR", "structEMIF__REGS.html#a227cde4dd6569c01e2107202bee78ccb", null ],
    [ "TOTAL_SDRAM_AR", "structEMIF__REGS.html#a75e1ed98e75fec341c1d01b0dba9b744", null ]
];