Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 18 13:31:10 2023
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       78          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: sck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.247        0.000                      0                   21        0.223        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.247        0.000                      0                   21        0.223        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 1.849ns (73.299%)  route 0.674ns (26.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.431 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.431    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_6
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791    14.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                         clock pessimism              0.402    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X8Y79          FDCE (Setup_fdce_C_D)        0.109    14.678    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.841ns (73.214%)  route 0.674ns (26.786%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.423 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.423    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_4
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791    14.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                         clock pessimism              0.402    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X8Y79          FDCE (Setup_fdce_C_D)        0.109    14.678    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.765ns (72.379%)  route 0.674ns (27.621%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.347    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_5
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791    14.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                         clock pessimism              0.402    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X8Y79          FDCE (Setup_fdce_C_D)        0.109    14.678    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.745ns (72.151%)  route 0.674ns (27.849%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.108 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.327 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.327    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]_i_1_n_7
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791    14.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
                         clock pessimism              0.402    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X8Y79          FDCE (Setup_fdce_C_D)        0.109    14.678    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 1.732ns (72.001%)  route 0.674ns (27.999%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.314 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.314    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_6
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.806    14.217    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
                         clock pessimism              0.402    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.109    14.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.724ns (71.907%)  route 0.674ns (28.093%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.306 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.306    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_4
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.806    14.217    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C
                         clock pessimism              0.402    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.109    14.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.648ns (70.987%)  route 0.674ns (29.013%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.230 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.230    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_5
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.806    14.217    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
                         clock pessimism              0.402    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.109    14.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.628ns (70.735%)  route 0.674ns (29.265%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 14.217 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.210 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]_i_1_n_7
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.806    14.217    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
                         clock pessimism              0.402    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.109    14.693    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.773ns (38.842%)  route 1.217ns (61.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns = ( 14.367 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.445     4.927    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.478     5.405 f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/Q
                         net (fo=1, routed)           0.676     6.082    design_1_i/pkt_display_wrapper_0/inst/display/BTND_Q
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.295     6.377 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_1/O
                         net (fo=1, routed)           0.541     6.917    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.956    14.367    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                         clock pessimism              0.496    14.863    
                         clock uncertainty           -0.035    14.828    
    RAMB18_X0Y30         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    14.401    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.615ns (70.569%)  route 0.674ns (29.431%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.426     4.908    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.426 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/Q
                         net (fo=1, routed)           0.674     6.100    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[1]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_6
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.923    14.334    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C
                         clock pessimism              0.402    14.735    
                         clock uncertainty           -0.035    14.700    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.109    14.809    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.150 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.150    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_7
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]/C
                         clock pessimism             -0.345     1.793    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.134     1.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.386ns (77.141%)  route 0.114ns (22.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.163 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.163    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_5
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]/C
                         clock pessimism             -0.345     1.793    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.134     1.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.051 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_5
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.659     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                         clock pessimism             -0.434     1.663    
    SLICE_X8Y75          FDCE (Hold_fdce_C_D)         0.134     1.797    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.409ns (78.146%)  route 0.114ns (21.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.186 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.186    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_6
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]/C
                         clock pessimism             -0.345     1.793    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.134     1.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.411ns (78.229%)  route 0.114ns (21.771%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.188 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.188    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_4
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]/C
                         clock pessimism             -0.345     1.793    
    SLICE_X8Y76          FDCE (Hold_fdce_C_D)         0.134     1.927    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.413ns (78.312%)  route 0.114ns (21.688%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.137 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.190 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.190    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_7
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/C
                         clock pessimism             -0.345     1.775    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.134     1.909    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.087 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_4
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.659     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/C
                         clock pessimism             -0.434     1.663    
    SLICE_X8Y75          FDCE (Hold_fdce_C_D)         0.134     1.797    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.426ns (78.833%)  route 0.114ns (21.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.941    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[2]
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.097 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.137 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.137    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[4]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.203 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_5
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
                         clock pessimism             -0.345     1.775    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.134     1.909    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.413     1.663    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     1.827 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.990    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[0]
    SLICE_X8Y75          LUT1 (Prop_lut1_I0_O)        0.045     2.035 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2/O
                         net (fo=1, routed)           0.000     2.035    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count[0]_i_2_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.105 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.105    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]_i_1_n_7
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.659     2.097    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
                         clock pessimism             -0.434     1.663    
    SLICE_X8Y75          FDCE (Hold_fdce_C_D)         0.134     1.797    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.445     1.694    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164     1.858 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/Q
                         net (fo=1, routed)           0.173     2.031    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg_n_0_[11]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.140 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.140    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]_i_1_n_4
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
                         clock pessimism             -0.426     1.694    
    SLICE_X8Y77          FDCE (Hold_fdce_C_D)         0.134     1.828    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y76   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X8Y79   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y76   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y76   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y76   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y76   design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y75   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y77   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X8Y78   design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.592ns  (logic 1.477ns (56.976%)  route 1.115ns (43.024%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.115     2.592    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X4Y78          FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.592ns  (logic 1.477ns (56.976%)  route 1.115ns (43.024%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.115     2.592    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X4Y78          FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.419ns (33.054%)  route 0.849ns (66.946%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.849     1.268    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.580ns (52.910%)  route 0.516ns (47.090%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516     0.972    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.096 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.096    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X3Y78          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.894ns  (logic 0.419ns (46.873%)  route 0.475ns (53.127%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.475     0.894    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.419ns (58.637%)  route 0.296ns (41.363%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.296     0.715    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.669ns  (logic 0.456ns (68.141%)  route 0.213ns (31.859%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.213     0.669    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X2Y78          SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.190     0.646    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.190     0.646    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.079     0.220    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X2Y78          SRL16E                                       r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.338%)  route 0.108ns (45.662%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.108     0.236    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.224%)  route 0.149ns (53.776%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.149     0.277    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.179     0.320    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X3Y78          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.128ns (31.172%)  route 0.283ns (68.828%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.283     0.411    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X9Y78          FDRE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.244ns (35.151%)  route 0.451ns (64.849%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.451     0.695    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X4Y78          FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.244ns (35.151%)  route 0.451ns (64.849%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.451     0.695    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X4Y78          FDPE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.945ns  (logic 0.580ns (29.821%)  route 1.365ns (70.179%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X3Y78          FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.665     1.121    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X9Y78          LUT2 (Prop_lut2_I0_O)        0.124     1.245 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.700     1.945    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y30         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.956     4.367    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.129%)  route 0.412ns (68.871%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X9Y78          LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.255     0.598    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X0Y30         FIFO18E1                                     f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.718     2.155    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           233 Endpoints
Min Delay           233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.943ns  (logic 1.634ns (33.061%)  route 3.309ns (66.939%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.712 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_q_i_1/O
                         net (fo=33, routed)          1.231     4.943    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d
    SLICE_X9Y74          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.919ns  (logic 1.663ns (33.810%)  route 3.256ns (66.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  cs_IBUF_inst/O
                         net (fo=35, routed)          3.256     4.766    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.153     4.919 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[7]_i_1/O
                         net (fo=1, routed)           0.000     4.919    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_d[7]
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.890ns  (logic 1.634ns (33.418%)  route 3.256ns (66.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  cs_IBUF_inst/O
                         net (fo=35, routed)          3.256     4.766    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.890 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_d[6]
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 1.656ns (33.984%)  route 3.217ns (66.016%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  cs_IBUF_inst/O
                         net (fo=35, routed)          3.217     4.727    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.146     4.873 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[17]_i_1/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_d[17]
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.851ns  (logic 1.634ns (33.685%)  route 3.217ns (66.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  cs_IBUF_inst/O
                         net (fo=35, routed)          3.217     4.727    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.124     4.851 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[16]_i_1/O
                         net (fo=1, routed)           0.000     4.851    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_d[16]
    SLICE_X10Y76         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.634ns (34.055%)  route 3.164ns (65.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.712 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_q_i_1/O
                         net (fo=33, routed)          1.087     4.799    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d
    SLICE_X8Y74          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.634ns (34.055%)  route 3.164ns (65.945%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.712 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_q_i_1/O
                         net (fo=33, routed)          1.087     4.799    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d
    SLICE_X8Y74          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 1.634ns (34.219%)  route 3.141ns (65.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.712 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_q_i_1/O
                         net (fo=33, routed)          1.064     4.776    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 1.634ns (34.219%)  route 3.141ns (65.781%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.124     3.712 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_q_i_1/O
                         net (fo=33, routed)          1.064     4.776    design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_rdy_d
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cs
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.743ns  (logic 1.629ns (34.353%)  route 3.113ns (65.647%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  cs (IN)
                         net (fo=0)                   0.000     0.000    cs
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  cs_IBUF_inst/O
                         net (fo=35, routed)          2.078     3.588    design_1_i/pkt_display_wrapper_0/inst/serdes/cs
    SLICE_X5Y76          LUT2 (Prop_lut2_I1_O)        0.119     3.707 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[31]_i_1/O
                         net (fo=32, routed)          1.035     4.743    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[31]_i_1_n_0
    SLICE_X10Y75         FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDPE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
    SLICE_X4Y78          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065     0.206    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X4Y78          FDPE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.167ns (72.543%)  route 0.063ns (27.457%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[28]/C
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[28]/Q
                         net (fo=2, routed)           0.063     0.230    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[28]
    SLICE_X7Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[22]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.133ns (54.413%)  route 0.111ns (45.587%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[24]/Q
                         net (fo=1, routed)           0.111     0.244    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[24]
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[22]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[23]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.133ns (54.382%)  route 0.112ns (45.618%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/C
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[25]/Q
                         net (fo=1, routed)           0.112     0.245    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[25]
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.151ns (55.168%)  route 0.123ns (44.832%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[9]/C
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.151     0.151 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[9]/Q
                         net (fo=2, routed)           0.123     0.274    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[9]
    SLICE_X7Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.151ns (54.174%)  route 0.128ns (45.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[17]/C
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[17]/Q
                         net (fo=2, routed)           0.128     0.279    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[17]
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.151ns (53.815%)  route 0.130ns (46.185%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[19]/C
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[19]/Q
                         net (fo=2, routed)           0.130     0.281    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[19]
    SLICE_X9Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.151ns (53.770%)  route 0.130ns (46.230%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/C
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[7]/Q
                         net (fo=2, routed)           0.130     0.281    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[7]
    SLICE_X9Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.167ns (59.162%)  route 0.115ns (40.838%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/C
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[20]/Q
                         net (fo=2, routed)           0.115     0.282    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[20]
    SLICE_X7Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.167ns (58.953%)  route 0.116ns (41.047%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE                         0.000     0.000 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[12]/C
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q_reg[12]/Q
                         net (fo=2, routed)           0.116     0.283    design_1_i/pkt_display_wrapper_0/inst/serdes/data_reg_q[12]
    SLICE_X7Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/serdes/parallel_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 5.099ns (48.177%)  route 5.485ns (51.823%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[20])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[20]
                         net (fo=1, routed)           1.153     7.001    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[22]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.125 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.125    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     7.370 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.264     8.635    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[2]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.298     8.933 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cd_INST_0/O
                         net (fo=1, routed)           3.068    12.001    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.551 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.551    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.758ns  (logic 4.160ns (38.664%)  route 6.599ns (61.336%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.280     4.762    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.518     5.280 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          1.812     7.093    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X4Y78          LUT3 (Prop_lut3_I1_O)        0.124     7.217 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[6]_INST_0/O
                         net (fo=1, routed)           4.786    12.003    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.520 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.520    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 5.355ns (52.076%)  route 4.928ns (47.924%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.169     7.018    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.142    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.238     7.380 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.072     8.451    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.326     8.777 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0/O
                         net (fo=1, routed)           2.687    11.464    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.249 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.249    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.141ns  (logic 5.265ns (51.918%)  route 4.876ns (48.082%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.169     7.018    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.142    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.238     7.380 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.079     8.459    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.326     8.785 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cc_INST_0/O
                         net (fo=1, routed)           2.628    11.412    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.695    15.107 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.107    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 5.319ns (53.273%)  route 4.666ns (46.727%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[20])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[20]
                         net (fo=1, routed)           1.153     7.001    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[22]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.125 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.125    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     7.370 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.270     8.640    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[2]
    SLICE_X4Y76          LUT4 (Prop_lut4_I1_O)        0.328     8.968 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           2.243    11.211    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.951 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.951    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 5.097ns (52.107%)  route 4.685ns (47.893%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.169     7.018    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.142    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.238     7.380 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.079     8.459    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.298     8.757 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cb_INST_0/O
                         net (fo=1, routed)           2.437    11.194    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.749 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.749    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 5.110ns (52.806%)  route 4.567ns (47.194%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[20])
                                                      0.882     5.848 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[20]
                         net (fo=1, routed)           1.153     7.001    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[22]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.125 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.125    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_8_n_0
    SLICE_X9Y75          MUXF7 (Prop_muxf7_I1_O)      0.245     7.370 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_2/O
                         net (fo=7, routed)           1.270     8.640    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[2]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.298     8.938 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           2.144    11.082    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.643 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.643    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 5.076ns (55.331%)  route 4.098ns (44.669%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.485     4.966    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      0.882     5.848 f  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DO[1]
                         net (fo=1, routed)           1.169     7.018    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/dout[1]
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.142 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.142    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.238     7.380 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           1.072     8.451    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.298     8.749 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           1.857    10.606    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.139 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.139    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 4.431ns (49.619%)  route 4.499ns (50.381%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.280     4.762    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.518     5.280 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          1.812     7.093    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.152     7.245 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           2.687     9.932    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    13.693 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.693    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 4.408ns (51.344%)  route 4.177ns (48.655%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          3.280     4.762    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.518     5.280 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/Q
                         net (fo=17, routed)          1.557     6.838    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[1]
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.152     6.990 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[0]_INST_0/O
                         net (fo=1, routed)           2.619     9.609    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.346 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.346    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.519ns (68.442%)  route 0.700ns (31.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.459     1.709    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.251     1.960 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/EMPTY
                         net (fo=1, routed)           0.700     2.660    LED16_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.928 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.928    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.460ns (62.888%)  route 0.861ns (37.112%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.465     2.253    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.298 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[4]_INST_0/O
                         net (fo=1, routed)           0.397     2.694    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.945 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.945    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.523ns (62.721%)  route 0.905ns (37.279%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.465     2.253    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.042     2.295 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[5]_INST_0/O
                         net (fo=1, routed)           0.441     2.735    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     4.053 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.053    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.445ns (55.667%)  route 1.151ns (44.333%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.473     2.261    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.045     2.306 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[1]_INST_0/O
                         net (fo=1, routed)           0.678     2.984    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.221 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.221    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.591ns (60.363%)  route 1.045ns (39.637%))
  Logic Levels:           3  (LUT4=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.263     2.051    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X9Y75          MUXF7 (Prop_muxf7_S_O)       0.085     2.136 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_1/O
                         net (fo=7, routed)           0.363     2.499    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[0]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.108     2.607 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ce_INST_0/O
                         net (fo=1, routed)           0.419     3.026    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.260 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.260    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.530ns (57.110%)  route 1.149ns (42.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.372     2.160    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X4Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.205 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[7]_INST_0/O
                         net (fo=1, routed)           0.777     2.982    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.321     4.303 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.303    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.506ns (55.858%)  route 1.190ns (44.142%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.473     2.261    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X3Y79          LUT3 (Prop_lut3_I2_O)        0.044     2.305 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[0]_INST_0/O
                         net (fo=1, routed)           0.717     3.022    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     4.321 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.321    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.649ns (61.154%)  route 1.048ns (38.846%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.173     1.961    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.006 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.071     2.077 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           0.323     2.401    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I0_O)        0.108     2.509 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cf_INST_0/O
                         net (fo=1, routed)           0.551     3.060    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.321 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.321    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.484ns (53.638%)  route 1.283ns (46.362%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/Q
                         net (fo=13, routed)          0.494     2.282    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.045     2.327 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/an[2]_INST_0/O
                         net (fo=1, routed)           0.788     3.116    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.390 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.390    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.697ns (61.248%)  route 1.074ns (38.752%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.374     1.624    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.788 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/Q
                         net (fo=17, routed)          0.173     1.961    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/sel0[0]
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.045     2.006 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_11_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.071     2.077 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/ca_INST_0_i_4/O
                         net (fo=7, routed)           0.323     2.401    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/led_val__27[1]
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.114     2.515 r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/cg_INST_0/O
                         net (fo=1, routed)           0.577     3.092    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.395 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.395    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.391%)  route 2.179ns (59.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          2.179     3.656    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.902     4.314    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.391%)  route 2.179ns (59.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          2.179     3.656    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.902     4.314    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.391%)  route 2.179ns (59.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          2.179     3.656    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.902     4.314    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.656ns  (logic 1.477ns (40.391%)  route 2.179ns (59.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          2.179     3.656    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y75          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.902     4.314    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y75          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[3]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.604ns (45.871%)  route 1.893ns (54.129%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           1.352     2.832    design_1_i/pkt_display_wrapper_0/inst/display/BTND
    SLICE_X10Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.956 r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo_i_1/O
                         net (fo=1, routed)           0.541     3.497    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.956     4.367    design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X0Y30         FIFO18E1                                     r  design_1_i/pkt_display_wrapper_0/inst/display/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.477ns (43.096%)  route 1.950ns (56.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.950     3.426    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791     4.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[16]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.477ns (43.096%)  route 1.950ns (56.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.950     3.426    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791     4.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[17]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.477ns (43.096%)  route 1.950ns (56.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.950     3.426    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791     4.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[18]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.477ns (43.096%)  route 1.950ns (56.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.950     3.426    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y79          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.791     4.203    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y79          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[19]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.290ns  (logic 1.477ns (44.875%)  route 1.814ns (55.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          1.814     3.290    design_1_i/pkt_display_wrapper_0/inst/BTNC
    SLICE_X8Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          2.927     4.339    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.248ns (32.059%)  route 0.525ns (67.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.525     0.773    design_1_i/pkt_display_wrapper_0/inst/BTND
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.244ns (25.373%)  route 0.719ns (74.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.719     0.963    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.244ns (25.373%)  route 0.719ns (74.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.719     0.963    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.244ns (25.373%)  route 0.719ns (74.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.719     0.963    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[8]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.244ns (25.373%)  route 0.719ns (74.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.719     0.963    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y77          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.683     2.120    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y77          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[9]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.809%)  route 0.782ns (76.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.782     1.027    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.630     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.809%)  route 0.782ns (76.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.782     1.027    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.630     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.809%)  route 0.782ns (76.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.782     1.027    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.630     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.809%)  route 0.782ns (76.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.782     1.027    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/BTNC
    SLICE_X8Y78          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.630     2.068    design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/clk
    SLICE_X8Y78          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/display/led_driver_0/refresh_count_reg[15]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.244ns (23.796%)  route 0.783ns (76.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=90, routed)          0.783     1.027    design_1_i/pkt_display_wrapper_0/inst/BTNC
    SLICE_X8Y76          FDCE                                         f  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=22, routed)          1.700     2.138    design_1_i/pkt_display_wrapper_0/inst/clk
    SLICE_X8Y76          FDCE                                         r  design_1_i/pkt_display_wrapper_0/inst/BTND_Q_reg/C





