$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module $unit $end
   $var wire 32 +# ZERO [31:0] $end
  $upscope $end
  $scope module top $end
   $var wire 1 w" clock $end
   $var wire 1 $ reset $end
   $scope module clkg $end
    $var wire 1 w" clk $end
    $var wire 1 $ rst $end
    $var wire 32 % counter [31:0] $end
   $upscope $end
   $scope module dut $end
    $var wire 1 w" clk $end
    $var wire 1 $ reset $end
    $scope module core $end
     $var wire 32 x" AWIDTH [31:0] $end
     $var wire 32 x" DWIDTH [31:0] $end
     $var wire 1 w" clk $end
     $var wire 1 $ reset $end
     $var wire 1 & c_pcsel $end
     $var wire 1 ' c_immsel $end
     $var wire 1 ( c_regwren $end
     $var wire 1 ) c_rs1sel $end
     $var wire 1 * c_rs2sel $end
     $var wire 1 + c_memren $end
     $var wire 1 , c_memwren $end
     $var wire 2 - c_wbsel [1:0] $end
     $var wire 4 . c_alusel [3:0] $end
     $var wire 32 / f_pc [31:0] $end
     $var wire 32 0 f_insn [31:0] $end
     $var wire 32 1 f_reg_pc [31:0] $end
     $var wire 32 2 f_reg_insn [31:0] $end
     $var wire 7 3 d_opcode [6:0] $end
     $var wire 5 4 d_rd [4:0] $end
     $var wire 5 5 d_rs1 [4:0] $end
     $var wire 5 6 d_rs2 [4:0] $end
     $var wire 7 7 d_funct7 [6:0] $end
     $var wire 3 8 d_funct3 [2:0] $end
     $var wire 5 9 d_shamt [4:0] $end
     $var wire 32 : d_imm [31:0] $end
     $var wire 32 1 d_pc [31:0] $end
     $var wire 32 : igen_imm [31:0] $end
     $var wire 32 ; r_rs1data [31:0] $end
     $var wire 32 < r_rs2data [31:0] $end
     $var wire 7 = d_reg_opcode [6:0] $end
     $var wire 5 > d_reg_rd [4:0] $end
     $var wire 5 ? d_reg_rs1 [4:0] $end
     $var wire 5 @ d_reg_rs2 [4:0] $end
     $var wire 7 A d_reg_funct7 [6:0] $end
     $var wire 3 B d_reg_funct3 [2:0] $end
     $var wire 32 C d_reg_imm [31:0] $end
     $var wire 32 D d_reg_pc [31:0] $end
     $var wire 32 E d_reg_rs1data [31:0] $end
     $var wire 32 F d_reg_rs2data [31:0] $end
     $var wire 32 G e_rs1 [31:0] $end
     $var wire 32 H e_rs2 [31:0] $end
     $var wire 32 I e_res [31:0] $end
     $var wire 1 J e_brtaken $end
     $var wire 32 K e_reg_pc [31:0] $end
     $var wire 3 L e_reg_funct3 [2:0] $end
     $var wire 32 M e_reg_imm [31:0] $end
     $var wire 32 N e_reg_res [31:0] $end
     $var wire 32 O e_reg_rs2data [31:0] $end
     $var wire 1 P e_reg_brtaken $end
     $var wire 32 Q m_data_o [31:0] $end
     $var wire 1 y" m_memren $end
     $var wire 1 y" read_en $end
     $var wire 2 R m_size_encoded [1:0] $end
     $var wire 3 S m_funct3 [2:0] $end
     $var wire 32 T wb_data [31:0] $end
     $var wire 32 U wb_nextPC [31:0] $end
     $var wire 32 V wb_reg_data [31:0] $end
     $var wire 32 W wb_reg_nextPC [31:0] $end
     $var wire 1 X is_program $end
     $scope module control1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 0 insn_i [31:0] $end
      $var wire 7 3 opcode_i [6:0] $end
      $var wire 7 7 funct7_i [6:0] $end
      $var wire 3 8 funct3_i [2:0] $end
      $var wire 1 & pcsel_o $end
      $var wire 1 ' immsel_o $end
      $var wire 1 ( regwren_o $end
      $var wire 1 ) rs1sel_o $end
      $var wire 1 * rs2sel_o $end
      $var wire 1 + memren_o $end
      $var wire 1 , memwren_o $end
      $var wire 2 - wbsel_o [1:0] $end
      $var wire 4 . alusel_o [3:0] $end
     $upscope $end
     $scope module decode1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 x" AWIDTH [31:0] $end
      $var wire 1 w" clk $end
      $var wire 1 $ rst $end
      $var wire 32 2 insn_i [31:0] $end
      $var wire 32 1 pc_i [31:0] $end
      $var wire 32 1 pc_o [31:0] $end
      $var wire 32 2 insn_o [31:0] $end
      $var wire 7 3 opcode_o [6:0] $end
      $var wire 5 4 rd_o [4:0] $end
      $var wire 5 5 rs1_o [4:0] $end
      $var wire 5 6 rs2_o [4:0] $end
      $var wire 7 7 funct7_o [6:0] $end
      $var wire 3 8 funct3_o [2:0] $end
      $var wire 5 9 shamt_o [4:0] $end
      $var wire 32 : imm_o [31:0] $end
     $upscope $end
     $scope module e_alu1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 x" AWIDTH [31:0] $end
      $var wire 32 D pc_i [31:0] $end
      $var wire 32 G rs1_i [31:0] $end
      $var wire 32 H rs2_i [31:0] $end
      $var wire 3 B funct3_i [2:0] $end
      $var wire 7 A funct7_i [6:0] $end
      $var wire 7 = opcode_i [6:0] $end
      $var wire 32 C imm_i [31:0] $end
      $var wire 4 . alusel_i [3:0] $end
      $var wire 32 I res_o [31:0] $end
      $var wire 1 J brtaken_o $end
      $var wire 1 Y breq $end
      $var wire 1 Z brlt $end
      $scope module bc $end
       $var wire 32 x" DWIDTH [31:0] $end
       $var wire 7 = opcode_i [6:0] $end
       $var wire 3 B funct3_i [2:0] $end
       $var wire 32 G rs1_i [31:0] $end
       $var wire 32 H rs2_i [31:0] $end
       $var wire 1 Y breq_o $end
       $var wire 1 Z brlt_o $end
      $upscope $end
     $upscope $end
     $scope module fetch1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 x" AWIDTH [31:0] $end
      $var wire 32 z" BASEADDR [31:0] $end
      $var wire 1 w" clk $end
      $var wire 1 $ rst $end
      $var wire 32 W next_pc_i [31:0] $end
      $var wire 32 / pc_o [31:0] $end
      $var wire 32 {" insn_o [31:0] $end
      $var wire 32 [ pc [31:0] $end
     $upscope $end
     $scope module igen1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 7 3 opcode_i [6:0] $end
      $var wire 32 2 insn_i [31:0] $end
      $var wire 32 : imm_o [31:0] $end
     $upscope $end
     $scope module memory1 $end
      $var wire 32 x" AWIDTH [31:0] $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 |" BASE_ADDR [31:0] $end
      $var wire 1 w" clk $end
      $var wire 1 $ rst $end
      $var wire 32 / pc_i [31:0] $end
      $var wire 32 O data_i [31:0] $end
      $var wire 32 N addr_i [31:0] $end
      $var wire 3 S funct3_i [2:0] $end
      $var wire 1 y" memren_i $end
      $var wire 1 y" read_en_i $end
      $var wire 1 , write_en_i $end
      $var wire 32 0 insn_o [31:0] $end
      $var wire 32 Q data_o [31:0] $end
      $var wire 32 \ program_counter [31:0] $end
      $var wire 32 }" MEM_BYTES [31:0] $end
      $var wire 32 # i [31:0] $end
      $var wire 32 ] address [31:0] $end
     $upscope $end
     $scope module register_file1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 1 w" clk $end
      $var wire 1 $ rst $end
      $var wire 5 5 rs1_i [4:0] $end
      $var wire 5 6 rs2_i [4:0] $end
      $var wire 5 4 rd_i [4:0] $end
      $var wire 32 V datawb_i [31:0] $end
      $var wire 1 ( regwren_i $end
      $var wire 32 ; rs1data_o [31:0] $end
      $var wire 32 < rs2data_o [31:0] $end
      $var wire 32 ^ x[0] [31:0] $end
      $var wire 32 _ x[1] [31:0] $end
      $var wire 32 ` x[2] [31:0] $end
      $var wire 32 a x[3] [31:0] $end
      $var wire 32 b x[4] [31:0] $end
      $var wire 32 c x[5] [31:0] $end
      $var wire 32 d x[6] [31:0] $end
      $var wire 32 e x[7] [31:0] $end
      $var wire 32 f x[8] [31:0] $end
      $var wire 32 g x[9] [31:0] $end
      $var wire 32 h x[10] [31:0] $end
      $var wire 32 i x[11] [31:0] $end
      $var wire 32 j x[12] [31:0] $end
      $var wire 32 k x[13] [31:0] $end
      $var wire 32 l x[14] [31:0] $end
      $var wire 32 m x[15] [31:0] $end
      $var wire 32 n x[16] [31:0] $end
      $var wire 32 o x[17] [31:0] $end
      $var wire 32 p x[18] [31:0] $end
      $var wire 32 q x[19] [31:0] $end
      $var wire 32 r x[20] [31:0] $end
      $var wire 32 s x[21] [31:0] $end
      $var wire 32 t x[22] [31:0] $end
      $var wire 32 u x[23] [31:0] $end
      $var wire 32 v x[24] [31:0] $end
      $var wire 32 w x[25] [31:0] $end
      $var wire 32 x x[26] [31:0] $end
      $var wire 32 y x[27] [31:0] $end
      $var wire 32 z x[28] [31:0] $end
      $var wire 32 { x[29] [31:0] $end
      $var wire 32 | x[30] [31:0] $end
      $var wire 32 } x[31] [31:0] $end
      $scope module unnamedblk1 $end
       $var wire 32 ~ i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module wb_wb1 $end
      $var wire 32 x" DWIDTH [31:0] $end
      $var wire 32 x" AWIDTH [31:0] $end
      $var wire 32 K pc_i [31:0] $end
      $var wire 32 N alu_res_i [31:0] $end
      $var wire 32 Q memory_data_i [31:0] $end
      $var wire 2 - wbsel_i [1:0] $end
      $var wire 1 P brtaken_i $end
      $var wire 32 M imm_i [31:0] $end
      $var wire 1 & pcsel_i $end
      $var wire 32 T writeback_data_o [31:0] $end
      $var wire 32 U next_pc_o [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module genblk3 $end
    $var wire 32 !! tick [31:0] $end
    $scope module genblk3 $end
     $scope module check_D__Vstatic__check_D_func $end
      $var wire 32 "! pc [31:0] $end
      $var wire 7 #! opcode [6:0] $end
      $var wire 5 $! rd [4:0] $end
      $var wire 5 %! rs1 [4:0] $end
      $var wire 5 &! rs2 [4:0] $end
      $var wire 3 '! funct3 [2:0] $end
      $var wire 7 (! funct7 [6:0] $end
      $var wire 32 )! imm [31:0] $end
      $var wire 5 ~" shamt [4:0] $end
      $var wire 128 *! p [127:0] $end
      $var wire 224 !# t [223:0] $end
     $upscope $end
     $scope module check_E__Vstatic__check_E_func $end
      $var wire 32 .! pc [31:0] $end
      $var wire 32 /! alu_res [31:0] $end
      $var wire 1 0! br_taken [0:0] $end
      $var wire 128 1! p [127:0] $end
     $upscope $end
     $scope module check_F__Vstatic__check_F_func $end
      $var wire 32 5! pc [31:0] $end
      $var wire 32 6! insn [31:0] $end
      $var wire 128 7! p [127:0] $end
     $upscope $end
     $scope module check_M__Vstatic__check_M_func $end
      $var wire 32 ;! pc [31:0] $end
      $var wire 32 <! address [31:0] $end
      $var wire 1 (# rw [0:0] $end
      $var wire 2 =! size_encoded [1:0] $end
      $var wire 32 >! data [31:0] $end
      $var wire 128 ?! p [127:0] $end
     $upscope $end
     $scope module check_R__Vstatic__check_R_func $end
      $var wire 5 C! read_rs1 [4:0] $end
      $var wire 5 D! read_rs2 [4:0] $end
      $var wire 32 E! read_rs1_data [31:0] $end
      $var wire 32 F! read_rs2_data [31:0] $end
      $var wire 128 G! p [127:0] $end
     $upscope $end
     $scope module check_W__Vstatic__check_W_func $end
      $var wire 32 K! pc [31:0] $end
      $var wire 1 L! enable [0:0] $end
      $var wire 5 M! destination [4:0] $end
      $var wire 32 N! data [31:0] $end
      $var wire 128 O! p [127:0] $end
     $upscope $end
    $upscope $end
    $scope module pre_check $end
     $var wire 32 )# res [31:0] $end
    $upscope $end
    $scope module tick_check $end
     $var wire 1 S! res $end
     $var wire 1 *# tick_ok $end
     $var wire 1 T! correct $end
     $var wire 4096 U! msg [4095:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000001000000000000000000 #
1$
b00000000000000000000000000000000 %
0&
0'
0(
0)
0*
0+
0,
b00 -
b1111 .
b00000001000000000000000000000000 /
b11111101000000010000000100010011 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b0000000 3
b00000 4
b00000 5
b00000 6
b0000000 7
b000 8
b00000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b0000000 =
b00000 >
b00000 ?
b00000 @
b0000000 A
b000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
0J
b00000001000000000000000000000000 K
b000 L
b00000000000000000000000000000000 M
b00000001000000000000000000000000 N
b00000000000000000000000000000000 O
0P
b11111101000000010000000100010011 Q
b00 R
b010 S
b00000001000000000000000000000000 T
b00000001000000000000000000000100 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
0X
0Y
0Z
b00000001000000000000000000000000 [
b00000000000000000000000000000000 \
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b00000000000000000000000000000000 u
b00000000000000000000000000000000 v
b00000000000000000000000000000000 w
b00000000000000000000000000000000 x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
b00000000000000000000000000000000 {
b00000000000000000000000000000000 |
b00000000000000000000000000000000 }
b00000000000000000000000000000000 ~
b00000000000000000000000000000000 !!
b00000000000000000000000000000000 "!
b0000000 #!
b00000 $!
b00000 %!
b00000 &!
b000 '!
b0000000 (!
b00000000000000000000000000000000 )!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *!
b00000000000000000000000000000000 .!
b00000000000000000000000000000000 /!
00!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 1!
b00000000000000000000000000000000 5!
b00000000000000000000000000000000 6!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 7!
b00000000000000000000000000000000 ;!
b00000000000000000000000000000000 <!
b00 =!
b00000000000000000000000000000000 >!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ?!
b00000 C!
b00000 D!
b00000000000000000000000000000000 E!
b00000000000000000000000000000000 F!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 G!
b00000000000000000000000000000000 K!
0L!
b00000 M!
b00000000000000000000000000000000 N!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 O!
0S!
1T!
b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 U!
0w"
b00000000000000000000000000100000 x"
1y"
b00000001000000000000000000000000 z"
b00000000000000000000000000000000 {"
b00000001000000000000000000000000 |"
b00000000000100000000000000000000 }"
b00000 ~"
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 !#
0(#
b00000000000000000000000000000000 )#
0*#
b00000000000000000000000000000000 +#
#1
b00000000000000000000000000000001 %
1'
1(
1)
b0000 .
b00000001000000000000000000000000 1
b11111101000000010000000100010011 2
b0010011 3
b00010 4
b00010 5
b10000 6
b1111110 7
b10000 9
b11111111111111111111111111010000 :
b00000001000100000000000000000000 ;
b00000000000000000000000000000000 K
b00000000000000000000000000000000 N
b00000000000000000000000000000000 T
b00000000000000000000000000000100 U
b00000001000000000000000000000000 V
b00000001000000000000000000000100 W
b11111111000000000000000000000000 ]
b00000001000100000000000000000000 `
b00000000000000000000000000100000 ~
1w"
#2
0w"
#3
b00000000000000000000000000000010 %
b0010011 =
b00010 >
b00010 ?
b10000 @
b1111110 A
b11111111111111111111111111010000 C
b00000001000000000000000000000000 D
b00000001000100000000000000000000 E
b00000001000100000000000000000000 G
b11111111111111111111111111010000 H
b00000001000011111111111111010000 I
b00000000000000000000000000000000 V
b00000000000000000000000000000100 W
1w"
#4
0w"
#5
b00000000000000000000000000000011 %
b00000001000000000000000000000000 K
b11111111111111111111111111010000 M
b00000001000011111111111111010000 N
b00000000000000000000000000000000 Q
b00000001000011111111111111010000 T
b00000001000000000000000000000100 U
b00000000000011111111111111010000 ]
1w"
#6
0w"
#7
b00000000000000000000000000000100 %
b00000001000011111111111111010000 V
b00000001000000000000000000000100 W
1w"
#8
0w"
#9
b00000000000000000000000000000101 %
1w"
#10
0w"
#11
0$
b00000000000000000000000000000110 %
1w"
#12
b00000000000000000000000000000001 !!
b00000001000000000000000000000000 "!
b0010011 #!
b00010 $!
b00010 %!
b10000 &!
b1111110 (!
b11111111111111111111111111010000 )!
b00000000000000000000000000010000111111111111111111111111110100001111110000100000001000010001001100000001000000000000000000000000 *!
b00000001000000000000000000000000 .!
b00000001000011111111111111010000 /!
b00000000000000000000000000000000000000000000000000000000000000000000000100001111111111111101000000000001000000000000000000000000 1!
b00000001000000000000000000000000 5!
b11111101000000010000000100010011 6!
b00000000000000000000000000000000000000000000000000000000000000001111110100000001000000010001001100000001000000000000000000000000 7!
b00000001000000000000000000000000 ;!
b00000001000011111111111111010000 <!
b00000000000000000000000000000000000000000000000000000000000000000000000100001111111111111101000000000001000000000000000000000000 ?!
b00010 C!
b10000 D!
b00000001000100000000000000000000 E!
b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000000000000000000001000000010 G!
b00000001000000000000000000000000 K!
1L!
b00010 M!
b00000001000011111111111111010000 N!
b00000000000000000000000000000000000000000000000000000000000000000100001111111111111101000000010100000001000000000000000000000000 O!
1S!
0w"
#13
b00000000000000000000000000000111 %
b00000001000000000000000000000100 /
b00000010000100010010011000100011 0
b00000001000011111111111111010000 ;
b00000001000000000000000000000100 [
b00000000000000000000000000000100 \
b00000001000011111111111111010000 `
1w"
