// Seed: 52283609
module module_0 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4
    , id_16,
    input supply0 id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input wor id_13,
    input supply0 id_14
);
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8,
    input wor id_9
);
  assign id_0 = id_2.id_5;
  wire id_11;
  module_0(
      id_2, id_7, id_2, id_9, id_7, id_2, id_4, id_8, id_3, id_0, id_3, id_8, id_6, id_3, id_8
  );
endmodule
