
// control block for FIFO of 32bit

// processor => fpga
// If you have asserted "fifo_ctl_32" positive, data will be incomming
// fpga => processor
// If you have asserted "fifo_ctl_32" negative, data will go out
assign full_32 = fifo_ctl_32;
assign empty_32 = ~fifo_ctl_32;

// receive data from processor
always @(posedge clk) begin
	if (rst_32) begin
		fifo_ctl_32 <= 0;
/*user defined init*/
	end
	else if (wr_en_32 /*busy*/) begin
		fifo_ctl_32 <= 1;
/*user defined rcv*/
	end
	else if (rd_en_8 /*finish*/)begin
		fifo_ctl_32 <= 0;
/*user defined */
	end
end

/*user assign*/

always @(posedge clk) begin
	if (rst_32) begin

	end
	else if() begin
	
	end		
end