
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118212                       # Number of seconds simulated
sim_ticks                                118211568951                       # Number of ticks simulated
final_tick                               1176070390264                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63468                       # Simulator instruction rate (inst/s)
host_op_rate                                    83468                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3562240                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919868                       # Number of bytes of host memory used
host_seconds                                 33184.62                       # Real time elapsed on the host
sim_insts                                  2106167316                       # Number of instructions simulated
sim_ops                                    2769862771                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       446720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       764416                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1214080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1128704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1128704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3490                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5972                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9485                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8818                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8818                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3778987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6466508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10270399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9548169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9548169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9548169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3778987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6466508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               19818568                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141910648                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23169083                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19080071                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1930489                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9384091                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8667640                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437591                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87730                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104424678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128027840                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23169083                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105231                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27186866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256142                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4328850                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12097184                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140234173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.112156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.553455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113047307     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2780870      1.98%     82.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362794      1.68%     84.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379765      1.70%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270865      1.62%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124827      0.80%     88.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777828      0.55%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977436      1.41%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512481      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140234173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.163265                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902172                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103261349                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5737343                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26838975                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109188                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4287309                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729917                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6471                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154427307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4287309                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103775169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3327962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1262213                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423659                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1157853                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152987347                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400335                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         6822                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214039569                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713112736                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713112736                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45780344                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33521                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17499                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3798094                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311171                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1683450                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149121880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33521                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139183827                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106270                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25196924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57153009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1477                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140234173                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.992510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82873077     59.10%     59.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23707976     16.91%     76.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950700      8.52%     84.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7814649      5.57%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900780      4.92%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705177      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3066918      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119177      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95719      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140234173                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975774     74.73%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157295     12.05%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172685     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114950926     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013060      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358984     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844835      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139183827                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.980785                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305754                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009382                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420013851                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174352996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135073254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140489581                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202711                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974318                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159818                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4287309                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2678261                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248373                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149155401                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186447                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901488                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17499                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12993                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1146971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231635                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136811691                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108998                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372136                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21952339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19288136                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843341                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.964069                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135080126                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135073254                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81524640                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221166068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.951819                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368613                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26740564                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955362                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    135946864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.900513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.715161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86852010     63.89%     63.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22500108     16.55%     80.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10807891      7.95%     88.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818411      3.54%     91.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766449      2.77%     94.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536828      1.13%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561541      1.15%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097397      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006229      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    135946864                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006229                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282103115                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302612572                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1676475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.419106                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.419106                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.704669                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.704669                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618255352                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186387698                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145801524                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141910648                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21106299                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18493140                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1646629                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10476816                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10191453                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1469658                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51681                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111319212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117326386                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21106299                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11661111                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23874644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5369629                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1584969                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12689271                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1038404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140492204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.949791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.318823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116617560     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1202090      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2203753      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1845062      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3379484      2.41%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3652088      2.60%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          797731      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          626837      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10167599      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140492204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148729                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.826762                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110543950                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2542350                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23674093                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23340                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3708470                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2269554                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4915                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132402002                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3708470                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110981912                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1083325                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       734467                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23248211                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       735818                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131482114                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         83038                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       419329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174613582                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    596579127                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    596579127                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140989916                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33623646                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18770                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9388                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2432972                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21884024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4251270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76888                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       946524                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129941684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122091216                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        97857                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21432158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46184972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140492204                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.869025                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.479091                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89693119     63.84%     63.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20672428     14.71%     78.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10369704      7.38%     85.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6838650      4.87%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7114766      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3678386      2.62%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1641663      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       405446      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78042      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140492204                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         302458     60.14%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124066     24.67%     84.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76408     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96374091     78.94%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1023063      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9382      0.01%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20463979     16.76%     96.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4220701      3.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122091216                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.860339                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             502932                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004119                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385275425                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151392918                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119330523                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122594148                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       227028                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3928061                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130702                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3708470                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         705272                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46987                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129960452                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45878                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21884024                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4251270                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9388                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       796666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       977021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1773687                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120778826                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20148274                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1312390                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24368758                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18603405                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4220484                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.851091                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119438260                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119330523                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68932467                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163662930                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.840885                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94733438                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107604618                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22356652                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1651111                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136783733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.786677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.661982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     96810395     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15512171     11.34%     82.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11216818      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2506989      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2852016      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1009700      0.74%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4235795      3.10%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       852282      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1787567      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136783733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94733438                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107604618                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22076526                       # Number of memory references committed
system.switch_cpus1.commit.loads             17955958                       # Number of loads committed
system.switch_cpus1.commit.membars               9380                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16851152                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93930487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1453896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1787567                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264957436                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263631093                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1418444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94733438                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107604618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94733438                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.498000                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.498000                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.667557                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.667557                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       558776500                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156758907                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138894308                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18760                       # number of misc regfile writes
system.l20.replacements                          3500                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1181086                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69036                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.108262                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43903.699509                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.886679                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1812.858290                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.345426                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19650.210097                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027662                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299838                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        93033                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  93033                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43660                       # number of Writeback hits
system.l20.Writeback_hits::total                43660                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        93033                       # number of demand (read+write) hits
system.l20.demand_hits::total                   93033                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        93033                       # number of overall hits
system.l20.overall_hits::total                  93033                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3490                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3500                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3490                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3500                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3490                       # number of overall misses
system.l20.overall_misses::total                 3500                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2314322                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    799618460                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      801932782                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2314322                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    799618460                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       801932782                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2314322                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    799618460                       # number of overall miss cycles
system.l20.overall_miss_latency::total      801932782                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96523                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96533                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43660                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43660                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96523                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96533                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96523                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96533                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036157                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036257                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036157                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036257                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036157                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036257                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 231432.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 229117.037249                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 229123.652000                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 231432.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 229117.037249                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 229123.652000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 231432.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 229117.037249                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 229123.652000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3477                       # number of writebacks
system.l20.writebacks::total                     3477                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3490                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3500                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3490                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3500                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3490                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3500                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1716289                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    590257531                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    591973820                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1716289                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    590257531                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    591973820                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1716289                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    590257531                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    591973820                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036157                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036257                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036157                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036257                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036157                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036257                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171628.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 169128.232378                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 169135.377143                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 171628.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 169128.232378                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 169135.377143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 171628.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 169128.232378                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 169135.377143                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5985                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          333753                       # Total number of references to valid blocks.
system.l21.sampled_refs                         71521                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.666504                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        37878.571461                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.993711                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3035.002617                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           175.849302                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24433.582910                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.577981                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.046310                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002683                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.372827                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        40814                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40815                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17921                       # number of Writeback hits
system.l21.Writeback_hits::total                17921                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        40814                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40815                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        40814                       # number of overall hits
system.l21.overall_hits::total                  40815                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5972                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5985                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5972                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5985                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5972                       # number of overall misses
system.l21.overall_misses::total                 5985                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3725542                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1640523717                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1644249259                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3725542                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1640523717                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1644249259                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3725542                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1640523717                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1644249259                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46786                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46800                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17921                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17921                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46786                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46800                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46786                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46800                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.127645                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.127885                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.127645                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.127885                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.127645                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.127885                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 286580.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 274702.564802                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 274728.364077                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 286580.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 274702.564802                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 274728.364077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 286580.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 274702.564802                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 274728.364077                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5341                       # number of writebacks
system.l21.writebacks::total                     5341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5972                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5985                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5972                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5985                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5972                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5985                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2943485                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1281682903                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1284626388                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2943485                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1281682903                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1284626388                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2943485                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1281682903                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1284626388                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127645                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.127885                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.127645                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.127885                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.127645                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.127885                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226421.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214615.355492                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214641.000501                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 226421.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214615.355492                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214641.000501                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 226421.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214615.355492                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214641.000501                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.886674                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012104835                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840190.609091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.886674                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015844                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881229                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12097174                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12097174                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12097174                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12097174                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12097174                       # number of overall hits
system.cpu0.icache.overall_hits::total       12097174                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2502322                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2502322                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2502322                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2502322                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2502322                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2502322                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12097184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12097184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12097184                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12097184                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12097184                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12097184                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 250232.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 250232.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 250232.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 250232.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 250232.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 250232.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2397322                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2397322                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2397322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2397322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2397322                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2397322                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 239732.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 239732.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 239732.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 239732.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 239732.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 239732.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96523                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228198                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96779                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1975.926575                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492662                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507338                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963821                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963821                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673236                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673236                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673236                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673236                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398075                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398185                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398185                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398185                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398185                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33224858993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33224858993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13283078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13283078                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33238142071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33238142071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33238142071                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33238142071                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11361896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11361896                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19071421                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19071421                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19071421                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19071421                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035036                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035036                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020879                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020879                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020879                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020879                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 83463.817102                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83463.817102                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120755.254545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120755.254545                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 83474.118992                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83474.118992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 83474.118992                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83474.118992                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43660                       # number of writebacks
system.cpu0.dcache.writebacks::total            43660                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301552                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301662                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301662                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96523                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96523                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96523                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7058762366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7058762366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7058762366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7058762366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7058762366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7058762366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008495                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005061                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005061                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005061                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005061                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73130.366503                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73130.366503                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73130.366503                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73130.366503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73130.366503                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73130.366503                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.993523                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924155246                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708235.205176                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.993523                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022426                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866977                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12689256                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12689256                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12689256                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12689256                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12689256                       # number of overall hits
system.cpu1.icache.overall_hits::total       12689256                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4186994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4186994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4186994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4186994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4186994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4186994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12689271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12689271                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12689271                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12689271                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12689271                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12689271                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 279132.933333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 279132.933333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 279132.933333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 279132.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 279132.933333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 279132.933333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3913742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3913742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3913742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3913742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3913742                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3913742                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       279553                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       279553                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       279553                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       279553                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       279553                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       279553                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46786                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227336808                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47042                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4832.634837                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.312287                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.687713                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825439                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174561                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18247045                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18247045                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4101792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4101792                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9387                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9387                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9380                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22348837                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22348837                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22348837                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22348837                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157664                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157664                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157664                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157664                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157664                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157664                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17620780605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17620780605                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17620780605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17620780605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17620780605                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17620780605                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18404709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18404709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4101792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4101792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22506501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22506501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22506501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22506501                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008567                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007005                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111761.598114                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111761.598114                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111761.598114                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111761.598114                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111761.598114                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111761.598114                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17921                       # number of writebacks
system.cpu1.dcache.writebacks::total            17921                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110878                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110878                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110878                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110878                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46786                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46786                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46786                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46786                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46786                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4347678312                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4347678312                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4347678312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4347678312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4347678312                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4347678312                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92926.907878                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92926.907878                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92926.907878                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92926.907878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92926.907878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92926.907878                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
