Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue May  2 20:39:20 2023
| Host              : DESKTOP-HOE36TI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mult_demo_timing_summary_routed.rpt -pb mult_demo_timing_summary_routed.pb -rpx mult_demo_timing_summary_routed.rpx -warn_on_violation
| Design            : mult_demo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.062        0.000                      0                 2658        0.028        0.000                      0                 2658        1.648        0.000                       0                  1145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk1   {0.000 1.923}        3.846           260.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1                0.062        0.000                      0                 2658        0.028        0.000                      0                 2658        1.648        0.000                       0                  1145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk1                        
(none)                      clk1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1
  To Clock:  clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.570ns (42.791%)  route 2.099ns (57.209%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 5.987 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.741ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.544 r  rR_reg[127]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.570    rR_reg[127]_i_1_n_8
    SLICE_X26Y90         FDRE                                         r  rR_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.435     5.987    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[127]/C
                         clock pessimism              0.656     6.643    
                         clock uncertainty           -0.035     6.607    
    SLICE_X26Y90         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.632    rR_reg[127]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.570ns (42.803%)  route 2.098ns (57.197%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 5.987 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.741ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.544 r  rR_reg[127]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.569    rR_reg[127]_i_1_n_10
    SLICE_X26Y90         FDRE                                         r  rR_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.435     5.987    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[125]/C
                         clock pessimism              0.656     6.643    
                         clock uncertainty           -0.035     6.607    
    SLICE_X26Y90         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.632    rR_reg[125]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.557ns (42.588%)  route 2.099ns (57.412%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 5.987 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.741ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     6.531 r  rR_reg[127]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.557    rR_reg[127]_i_1_n_9
    SLICE_X26Y90         FDRE                                         r  rR_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.435     5.987    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[126]/C
                         clock pessimism              0.656     6.643    
                         clock uncertainty           -0.035     6.607    
    SLICE_X26Y90         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.632    rR_reg[126]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.540ns (42.331%)  route 2.098ns (57.669%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 5.987 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.741ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.514 r  rR_reg[127]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.539    rR_reg[127]_i_1_n_11
    SLICE_X26Y90         FDRE                                         r  rR_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.435     5.987    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[124]/C
                         clock pessimism              0.656     6.643    
                         clock uncertainty           -0.035     6.607    
    SLICE_X26Y90         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.632    rR_reg[124]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.536ns (42.256%)  route 2.099ns (57.744%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 5.985 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.741ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     6.510 r  rR_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.536    rR_reg[127]_i_1_n_12
    SLICE_X26Y90         FDRE                                         r  rR_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.433     5.985    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[123]/C
                         clock pessimism              0.656     6.641    
                         clock uncertainty           -0.035     6.605    
    SLICE_X26Y90         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.630    rR_reg[123]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 1.530ns (42.172%)  route 2.098ns (57.827%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 5.985 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.741ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.504 r  rR_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.025     6.529    rR_reg[127]_i_1_n_14
    SLICE_X26Y90         FDRE                                         r  rR_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.433     5.985    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[121]/C
                         clock pessimism              0.656     6.641    
                         clock uncertainty           -0.035     6.605    
    SLICE_X26Y90         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.630    rR_reg[121]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.521ns (42.017%)  route 2.099ns (57.983%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 5.985 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.741ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     6.495 r  rR_reg[127]_i_1/O[2]
                         net (fo=1, routed)           0.026     6.521    rR_reg[127]_i_1_n_13
    SLICE_X26Y90         FDRE                                         r  rR_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.433     5.985    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[122]/C
                         clock pessimism              0.656     6.641    
                         clock uncertainty           -0.035     6.605    
    SLICE_X26Y90         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.630    rR_reg[122]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.510ns (41.852%)  route 2.098ns (58.148%))
  Logic Levels:           17  (CARRY8=12 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 5.985 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.741ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.376 r  rR_reg[119]_i_1/CO[7]
                         net (fo=1, routed)           0.052     6.428    rR_reg[119]_i_1_n_0
    SLICE_X26Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.484 r  rR_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.509    rR_reg[127]_i_1_n_15
    SLICE_X26Y90         FDRE                                         r  rR_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.433     5.985    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[120]/C
                         clock pessimism              0.656     6.641    
                         clock uncertainty           -0.035     6.605    
    SLICE_X26Y90         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.630    rR_reg[120]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -6.509    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 1.555ns (43.171%)  route 2.047ns (56.829%))
  Logic Levels:           16  (CARRY8=11 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 5.991 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.741ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     6.477 r  rR_reg[119]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.503    rR_reg[119]_i_1_n_8
    SLICE_X26Y89         FDRE                                         r  rR_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.438     5.991    clk_IBUF_BUFG
    SLICE_X26Y89         FDRE                                         r  rR_reg[119]/C
                         clock pessimism              0.655     6.646    
                         clock uncertainty           -0.035     6.611    
    SLICE_X26Y89         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.636    rR_reg[119]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 R12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            rR_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk1 rise@3.846ns - clk1 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.555ns (43.183%)  route 2.046ns (56.817%))
  Logic Levels:           16  (CARRY8=11 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 5.991 - 3.846 ) 
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.649ns (routing 0.815ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.438ns (routing 0.741ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.649     2.901    clk_IBUF_BUFG
    SLICE_X24Y85         FDRE                                         r  R12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.982 r  R12_reg[4]/Q
                         net (fo=3, routed)           0.370     3.352    R12[4]
    SLICE_X24Y84         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.500 r  rR[71]_i_139/O
                         net (fo=1, routed)           0.011     3.511    rR[71]_i_139_n_0
    SLICE_X24Y84         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.666 r  rR_reg[71]_i_76/CO[7]
                         net (fo=1, routed)           0.026     3.692    rR_reg[71]_i_76_n_0
    SLICE_X24Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.707 r  rR_reg[71]_i_63/CO[7]
                         net (fo=1, routed)           0.026     3.733    rR_reg[71]_i_63_n_0
    SLICE_X24Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.849 r  rR_reg[79]_i_135/O[5]
                         net (fo=5, routed)           0.241     4.090    rR_reg[79]_i_135_n_10
    SLICE_X23Y84         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     4.179 r  rR[79]_i_156/O
                         net (fo=3, routed)           0.234     4.414    rR[79]_i_156_n_0
    SLICE_X22Y82         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.465 r  rR[79]_i_93/O
                         net (fo=1, routed)           0.335     4.800    rR[79]_i_93_n_0
    SLICE_X27Y83         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.055     4.855 r  rR_reg[79]_i_47/CO[7]
                         net (fo=1, routed)           0.026     4.881    rR_reg[79]_i_47_n_0
    SLICE_X27Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     4.984 r  rR_reg[79]_i_46/O[6]
                         net (fo=3, routed)           0.320     5.303    rR41_out[30]
    SLICE_X25Y85         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.403 r  rR[79]_i_11/O
                         net (fo=1, routed)           0.013     5.416    rR[79]_i_11_n_0
    SLICE_X25Y85         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.608 r  rR_reg[79]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.634    rR_reg[79]_i_2_n_0
    SLICE_X25Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.701 r  rR_reg[95]_i_18/O[2]
                         net (fo=3, routed)           0.306     6.007    rR_reg[95]_i_18_n_13
    SLICE_X26Y86         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     6.058 r  rR[95]_i_16/O
                         net (fo=1, routed)           0.009     6.067    rR[95]_i_16_n_0
    SLICE_X26Y86         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.253 r  rR_reg[95]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.279    rR_reg[95]_i_1_n_0
    SLICE_X26Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.294 r  rR_reg[103]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.320    rR_reg[103]_i_1_n_0
    SLICE_X26Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.335 r  rR_reg[111]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.361    rR_reg[111]_i_1_n_0
    SLICE_X26Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     6.477 r  rR_reg[119]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.502    rR_reg[119]_i_1_n_10
    SLICE_X26Y89         FDRE                                         r  rR_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       3.846     3.846 r  
    E11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.528    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.552 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.438     5.991    clk_IBUF_BUFG
    SLICE_X26Y89         FDRE                                         r  rR_reg[117]/C
                         clock pessimism              0.655     6.646    
                         clock uncertainty           -0.035     6.611    
    SLICE_X26Y89         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.636    rR_reg[117]
  -------------------------------------------------------------------
                         required time                          6.636    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 m8/M_reg[3][28]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R13_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.059ns (30.256%)  route 0.136ns (69.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Net Delay (Source):      1.423ns (routing 0.741ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.815ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.423     2.129    m8/CLK
    SLICE_X23Y93         FDRE                                         r  m8/M_reg[3][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.188 r  m8/M_reg[3][28]/Q
                         net (fo=1, routed)           0.136     2.324    m8_n_5
    SLICE_X22Y91         FDRE                                         r  R13_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.638     2.890    clk_IBUF_BUFG
    SLICE_X22Y91         FDRE                                         r  R13_reg[28]/C
                         clock pessimism             -0.656     2.235    
    SLICE_X22Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.297    R13_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 m9/M_reg[2]/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            m9/M_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.066ns (44.898%)  route 0.081ns (55.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      0.915ns (routing 0.448ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.501ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.915     1.377    m9/M_reg[2]/CLK
    DSP48E2_X4Y37        DSP_OUTPUT                                   r  m9/M_reg[2]/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[14])
                                                      0.066     1.443 r  m9/M_reg[2]/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.081     1.524    m9/M_reg_n_91_[2]
    SLICE_X29Y91         FDRE                                         r  m9/M_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.058     1.832    m9/CLK
    SLICE_X29Y91         FDRE                                         r  m9/M_reg[3][14]/C
                         clock pessimism             -0.390     1.443    
    SLICE_X29Y91         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.490    m9/M_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m8/M_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R13_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Net Delay (Source):      1.431ns (routing 0.741ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.638ns (routing 0.815ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.431     2.138    m8/CLK
    SLICE_X20Y91         FDRE                                         r  m8/M_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.196 r  m8/M_reg[3][14]/Q
                         net (fo=1, routed)           0.139     2.335    m8_n_19
    SLICE_X19Y87         FDRE                                         r  R13_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.638     2.890    clk_IBUF_BUFG
    SLICE_X19Y87         FDRE                                         r  R13_reg[14]/C
                         clock pessimism             -0.656     2.234    
    SLICE_X19Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.296    R13_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 m7/M_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R03_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      0.905ns (routing 0.448ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.501ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.905     1.367    m7/CLK
    SLICE_X21Y83         FDRE                                         r  m7/M_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.406 r  m7/M_reg[3][11]/Q
                         net (fo=1, routed)           0.065     1.471    m7_n_22
    SLICE_X22Y83         FDRE                                         r  R03_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.026     1.801    clk_IBUF_BUFG
    SLICE_X22Y83         FDRE                                         r  R03_reg[11]/C
                         clock pessimism             -0.422     1.379    
    SLICE_X22Y83         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.425    R03_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 m7/M_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R03_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      0.906ns (routing 0.448ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.501ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.906     1.368    m7/CLK
    SLICE_X21Y82         FDRE                                         r  m7/M_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y82         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.407 r  m7/M_reg[3][8]/Q
                         net (fo=1, routed)           0.065     1.472    m7_n_25
    SLICE_X22Y82         FDRE                                         r  R03_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.027     1.802    clk_IBUF_BUFG
    SLICE_X22Y82         FDRE                                         r  R03_reg[8]/C
                         clock pessimism             -0.422     1.380    
    SLICE_X22Y82         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.426    R03_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 m8/M_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R13_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.061ns (29.327%)  route 0.147ns (70.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Net Delay (Source):      1.435ns (routing 0.741ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.815ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.435     2.141    m8/CLK
    SLICE_X21Y90         FDRE                                         r  m8/M_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y90         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.202 r  m8/M_reg[3][5]/Q
                         net (fo=1, routed)           0.147     2.349    m8_n_28
    SLICE_X21Y84         FDRE                                         r  R13_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.643     2.895    clk_IBUF_BUFG
    SLICE_X21Y84         FDRE                                         r  R13_reg[5]/C
                         clock pessimism             -0.656     2.240    
    SLICE_X21Y84         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.302    R13_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 m2/M_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Net Delay (Source):      1.504ns (routing 0.741ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.815ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.504     2.210    m2/CLK
    SLICE_X31Y85         FDRE                                         r  m2/M_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.268 r  m2/M_reg[3][0]/Q
                         net (fo=1, routed)           0.137     2.405    m2_n_31
    SLICE_X29Y85         FDRE                                         r  R2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.707     2.960    clk_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  R2_reg[0]/C
                         clock pessimism             -0.663     2.297    
    SLICE_X29Y85         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.357    R2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 m5/M_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R02_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      0.910ns (routing 0.448ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.501ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.910     1.372    m5/CLK
    SLICE_X25Y77         FDRE                                         r  m5/M_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.411 r  m5/M_reg[3][12]/Q
                         net (fo=1, routed)           0.093     1.504    m5_n_21
    SLICE_X23Y77         FDRE                                         r  R02_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.023     1.797    clk_IBUF_BUFG
    SLICE_X23Y77         FDRE                                         r  R02_reg[12]/C
                         clock pessimism             -0.388     1.409    
    SLICE_X23Y77         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.455    R02_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 m5/M_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R02_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      0.911ns (routing 0.448ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.501ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.911     1.373    m5/CLK
    SLICE_X25Y76         FDRE                                         r  m5/M_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.412 r  m5/M_reg[3][13]/Q
                         net (fo=1, routed)           0.093     1.505    m5_n_20
    SLICE_X23Y76         FDRE                                         r  R02_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.023     1.797    clk_IBUF_BUFG
    SLICE_X23Y76         FDRE                                         r  R02_reg[13]/C
                         clock pessimism             -0.388     1.409    
    SLICE_X23Y76         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.455    R02_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 m1/M_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1 rise@0.000ns - clk1 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.037ns (25.000%)  route 0.111ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      0.894ns (routing 0.448ns, distribution 0.446ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.501ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.894     1.356    m1/CLK
    SLICE_X20Y90         FDRE                                         r  m1/M_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.393 r  m1/M_reg[3][14]/Q
                         net (fo=1, routed)           0.111     1.504    m1_n_17
    SLICE_X20Y85         FDRE                                         r  R1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.020     1.794    clk_IBUF_BUFG
    SLICE_X20Y85         FDRE                                         r  R1_reg[14]/C
                         clock pessimism             -0.388     1.406    
    SLICE_X20Y85         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.453    R1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1
Waveform(ns):       { 0.000 1.923 }
Period(ns):         3.846
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         3.846       2.556      BUFGCE_HDIO_X0Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X4Y34     m0/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X3Y36     m1/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X5Y34     m2/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X4Y36     m3/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X3Y33     m4/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X4Y32     m5/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X4Y35     m6/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X3Y34     m7/M_reg[2]/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.846       3.196      DSP48E2_X3Y37     m8/M_reg[2]/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y87      A0_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y87      A0_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y88      A0_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y88      A0_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X20Y89      A0_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X20Y89      A0_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y87      A0_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y87      A0_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y88      A0_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X19Y88      A0_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X18Y86      A0_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X20Y89      A0_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.923       1.648      SLICE_X20Y89      A0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk1
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rR_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.175ns  (logic 0.965ns (30.396%)  route 2.210ns (69.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.815ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.627     2.880    clk_IBUF_BUFG
    SLICE_X26Y81         FDRE                                         r  rR_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.959 r  rR_reg[48]/Q
                         net (fo=1, routed)           2.210     5.169    R_OBUF[48]
    F22                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.886     6.055 r  R_OBUF[48]_inst/O
                         net (fo=0)                   0.000     6.055    R[48]
    F22                                                               r  R[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.087ns  (logic 0.965ns (31.260%)  route 2.122ns (68.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.815ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.643     2.895    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.974 r  rR_reg[16]/Q
                         net (fo=1, routed)           2.122     5.096    R_OBUF[16]
    F24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     5.982 r  R_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.982    R[16]
    F24                                                               r  R[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.075ns  (logic 0.978ns (31.803%)  route 2.097ns (68.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.815ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.643     2.895    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.974 r  rR_reg[19]/Q
                         net (fo=1, routed)           2.097     5.071    R_OBUF[19]
    J26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.899     5.970 r  R_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.970    R[19]
    J26                                                               r  R[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.036ns  (logic 0.978ns (32.216%)  route 2.058ns (67.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.815ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.643     2.895    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.974 r  rR_reg[18]/Q
                         net (fo=1, routed)           2.058     5.032    R_OBUF[18]
    J25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899     5.931 r  R_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.931    R[18]
    J25                                                               r  R[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.022ns  (logic 0.948ns (31.370%)  route 2.074ns (68.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.642ns (routing 0.815ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.642     2.894    clk_IBUF_BUFG
    SLICE_X26Y78         FDRE                                         r  rR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.973 r  rR_reg[24]/Q
                         net (fo=1, routed)           2.074     5.047    R_OBUF[24]
    J23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.869     5.916 r  R_OBUF[24]_inst/O
                         net (fo=0)                   0.000     5.916    R[24]
    J23                                                               r  R[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.012ns  (logic 0.967ns (32.094%)  route 2.045ns (67.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.815ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.648     2.900    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.979 r  rR_reg[22]/Q
                         net (fo=1, routed)           2.045     5.024    R_OBUF[22]
    G24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.888     5.912 r  R_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.912    R[22]
    G24                                                               r  R[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.016ns  (logic 0.965ns (32.005%)  route 2.051ns (67.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.643ns (routing 0.815ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.643     2.895    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.974 r  rR_reg[17]/Q
                         net (fo=1, routed)           2.051     5.025    R_OBUF[17]
    F25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     5.911 r  R_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.911    R[17]
    F25                                                               r  R[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.009ns  (logic 0.951ns (31.614%)  route 2.058ns (68.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.815ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.648     2.900    clk_IBUF_BUFG
    SLICE_X26Y77         FDRE                                         r  rR_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.979 r  rR_reg[20]/Q
                         net (fo=1, routed)           2.058     5.037    R_OBUF[20]
    H23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.872     5.909 r  R_OBUF[20]_inst/O
                         net (fo=0)                   0.000     5.909    R[20]
    H23                                                               r  R[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.022ns  (logic 0.965ns (31.944%)  route 2.057ns (68.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.630ns (routing 0.815ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.630     2.883    clk_IBUF_BUFG
    SLICE_X26Y83         FDRE                                         r  rR_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.962 r  rR_reg[69]/Q
                         net (fo=1, routed)           2.057     5.019    R_OBUF[69]
    AB26                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     5.905 r  R_OBUF[69]_inst/O
                         net (fo=0)                   0.000     5.905    R[69]
    AB26                                                              r  R[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.024ns  (logic 0.952ns (31.482%)  route 2.072ns (68.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.815ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.224    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.252 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.627     2.880    clk_IBUF_BUFG
    SLICE_X26Y81         FDRE                                         r  rR_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.959 r  rR_reg[49]/Q
                         net (fo=1, routed)           2.072     5.031    R_OBUF[49]
    G22                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.873     5.904 r  R_OBUF[49]_inst/O
                         net (fo=0)                   0.000     5.904    R[49]
    G22                                                               r  R[49] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rR_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.401ns (39.081%)  route 0.625ns (60.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.448ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.906     1.368    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.407 r  rR_reg[100]/Q
                         net (fo=1, routed)           0.625     2.032    R_OBUF[100]
    V24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.362     2.394 r  R_OBUF[100]_inst/O
                         net (fo=0)                   0.000     2.394    R[100]
    V24                                                               r  R[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.410ns (38.627%)  route 0.651ns (61.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.448ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.906     1.368    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.407 r  rR_reg[102]/Q
                         net (fo=1, routed)           0.651     2.058    R_OBUF[102]
    V23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.371     2.429 r  R_OBUF[102]_inst/O
                         net (fo=0)                   0.000     2.429    R[102]
    V23                                                               r  R[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.074ns  (logic 0.413ns (38.426%)  route 0.661ns (61.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.902ns (routing 0.448ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.902     1.364    clk_IBUF_BUFG
    SLICE_X26Y88         FDRE                                         r  rR_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.403 r  rR_reg[105]/Q
                         net (fo=1, routed)           0.661     2.064    R_OBUF[105]
    W26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.374     2.437 r  R_OBUF[105]_inst/O
                         net (fo=0)                   0.000     2.437    R[105]
    W26                                                               r  R[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[92]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.406ns (37.634%)  route 0.673ns (62.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.900ns (routing 0.448ns, distribution 0.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.900     1.362    clk_IBUF_BUFG
    SLICE_X26Y86         FDRE                                         r  rR_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.401 r  rR_reg[92]/Q
                         net (fo=1, routed)           0.673     2.074    R_OBUF[92]
    U26                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.367     2.441 r  R_OBUF[92]_inst/O
                         net (fo=0)                   0.000     2.441    R[92]
    U26                                                               r  R[92] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[98]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.076ns  (logic 0.397ns (36.904%)  route 0.679ns (63.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.448ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.903     1.365    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.404 r  rR_reg[98]/Q
                         net (fo=1, routed)           0.679     2.083    R_OBUF[98]
    T24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.358     2.441 r  R_OBUF[98]_inst/O
                         net (fo=0)                   0.000     2.441    R[98]
    T24                                                               r  R[98] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[99]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.398ns (36.805%)  route 0.683ns (63.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.448ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.903     1.365    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.404 r  rR_reg[99]/Q
                         net (fo=1, routed)           0.683     2.087    R_OBUF[99]
    U24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.359     2.446 r  R_OBUF[99]_inst/O
                         net (fo=0)                   0.000     2.446    R[99]
    U24                                                               r  R[99] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.409ns (37.963%)  route 0.669ns (62.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.448ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.906     1.368    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.407 r  rR_reg[103]/Q
                         net (fo=1, routed)           0.669     2.076    R_OBUF[103]
    W23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.370     2.446 r  R_OBUF[103]_inst/O
                         net (fo=0)                   0.000     2.446    R[103]
    W23                                                               r  R[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[125]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.092ns  (logic 0.404ns (36.999%)  route 0.688ns (63.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.448ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.903     1.365    clk_IBUF_BUFG
    SLICE_X26Y90         FDRE                                         r  rR_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.404 r  rR_reg[125]/Q
                         net (fo=1, routed)           0.688     2.092    R_OBUF[125]
    N26                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.365     2.457 r  R_OBUF[125]_inst/O
                         net (fo=0)                   0.000     2.457    R[125]
    N26                                                               r  R[125] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[110]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 0.413ns (37.866%)  route 0.678ns (62.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.448ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.905     1.367    clk_IBUF_BUFG
    SLICE_X26Y88         FDRE                                         r  rR_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.406 r  rR_reg[110]/Q
                         net (fo=1, routed)           0.678     2.084    R_OBUF[110]
    Y22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     2.458 r  R_OBUF[110]_inst/O
                         net (fo=0)                   0.000     2.458    R[110]
    Y22                                                               r  R[110] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rR_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            R[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.090ns  (logic 0.400ns (36.713%)  route 0.690ns (63.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.448ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.445    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.462 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        0.906     1.368    clk_IBUF_BUFG
    SLICE_X26Y87         FDRE                                         r  rR_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.407 r  rR_reg[101]/Q
                         net (fo=1, routed)           0.690     2.097    R_OBUF[101]
    W24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.361     2.458 r  R_OBUF[101]_inst/O
                         net (fo=0)                   0.000     2.458    R[101]
    W24                                                               r  R[101] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk1

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[6]
                            (input port)
  Destination:            B0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.919ns  (logic 0.509ns (17.440%)  route 2.410ns (82.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.434ns (routing 0.741ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C23                                               0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[6]_inst/I
    C23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.509     0.509 r  B_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    B_IBUF[6]_inst/OUT
    C23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.509 r  B_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.410     2.919    B_IBUF[6]
    SLICE_X16Y88         FDRE                                         r  B0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.434     2.140    clk_IBUF_BUFG
    SLICE_X16Y88         FDRE                                         r  B0_reg[6]/C

Slack:                    inf
  Source:                 A[45]
                            (input port)
  Destination:            A2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.006ns (34.494%)  route 1.910ns (65.506%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.741ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  A[45] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[45]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  A_IBUF[45]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    A_IBUF[45]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  A_IBUF[45]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.910     2.916    A_IBUF[45]
    SLICE_X32Y93         FDRE                                         r  A2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.504     2.210    clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  A2_reg[13]/C

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            B0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.506ns (17.406%)  route 2.399ns (82.594%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.434ns (routing 0.741ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[5]_inst/I
    B21                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.506     0.506 r  B_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.506    B_IBUF[5]_inst/OUT
    B21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.506 r  B_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.399     2.905    B_IBUF[5]
    SLICE_X16Y88         FDRE                                         r  B0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.434     2.140    clk_IBUF_BUFG
    SLICE_X16Y88         FDRE                                         r  B0_reg[5]/C

Slack:                    inf
  Source:                 A[47]
                            (input port)
  Destination:            A2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 1.018ns (35.089%)  route 1.883ns (64.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.504ns (routing 0.741ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  A[47] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[47]_inst/I
    A12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 r  A_IBUF[47]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    A_IBUF[47]_inst/OUT
    A12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 r  A_IBUF[47]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.883     2.901    A_IBUF[47]
    SLICE_X32Y93         FDRE                                         r  A2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.504     2.210    clk_IBUF_BUFG
    SLICE_X32Y93         FDRE                                         r  A2_reg[15]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            B0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.519ns (18.015%)  route 2.362ns (81.985%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.741ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A24                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[2]_inst/I
    A24                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.519     0.519 r  B_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    B_IBUF[2]_inst/OUT
    A24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.519 r  B_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.362     2.881    B_IBUF[2]
    SLICE_X18Y86         FDRE                                         r  B0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.445     2.152    clk_IBUF_BUFG
    SLICE_X18Y86         FDRE                                         r  B0_reg[2]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            B0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.519ns (18.005%)  route 2.362ns (81.995%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.741ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A25                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[3]_inst/I
    A25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.519     0.519 r  B_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.519    B_IBUF[3]_inst/OUT
    A25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.519 r  B_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.362     2.881    B_IBUF[3]
    SLICE_X18Y86         FDRE                                         r  B0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.445     2.152    clk_IBUF_BUFG
    SLICE_X18Y86         FDRE                                         r  B0_reg[3]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            B0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.500ns (17.467%)  route 2.362ns (82.533%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.434ns (routing 0.741ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  B_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    B_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  B_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.362     2.862    B_IBUF[1]
    SLICE_X16Y88         FDRE                                         r  B0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.434     2.140    clk_IBUF_BUFG
    SLICE_X16Y88         FDRE                                         r  B0_reg[1]/C

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            B0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.498ns (17.392%)  route 2.364ns (82.608%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.445ns (routing 0.741ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[0]_inst/I
    C22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 r  B_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    B_IBUF[0]_inst/OUT
    C22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  B_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.862    B_IBUF[0]
    SLICE_X18Y86         FDRE                                         r  B0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.445     2.152    clk_IBUF_BUFG
    SLICE_X18Y86         FDRE                                         r  B0_reg[0]/C

Slack:                    inf
  Source:                 A[51]
                            (input port)
  Destination:            A3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.849ns  (logic 1.006ns (35.317%)  route 1.843ns (64.683%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.741ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  A[51] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[51]_inst/I
    C13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  A_IBUF[51]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    A_IBUF[51]_inst/OUT
    C13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  A_IBUF[51]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.843     2.849    A_IBUF[51]
    SLICE_X29Y92         FDRE                                         r  A3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.497     2.203    clk_IBUF_BUFG
    SLICE_X29Y92         FDRE                                         r  A3_reg[3]/C

Slack:                    inf
  Source:                 B[10]
                            (input port)
  Destination:            B0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 0.516ns (18.237%)  route 2.313ns (81.763%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.439ns (routing 0.741ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A22                                               0.000     0.000 r  B[10] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[10]_inst/I
    A22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.516     0.516 r  B_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.516    B_IBUF[10]_inst/OUT
    A22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.516 r  B_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.313     2.829    B_IBUF[10]
    SLICE_X18Y87         FDRE                                         r  B0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.513     0.513 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.513 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.682    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.706 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.439     2.145    clk_IBUF_BUFG
    SLICE_X18Y87         FDRE                                         r  B0_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[18]
                            (input port)
  Destination:            A1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.148ns (20.626%)  route 0.570ns (79.374%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.025ns (routing 0.501ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  A[18] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[18]_inst/I
    Y17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  A_IBUF[18]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    A_IBUF[18]_inst/OUT
    Y17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  A_IBUF[18]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.570     0.718    A_IBUF[18]
    SLICE_X18Y77         FDRE                                         r  A1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.025     1.799    clk_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  A1_reg[2]/C

Slack:                    inf
  Source:                 A[23]
                            (input port)
  Destination:            A1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.154ns (21.319%)  route 0.569ns (78.681%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.501ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  A[23] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[23]_inst/I
    AB20                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.154     0.154 r  A_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.154    A_IBUF[23]_inst/OUT
    AB20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.154 r  A_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.569     0.723    A_IBUF[23]
    SLICE_X19Y80         FDRE                                         r  A1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.023     1.798    clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  A1_reg[7]/C

Slack:                    inf
  Source:                 A[16]
                            (input port)
  Destination:            A1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.161ns (22.162%)  route 0.564ns (77.838%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.501ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  A[16] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[16]_inst/I
    Y18                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.161     0.161 r  A_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.161    A_IBUF[16]_inst/OUT
    Y18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.161 r  A_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.564     0.725    A_IBUF[16]
    SLICE_X17Y77         FDRE                                         r  A1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.028     1.802    clk_IBUF_BUFG
    SLICE_X17Y77         FDRE                                         r  A1_reg[0]/C

Slack:                    inf
  Source:                 A[20]
                            (input port)
  Destination:            A1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.158ns (21.756%)  route 0.568ns (78.244%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.025ns (routing 0.501ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  A[20] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[20]_inst/I
    AB17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.158     0.158 r  A_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.158    A_IBUF[20]_inst/OUT
    AB17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.158 r  A_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.568     0.726    A_IBUF[20]
    SLICE_X18Y77         FDRE                                         r  A1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.025     1.799    clk_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  A1_reg[4]/C

Slack:                    inf
  Source:                 A[22]
                            (input port)
  Destination:            A1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.152ns (20.906%)  route 0.576ns (79.094%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.025ns (routing 0.501ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  A[22] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[22]_inst/I
    AA20                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.152     0.152 r  A_IBUF[22]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.152    A_IBUF[22]_inst/OUT
    AA20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.152 r  A_IBUF[22]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.576     0.728    A_IBUF[22]
    SLICE_X18Y77         FDRE                                         r  A1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.025     1.799    clk_IBUF_BUFG
    SLICE_X18Y77         FDRE                                         r  A1_reg[6]/C

Slack:                    inf
  Source:                 A[25]
                            (input port)
  Destination:            A1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.139ns (18.892%)  route 0.595ns (81.108%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.027ns (routing 0.501ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB19                                              0.000     0.000 r  A[25] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[25]_inst/I
    AB19                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.139     0.139 r  A_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.139    A_IBUF[25]_inst/OUT
    AB19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.139 r  A_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.595     0.734    A_IBUF[25]
    SLICE_X19Y80         FDRE                                         r  A1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.027     1.802    clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  A1_reg[9]/C

Slack:                    inf
  Source:                 A[26]
                            (input port)
  Destination:            A1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.136ns (18.167%)  route 0.614ns (81.833%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.501ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  A[26] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[26]_inst/I
    Y20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.136     0.136 r  A_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.136    A_IBUF[26]_inst/OUT
    Y20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.136 r  A_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.614     0.750    A_IBUF[26]
    SLICE_X17Y77         FDRE                                         r  A1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.028     1.802    clk_IBUF_BUFG
    SLICE_X17Y77         FDRE                                         r  A1_reg[10]/C

Slack:                    inf
  Source:                 B[43]
                            (input port)
  Destination:            B2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.338ns (45.021%)  route 0.413ns (54.979%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.501ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA13                                              0.000     0.000 r  B[43] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[43]_inst/I
    AA13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.338     0.338 r  B_IBUF[43]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    B_IBUF[43]_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.338 r  B_IBUF[43]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.413     0.751    B_IBUF[43]
    SLICE_X32Y83         FDRE                                         r  B2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.079     1.854    clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  B2_reg[11]/C

Slack:                    inf
  Source:                 B[40]
                            (input port)
  Destination:            B2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.317ns (42.142%)  route 0.435ns (57.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.079ns (routing 0.501ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W12                                               0.000     0.000 r  B[40] (IN)
                         net (fo=0)                   0.000     0.000    B_IBUF[40]_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.317     0.317 r  B_IBUF[40]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    B_IBUF[40]_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.317 r  B_IBUF[40]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.752    B_IBUF[40]
    SLICE_X32Y83         FDRE                                         r  B2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.079     1.854    clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  B2_reg[8]/C

Slack:                    inf
  Source:                 A[24]
                            (input port)
  Destination:            A1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk1  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.135ns (17.941%)  route 0.617ns (82.059%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.027ns (routing 0.501ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA19                                              0.000     0.000 r  A[24] (IN)
                         net (fo=0)                   0.000     0.000    A_IBUF[24]_inst/I
    AA19                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.135     0.135 r  A_IBUF[24]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.135    A_IBUF[24]_inst/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.135 r  A_IBUF[24]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.617     0.752    A_IBUF[24]
    SLICE_X19Y80         FDRE                                         r  A1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1 rise edge)       0.000     0.000 r  
    E11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.642     0.642 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.642    clk_IBUF_inst/OUT
    E11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.642 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.755    clk_IBUF
    BUFGCE_HDIO_X0Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.774 r  clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=1184, routed)        1.027     1.802    clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  A1_reg[8]/C





