#-----------------------------------------------------------
# Vivado v2021.2.1 (64-bit)
# SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
# IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
# Start of session at: Thu Apr 28 17:56:29 2022
# Process ID: 5604
# Current directory: C:/Users/J/Desktop/FPGA FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15036 C:\Users\J\Desktop\FPGA FinalProject\FinalProject.xpr
# Log file: C:/Users/J/Desktop/FPGA FinalProject/vivado.log
# Journal file: C:/Users/J/Desktop/FPGA FinalProject\vivado.jou
# Running On: DESKTOP-QTVT23F, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/J/Desktop/FPGA FinalProject/FinalProject.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ZZ_Top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/J/Desktop/FPGA FinalProject/src-vhdl/oled_test.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/J/Desktop/FPGA FinalProject/FinalProject.srcs/sources_1/new/wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/J/Desktop/FPGA FinalProject/FinalProject.srcs/sources_1/new/wrapper.vhd}}
