
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.29

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.23

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.23

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.67 source latency dp.pcreg.q[4]$_DFF_PP0_/CLK ^
  -0.77 target latency dp.rf.rf[1][11]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.10 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[25]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[25]$_DFF_PP0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.33    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.73    0.36    0.32    0.50 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.36    0.00    0.50 ^ clkbuf_leaf_23_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    21    0.24    0.12    0.21    0.71 ^ clkbuf_leaf_23_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_23_clk (net)
                  0.12    0.00    0.71 ^ dp.pcreg.q[25]$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.71   clock reconvergence pessimism
                          0.25    0.96   library removal time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  1.41   slack (MET)


Startpoint: dp.rf.rf[0][21]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.33    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    13    0.92    0.44    0.37    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.44    0.00    0.55 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.23    0.12    0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.12    0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    1.16 v dp.rf.rf[0][21]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dp.rf.rf[0][21] (net)
                  0.07    0.00    1.16 v _08486_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.00    0.05    0.12    1.27 v _08486_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         _00016_ (net)
                  0.05    0.00    1.27 v dp.rf.rf[0][21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.27   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.17    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.33    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    13    0.92    0.44    0.37    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.44    0.00    0.55 ^ clkbuf_leaf_16_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    30    0.23    0.12    0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_16_clk (net)
                  0.12    0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.77   clock reconvergence pessimism
                          0.09    0.86   library hold time
                                  0.86   data required time
-----------------------------------------------------------------------------
                                  0.86   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.33    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.32    0.30   10.48 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.32    0.00   10.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.21    0.10    0.19   10.67 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                          0.12   10.79   library recovery time
                                 10.79   data required time
-----------------------------------------------------------------------------
                                 10.79   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)


Startpoint: instr[23] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v instr[23] (in)
                                         instr[23] (net)
                  0.00    0.00    2.00 v input12/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.15    0.18    0.20    2.20 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.18    0.00    2.20 v _05217_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     6    0.16    0.18    0.14    2.34 ^ _05217_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _01042_ (net)
                  0.18    0.00    2.34 ^ _05586_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.34    0.23    0.25    2.59 ^ _05586_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01398_ (net)
                  0.23    0.00    2.59 ^ _05885_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.27    0.45    0.30    2.88 v _05885_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01677_ (net)
                  0.45    0.00    2.88 v _06804_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.30    3.18 v _06804_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _02513_ (net)
                  0.08    0.00    3.18 v _06805_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.09    0.18    3.36 v _06805_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02514_ (net)
                  0.09    0.00    3.36 v _06806_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     4    0.13    0.69    0.29    3.65 ^ _06806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _02515_ (net)
                  0.69    0.00    3.65 ^ _06807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.04    0.21    0.14    3.79 v _06807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _02516_ (net)
                  0.21    0.00    3.79 v _06808_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.04 v _06808_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02517_ (net)
                  0.09    0.00    4.04 v _06809_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.35    4.39 ^ _06809_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05017_ (net)
                  0.13    0.00    4.39 ^ _10353_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.17    0.37    4.76 v _10353_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05019_ (net)
                  0.17    0.00    4.76 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.15    4.90 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02952_ (net)
                  0.22    0.00    4.90 ^ _07291_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.18    0.14    5.04 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02954_ (net)
                  0.18    0.00    5.04 v _07292_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.10    0.41    0.26    5.30 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02955_ (net)
                  0.41    0.00    5.30 ^ _07294_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.22    0.15    5.44 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02957_ (net)
                  0.22    0.00    5.44 v _07862_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.28    0.22    5.66 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03505_ (net)
                  0.28    0.00    5.66 ^ _07964_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     1    0.07    0.27    0.19    5.85 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03603_ (net)
                  0.27    0.00    5.85 v _07965_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.08    0.56    0.39    6.23 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    6.23 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.07    0.28    0.14    6.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.28    0.00    6.38 v _08062_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.05    0.49    0.36    6.74 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.49    0.00    6.74 ^ _08146_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.24    0.15    6.89 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03777_ (net)
                  0.24    0.00    6.89 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.38    7.26 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.09    0.00    7.26 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.18    0.10    7.36 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.18    0.00    7.36 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    7.54 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net80 (net)
                  0.06    0.00    7.54 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    8.23 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.15    0.00    8.23 v aluout[27] (out)
                                  8.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by clk)
Endpoint: dp.pcreg.q[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.01    0.00    0.00    2.00 v reset (in)
                                         reset (net)
                  0.00    0.00    2.00 v input60/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.11    0.21    0.21    2.21 v input60/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net60 (net)
                  0.21    0.00    2.21 v _08240_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
    32    0.43    0.19    0.16    2.37 ^ _08240_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_20)
                                         _00000_ (net)
                  0.19    0.00    2.37 ^ dp.pcreg.q[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.17    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.33    0.17    0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.17    0.00   10.18 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     8    0.65    0.32    0.30   10.48 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.32    0.00   10.48 ^ clkbuf_leaf_25_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.21    0.10    0.19   10.67 ^ clkbuf_leaf_25_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_25_clk (net)
                  0.10    0.00   10.67 ^ dp.pcreg.q[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                          0.12   10.79   library recovery time
                                 10.79   data required time
-----------------------------------------------------------------------------
                                 10.79   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  8.42   slack (MET)


Startpoint: instr[23] (input port clocked by clk)
Endpoint: aluout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
     1    0.02    0.00    0.00    2.00 v instr[23] (in)
                                         instr[23] (net)
                  0.00    0.00    2.00 v input12/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.15    0.18    0.20    2.20 v input12/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net12 (net)
                  0.18    0.00    2.20 v _05217_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     6    0.16    0.18    0.14    2.34 ^ _05217_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _01042_ (net)
                  0.18    0.00    2.34 ^ _05586_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.34    0.23    0.25    2.59 ^ _05586_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         _01398_ (net)
                  0.23    0.00    2.59 ^ _05885_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.27    0.45    0.30    2.88 v _05885_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _01677_ (net)
                  0.45    0.00    2.88 v _06804_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.30    3.18 v _06804_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _02513_ (net)
                  0.08    0.00    3.18 v _06805_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.09    0.18    3.36 v _06805_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _02514_ (net)
                  0.09    0.00    3.36 v _06806_/C (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     4    0.13    0.69    0.29    3.65 ^ _06806_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _02515_ (net)
                  0.69    0.00    3.65 ^ _06807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.04    0.21    0.14    3.79 v _06807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _02516_ (net)
                  0.21    0.00    3.79 v _06808_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.04 v _06808_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _02517_ (net)
                  0.09    0.00    4.04 v _06809_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.13    0.35    4.39 ^ _06809_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _05017_ (net)
                  0.13    0.00    4.39 ^ _10353_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.06    0.17    0.37    4.76 v _10353_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _05019_ (net)
                  0.17    0.00    4.76 v _07289_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.15    4.90 ^ _07289_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _02952_ (net)
                  0.22    0.00    4.90 ^ _07291_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.03    0.18    0.14    5.04 v _07291_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _02954_ (net)
                  0.18    0.00    5.04 v _07292_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.10    0.41    0.26    5.30 ^ _07292_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _02955_ (net)
                  0.41    0.00    5.30 ^ _07294_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     2    0.06    0.22    0.15    5.44 v _07294_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _02957_ (net)
                  0.22    0.00    5.44 v _07862_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.28    0.22    5.66 ^ _07862_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _03505_ (net)
                  0.28    0.00    5.66 ^ _07964_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     1    0.07    0.27    0.19    5.85 v _07964_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _03603_ (net)
                  0.27    0.00    5.85 v _07965_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.08    0.56    0.39    6.23 ^ _07965_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _03604_ (net)
                  0.56    0.00    6.23 ^ _08012_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     5    0.07    0.28    0.14    6.38 v _08012_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _03649_ (net)
                  0.28    0.00    6.38 v _08062_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.05    0.49    0.36    6.74 ^ _08062_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _03697_ (net)
                  0.49    0.00    6.74 ^ _08146_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     2    0.05    0.24    0.15    6.89 v _08146_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _03777_ (net)
                  0.24    0.00    6.89 v _08147_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.38    7.26 ^ _08147_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _03778_ (net)
                  0.09    0.00    7.26 ^ _08151_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.18    0.10    7.36 v _08151_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _03782_ (net)
                  0.18    0.00    7.36 v _08152_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    7.54 v _08152_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net80 (net)
                  0.06    0.00    7.54 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    8.23 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         aluout[27] (net)
                  0.15    0.00    8.23 v aluout[27] (out)
                                  8.23   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.2921448945999146

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4615

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.20519892871379852

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9198

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[2][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[5][30]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.36    0.54 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.21    0.75 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.75 ^ dp.rf.rf[2][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.45    1.19 v dp.rf.rf[2][2]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.30    1.50 v _07131_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.22    1.72 v _07132_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.26    1.98 v _07136_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.34    2.32 ^ _07137_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
   0.18    2.51 ^ _07140_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.21    2.72 v _07141_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.19    2.91 v _07143_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.34    3.25 ^ _07145_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.40    3.66 v _10365_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.17    3.82 ^ _07299_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    3.98 v _07301_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    4.16 ^ _07302_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.18    4.35 v _07305_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.43    4.77 ^ _07308_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
   0.16    4.93 v _07314_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.31    5.24 ^ _07328_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.17    5.41 v _07340_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.20    5.61 ^ _08215_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.10    5.71 v _08217_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.26    5.97 v _08218_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.32    6.29 ^ _08219_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.18    6.48 v _08921_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.32    6.80 ^ _08926_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.30    7.09 ^ _08927_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
   0.17    7.26 ^ _10074_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    7.26 ^ dp.rf.rf[5][30]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           7.26   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.30   10.48 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.20   10.68 ^ clkbuf_leaf_27_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.68 ^ dp.rf.rf[5][30]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.68   clock reconvergence pessimism
  -0.10   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -7.26   data arrival time
---------------------------------------------------------
           3.31   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dp.rf.rf[0][21]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: dp.rf.rf[0][21]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.37    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.39    1.16 v dp.rf.rf[0][21]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.12    1.27 v _08486_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    1.27 v dp.rf.rf[0][21]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.27   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.37    0.55 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.22    0.77 ^ clkbuf_leaf_16_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.77 ^ dp.rf.rf[0][21]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.77   clock reconvergence pessimism
   0.09    0.86   library hold time
           0.86   data required time
---------------------------------------------------------
           0.86   data required time
          -1.27   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.6736

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.7062

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.2263

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.2263

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-2.750933

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-01   9.49e-03   6.27e-07   1.19e-01  30.8%
Combinational          1.07e-01   7.35e-02   1.66e-06   1.80e-01  46.7%
Clock                  5.00e-02   3.69e-02   1.14e-07   8.68e-02  22.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-01   1.20e-01   2.40e-06   3.86e-01 100.0%
                          69.0%      31.0%       0.0%
