# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -lib xil_defaultlib tb_opt 
# Start time: 10:36:28 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'o_csr_addr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_decode.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/cpu/decode File: ../../../../../src/serv_1.2.1/rtl/serv_top.v Line: 206
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 10:52:37 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 10:52:37 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 10:52:37 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 10:52:37 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 10:52:37 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:52:37 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 10:52:37 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 19 design-units (out of 22) may be reused.
# Optimizing 3 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(206): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 51, found 50.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(206): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 10:52:38 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 10:52:39 on Jul 17,2023, Elapsed time: 0:16:11
# Errors: 0, Warnings: 1
# vsim -lib xil_defaultlib tb_opt 
# Start time: 10:52:39 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# 1
# 1
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:45:09 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Compiling module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 11:45:09 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:45:09 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 11:45:09 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:45:09 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:45:09 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:45:09 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module serv_rf_ram(fast)
# Optimized design name is tb_opt
# End time: 11:45:10 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:45:11 on Jul 17,2023, Elapsed time: 0:52:32
# Errors: 0, Warnings: 0
# vsim -lib xil_defaultlib tb_opt 
# Start time: 11:45:11 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/cpu/rf_ram/half_waddr'.
# Error in macro ./mysim.do line 384
# ** UI-Msg: (vish-4014) No objects found matching '/tb/udt/cpu/rf_ram/half_waddr'.
#     while executing
# "add wave -group serv -group serv_rf_ram -radix binary 	sim:/tb/udt/cpu/rf_ram/i_clk"
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:46:52 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 11:46:52 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:46:52 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 11:46:52 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:46:52 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:46:53 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 11:46:53 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 11:46:53 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:46:54 on Jul 17,2023, Elapsed time: 0:01:43
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 11:46:54 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:44 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Compiling module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 16:52:44 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:44 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:52:44 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:44 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:52:44 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:52:44 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 18 design-units (out of 22) may be reused.
# Optimizing 4 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(206): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 51, found 50.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(206): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# -- Optimizing module serv_csr(fast)
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 16:52:45 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 16:52:45 on Jul 17,2023, Elapsed time: 5:05:51
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:52:45 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:56:53 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 16:56:53 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:56:53 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:56:53 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:56:53 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:56:54 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:56:54 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 16:56:54 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:56:55 on Jul 17,2023, Elapsed time: 0:04:10
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:56:55 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:58:20 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 16:58:20 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:58:20 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 16:58:20 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:58:20 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:58:20 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 16:58:20 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 16:58:21 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:58:22 on Jul 17,2023, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 16:58:22 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:09:09 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 17:09:09 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:09:09 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:09:10 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:09:10 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:09:10 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:09:10 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 17:09:10 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:11 on Jul 17,2023, Elapsed time: 0:10:49
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 17:09:11 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:33:48 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 17:33:48 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:33:48 on Jul 17,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 17:33:48 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:33:48 on Jul 17,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:33:48 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 17:33:48 on Jul 17,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 17:33:49 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:33:50 on Jul 17,2023, Elapsed time: 0:24:39
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 17:33:50 on Jul 17,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 119
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
# End time: 18:29:10 on Jul 17,2023, Elapsed time: 0:55:20
# Errors: 0, Warnings: 2
