// Seed: 3304291254
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6
);
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd94,
    parameter id_4 = 32'd46
) (
    input wor _id_0,
    output tri id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 _id_4
);
  wire [ id_0 : 1] id_6;
  wire [id_4 : -1] id_7;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
