{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@69:79@HdlIdDef", "\n//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_intr_monitor/axi_intr_monitor.v@70:80", "//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@123:133", "  // internal registers\n\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@122:132", "\n  // internal registers\n\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@124:134", "\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[74, "reg     [31:0]  up_rdata                    = 'd0;\n"]], "Add": []}}