INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahmetenesturan/Projects/SSTU/Deney6/Deney6.srcs/sources_1/new/fsm3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahmetenesturan/Projects/SSTU/Deney6/Deney6.srcs/sim_1/new/fsm3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm3_tb
