-- controller
library IEEE;
library numeric_std;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use numeric_std.all;


entity regtemp is
  port ( rst   : in STD_LOGIC;
         start : in STD_LOGIC;
         clk   : in STD_LOGIC;       
         imm   : out std_logic_vector(3 downto 0);
			OP: out std_logic_vector(3 downto 0) --CONTEM A INSTRUCAO PARA O DP
			-- you will need to add more ports here as design grows
       );
end ctrl;

architecture regtemp of regtemp is
 begin
			
end regtemp;