$date
	Wed Sep 20 03:55:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 2 & count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#5
b11 &
b11 !
1#
1%
#10
0#
0%
#20
b10 &
b10 !
1"
1$
#25
0"
0$
#35
b1 &
b1 !
1"
1$
#40
0"
0$
#50
b0 &
b0 !
1"
1$
#55
0"
0$
#65
b11 &
b11 !
1"
1$
#70
0"
0$
