Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: morse_code_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "morse_code_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "morse_code_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : morse_code_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\wait_timer.v" into library work
Parsing module <wait_timer>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\letter_sm.v" into library work
Parsing module <letter_sm>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\vga_morse.v" into library work
Parsing module <vga_demo>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" into library work
Parsing module <ee201_debouncer>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\dot_dash.v" into library work
Parsing module <dot_dash>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" into library work
Parsing module <calibration>.
Analyzing Verilog file "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" into library work
Parsing module <morse_code_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <morse_code_top>.

Elaborating module <BUFGP>.

Elaborating module <ee201_debouncer(N_dc=25)>.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 137: Result of 32-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 154: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 167: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 172: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 185: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 190: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v" Line 222: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <calibration>.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" Line 54: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" Line 67: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" Line 85: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v" Line 115: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <dot_dash>.

Elaborating module <wait_timer>.

Elaborating module <letter_sm>.

Elaborating module <vga_demo>.

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\vga_morse.v" Line 21: Assignment to start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\vga_morse.v" Line 32: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" Line 142: Size mismatch in connection of port <letter_code>. Formal port size is 1-bit while actual signal size is 26-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" Line 160: Assignment to SSD1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" Line 161: Assignment to SSD2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" Line 162: Assignment to SSD3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" Line 185: Assignment to ssdscan_clk ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <morse_code_top>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v".
WARNING:Xst:647 - Input <BtnR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 129: Output port <CCEN> of the instance <ee201_debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <T_count1> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <T_count2> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <T_count3> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <state> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <dot_cnt> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 133: Output port <dash_cnt> of the instance <calibration_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\morse_code_top.v" line 137: Output port <I> of the instance <wait_timer_1> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <DIV_CLK>.
    Found 27-bit adder for signal <DIV_CLK[26]_GND_1_o_add_1_OUT> created at line 116.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <morse_code_top> synthesized.

Synthesizing Unit <ee201_debouncer>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee201_debounce_DPB_SCEN_CCEN_MCEN.v".
        N_dc = 25
    Set property "fsm_encoding = user" for signal <state>.
    Found 6-bit register for signal <state>.
    Found 25-bit register for signal <debounce_count>.
    Found 4-bit register for signal <MCEN_count>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 5                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <debounce_count[24]_GND_3_o_add_2_OUT> created at line 154.
    Found 4-bit adder for signal <MCEN_count[3]_GND_3_o_add_5_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ee201_debouncer> synthesized.

Synthesizing Unit <calibration>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\calibration.v".
    Found 3-bit register for signal <dot_cnt>.
    Found 3-bit register for signal <dash_cnt>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <T_count1>.
    Found 32-bit register for signal <T_count2>.
    Found 32-bit register for signal <T_count3>.
    Found 32-bit register for signal <Timeout>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <T_count1[31]_GND_4_o_add_7_OUT> created at line 71.
    Found 32-bit adder for signal <T_count2[31]_GND_4_o_add_18_OUT> created at line 89.
    Found 3-bit adder for signal <dot_cnt[2]_GND_4_o_add_27_OUT> created at line 102.
    Found 32-bit adder for signal <T_count3[31]_GND_4_o_add_29_OUT> created at line 105.
    Found 3-bit adder for signal <dash_cnt[2]_GND_4_o_add_37_OUT> created at line 115.
    Found 32-bit adder for signal <n0129> created at line 119.
    Found 32-bit adder for signal <T_count1[31]_T_count3[31]_add_42_OUT> created at line 119.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 134 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <calibration> synthesized.

Synthesizing Unit <div_32u_2u>.
    Related source file is "".
    Found 34-bit adder for signal <GND_5_o_b[1]_add_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_5_o_b[1]_add_3_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[1]_add_5_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_59_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_61_OUT[31:0]> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_5_o_add_63_OUT[31:0]> created at line 0.
    Found 34-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 931 Multiplexer(s).
Unit <div_32u_2u> synthesized.

Synthesizing Unit <dot_dash>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\dot_dash.v".
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <S>.
    Found 1-bit register for signal <L>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <dot_dash> synthesized.

Synthesizing Unit <wait_timer>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\wait_timer.v".
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <T>.
    Found 32-bit register for signal <I>.
    Found 32-bit adder for signal <I[31]_GND_7_o_add_4_OUT> created at line 56.
    Found 32-bit comparator equal for signal <I[31]_Timeout[31]_equal_4_o> created at line 52
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <wait_timer> synthesized.

Synthesizing Unit <letter_sm>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\letter_sm.v".
    Found 26-bit register for signal <letter_code>.
    Found 26-bit register for signal <state>.
    Found 1-bit register for signal <Tclear>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 93                                             |
    | Inputs             | 5                                              |
    | Outputs            | 53                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000000000000                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <letter_sm> synthesized.

Synthesizing Unit <vga_demo>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\vga_morse.v".
WARNING:Xst:647 - Input <btnU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <letter_code> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <vga_r> equivalent to <vga_g> has been removed
    Found 28-bit register for signal <DIV_CLK>.
    Found 10-bit register for signal <tone1XStart>.
    Found 10-bit register for signal <tone1XEnd>.
    Found 10-bit register for signal <tone2XStart>.
    Found 10-bit register for signal <tone2XEnd>.
    Found 10-bit register for signal <tone3XStart>.
    Found 10-bit register for signal <tone3XEnd>.
    Found 10-bit register for signal <tone4XStart>.
    Found 10-bit register for signal <tone4XEnd>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_9_o_add_0_OUT> created at line 29.
    Found 10-bit comparator lessequal for signal <n0231> created at line 375
    Found 10-bit comparator lessequal for signal <n0233> created at line 375
    Found 10-bit comparator lessequal for signal <n0236> created at line 375
    Found 10-bit comparator lessequal for signal <n0239> created at line 375
    Found 10-bit comparator lessequal for signal <n0242> created at line 376
    Found 10-bit comparator lessequal for signal <n0245> created at line 376
    Found 10-bit comparator lessequal for signal <n0248> created at line 377
    Found 10-bit comparator lessequal for signal <n0251> created at line 377
    Found 10-bit comparator lessequal for signal <n0254> created at line 378
    Found 10-bit comparator lessequal for signal <n0257> created at line 378
    Found 10-bit comparator lessequal for signal <n0263> created at line 381
    Found 10-bit comparator lessequal for signal <n0265> created at line 381
    Found 10-bit comparator lessequal for signal <n0268> created at line 381
    Found 10-bit comparator lessequal for signal <n0271> created at line 381
    Found 10-bit comparator lessequal for signal <n0274> created at line 382
    Found 10-bit comparator lessequal for signal <n0277> created at line 382
    Found 10-bit comparator lessequal for signal <n0280> created at line 383
    Found 10-bit comparator lessequal for signal <n0283> created at line 383
    Found 10-bit comparator lessequal for signal <n0286> created at line 384
    Found 10-bit comparator lessequal for signal <n0289> created at line 384
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred 180 Multiplexer(s).
Unit <vga_demo> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "C:\Users\Chen\Documents\1USC\EE-254\ee254-morse-code\ee254l_project\hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_11_o_add_2_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_11_o_add_9_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_11_o_CounterX[9]_LessThan_16_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_11_o_LessThan_17_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_11_o_LessThan_21_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_11_o_LessThan_22_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 46
 10-bit adder                                          : 2
 25-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 36
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 33
 1-bit register                                        : 11
 10-bit register                                       : 10
 25-bit register                                       : 1
 26-bit register                                       : 1
 27-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 5
 4-bit register                                        : 1
# Comparators                                          : 58
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 20
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 31
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
# Multiplexers                                         : 1128
 1-bit 2-to-1 multiplexer                              : 934
 10-bit 2-to-1 multiplexer                             : 180
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <calibration>.
The following registers are absorbed into counter <T_count1>: 1 register on signal <T_count1>.
The following registers are absorbed into counter <T_count2>: 1 register on signal <T_count2>.
The following registers are absorbed into counter <T_count3>: 1 register on signal <T_count3>.
Unit <calibration> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

Synthesizing (advanced) Unit <morse_code_top>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
Unit <morse_code_top> synthesized (advanced).

Synthesizing (advanced) Unit <vga_demo>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
Unit <vga_demo> synthesized (advanced).

Synthesizing (advanced) Unit <wait_timer>.
The following registers are absorbed into counter <I>: 1 register on signal <I>.
Unit <wait_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 38
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 34
 4-bit adder                                           : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 27-bit up counter                                     : 1
 28-bit up counter                                     : 1
 32-bit up counter                                     : 4
# Registers                                            : 184
 Flip-Flops                                            : 184
# Comparators                                          : 58
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 20
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 31
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
# Multiplexers                                         : 1128
 1-bit 2-to-1 multiplexer                              : 934
 10-bit 2-to-1 multiplexer                             : 180
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <ee201_debouncer_1/FSM_0> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 111100 | 111100
 100000 | 100000
 101100 | 101100
 100100 | 100100
 101101 | 101101
 100001 | 100001
 100010 | 100010
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <calibration_1/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <letter_sm_1/FSM_2> on signal <state[1:27]> with one-hot encoding.
-----------------------------------------------------------
 State                      | Encoding
-----------------------------------------------------------
 00000000000000000000000000 | 000000000000000000000000001
 10000000000000000000000000 | 000000000000000000000000010
 01000000000000000000000000 | 000000000000000000000000100
 00100000000000000000000000 | 000000000000000000000001000
 00010000000000000000000000 | 000000000000000000000010000
 00001000000000000000000000 | 000000000000000000000100000
 00000100000000000000000000 | 000000000000000000001000000
 00000010000000000000000000 | 000000000000000000010000000
 00000001000000000000000000 | 000000000000000000100000000
 00000000100000000000000000 | 000000000000000001000000000
 00000000010000000000000000 | 000000000000000010000000000
 00000000001000000000000000 | 000000000000000100000000000
 00000000000100000000000000 | 000000000000001000000000000
 00000000000010000000000000 | 000000000000010000000000000
 00000000000001000000000000 | 000000000000100000000000000
 00000000000000100000000000 | 000000000001000000000000000
 00000000000000010000000000 | 000000000010000000000000000
 00000000000000001000000000 | 000000000100000000000000000
 00000000000000000100000000 | 000000001000000000000000000
 00000000000000000010000000 | 000000010000000000000000000
 00000000000000000001000000 | 000000100000000000000000000
 00000000000000000000100000 | 000001000000000000000000000
 00000000000000000000010000 | 000010000000000000000000000
 00000000000000000000001000 | 000100000000000000000000000
 00000000000000000000000100 | 001000000000000000000000000
 00000000000000000000000010 | 010000000000000000000000000
 00000000000000000000000001 | 100000000000000000000000000
-----------------------------------------------------------
WARNING:Xst:1710 - FF/Latch <tone2XStart_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XStart_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XStart_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XStart_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XEnd_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XEnd_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XEnd_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XEnd_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone3XEnd_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XStart_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XStart_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone4XEnd_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_4> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XStart_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_4> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone1XEnd_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XEnd_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XEnd_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XEnd_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XEnd_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XEnd_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tone2XStart_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:1710 - FF/Latch <Timeout_31> (without init value) has a constant value of 0 in block <calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <morse_code_top>.
INFO:Xst:2261 - The FF/Latch <tone1XStart_7> in Unit <vga_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <tone1XEnd_5> <tone1XEnd_7> 

Optimizing unit <morse_code_top> ...

Optimizing unit <ee201_debouncer> ...

Optimizing unit <vga_demo> ...
INFO:Xst:2261 - The FF/Latch <tone3XStart_4> in Unit <vga_demo> is equivalent to the following 6 FFs/Latches, which will be removed : <tone3XStart_5> <tone3XStart_6> <tone3XStart_8> <tone3XEnd_4> <tone3XEnd_7> <tone3XEnd_8> 
INFO:Xst:2261 - The FF/Latch <tone3XStart_1> in Unit <vga_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <tone3XEnd_1> <tone3XEnd_3> 
INFO:Xst:2261 - The FF/Latch <tone2XEnd_3> in Unit <vga_demo> is equivalent to the following 3 FFs/Latches, which will be removed : <tone2XEnd_4> <tone2XStart_2> <tone2XStart_8> 
INFO:Xst:2261 - The FF/Latch <tone2XEnd_1> in Unit <vga_demo> is equivalent to the following 7 FFs/Latches, which will be removed : <tone2XEnd_5> <tone2XStart_1> <tone2XStart_3> <tone2XStart_4> <tone2XStart_5> <tone2XStart_6> <tone2XStart_7> 
INFO:Xst:2261 - The FF/Latch <tone1XStart_1> in Unit <vga_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <tone1XEnd_1> <tone1XEnd_3> 
INFO:Xst:2261 - The FF/Latch <tone4XStart_1> in Unit <vga_demo> is equivalent to the following 3 FFs/Latches, which will be removed : <tone4XStart_3> <tone4XEnd_1> <tone4XEnd_4> 
INFO:Xst:2261 - The FF/Latch <tone4XStart_5> in Unit <vga_demo> is equivalent to the following 4 FFs/Latches, which will be removed : <tone4XStart_6> <tone4XStart_7> <tone4XStart_8> <tone4XEnd_9> 
INFO:Xst:2261 - The FF/Latch <tone4XStart_2> in Unit <vga_demo> is equivalent to the following 2 FFs/Latches, which will be removed : <tone4XStart_4> <tone4XEnd_3> 
INFO:Xst:2261 - The FF/Latch <tone3XStart_2> in Unit <vga_demo> is equivalent to the following FF/Latch, which will be removed : <tone3XStart_3> 
INFO:Xst:2261 - The FF/Latch <tone1XStart_2> in Unit <vga_demo> is equivalent to the following FF/Latch, which will be removed : <tone1XStart_3> 

Optimizing unit <hvsync_generator> ...

Optimizing unit <calibration> ...

Optimizing unit <dot_dash> ...

Optimizing unit <wait_timer> ...

Optimizing unit <letter_sm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block morse_code_top, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 347
 Flip-Flops                                            : 347

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : morse_code_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3936
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 35
#      LUT1                        : 212
#      LUT2                        : 40
#      LUT3                        : 281
#      LUT4                        : 181
#      LUT5                        : 755
#      LUT6                        : 938
#      MUXCY                       : 766
#      MUXF7                       : 40
#      VCC                         : 1
#      XORCY                       : 683
# FlipFlops/Latches                : 347
#      FD                          : 30
#      FDC                         : 83
#      FDCE                        : 161
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 16
#      FDRE                        : 55
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 10
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             347  out of  18224     1%  
 Number of Slice LUTs:                 2442  out of   9112    26%  
    Number used as Logic:              2442  out of   9112    26%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2563
   Number with an unused Flip Flop:    2216  out of   2563    86%  
   Number with an unused LUT:           121  out of   2563     4%  
   Number of fully used LUT-FF pairs:   226  out of   2563     8%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  46  out of    232    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
ClkPort                            | BUFGP                    | 310   |
VGA_1/DIV_CLK_21                   | NONE(VGA_1/tone4XStart_5)| 12    |
VGA_1/DIV_CLK_1                    | BUFG                     | 25    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 78.126ns (Maximum Frequency: 12.800MHz)
   Minimum input arrival time before clock: 6.967ns
   Maximum output required time after clock: 9.386ns
   Maximum combinational path delay: 6.333ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 78.126ns (frequency: 12.800MHz)
  Total number of paths / destination ports: 69731060449476282000000000000000000000000 / 512
-------------------------------------------------------------------------
Delay:               78.126ns (Levels of Logic = 154)
  Source:            calibration_1/T_count1_0 (FF)
  Destination:       calibration_1/Timeout_0 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: calibration_1/T_count1_0 to calibration_1/Timeout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.879  calibration_1/T_count1_0 (calibration_1/T_count1_0)
     LUT3:I0->O            1   0.205   0.580  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT)
     LUT4:I3->O            1   0.205   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_lut<0>1 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_lut<0>1)
     MUXCY:S->O            1   0.172   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_0 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>1)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_1 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>2)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_2 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>3)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_3 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>4)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_4 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>5)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_5 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>6)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_6 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>7)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_7 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>8)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_8 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>9)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_9 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>10)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_10 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>11)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_11 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>12)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_12 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>13)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_13 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>14)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_14 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>15)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_15 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>16)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_16 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>17)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_17 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>18)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_18 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>19)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_19 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>20)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_20 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>21)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_21 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>22)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_22 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>23)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_23 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>24)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_24 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>25)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_25 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>26)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>_26 (calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_cy<0>27)
     XORCY:CI->O          48   0.180   1.767  calibration_1/Madd_T_count1[31]_T_count3[31]_add_42_OUT_xor<0>_27 (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_9_OUT_cy<28>)
     LUT6:I2->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_15_OUT_cy<27>11_G (N2642)
     MUXF7:I1->O          14   0.140   0.958  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_15_OUT_cy<27>11 (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_15_OUT_cy<27>)
     LUT4:I3->O            9   0.205   1.174  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<24>1_SW01 (N16)
     LUT5:I0->O            1   0.203   0.580  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_431_o1211_SW0 (N514)
     LUT6:I5->O           21   0.205   1.218  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_431_o1211 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[29]_a[31]_MUX_402_o)
     LUT6:I4->O           18   0.203   1.049  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<23>1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<23>)
     MUXF7:S->O           24   0.148   1.173  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_463_o1181 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[26]_a[31]_MUX_437_o)
     LUT6:I5->O           11   0.205   0.883  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_21_OUT_cy<26>11 (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_21_OUT_cy<26>)
     LUT6:I5->O            1   0.205   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<22>16_SW30_F (N2613)
     MUXF7:I0->O           3   0.131   0.651  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<22>16_SW30 (N2360)
     LUT6:I5->O           19   0.205   1.072  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<21>11 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<21>1)
     LUT6:I5->O            4   0.205   0.684  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<21>15_SW19 (N2424)
     LUT6:I5->O            4   0.205   0.684  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_527_o1231_2 (calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_527_o12311)
     LUT6:I5->O            1   0.205   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<20>13_SW11_F (N2603)
     MUXF7:I0->O           1   0.131   0.684  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<20>13_SW11 (N1260)
     LUT6:I4->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_lut<27> (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_lut<27>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_cy<27> (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_cy<28> (calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_cy<28>)
     XORCY:CI->O          31   0.180   1.278  calibration_1/T_count1[31]_PWR_4_o_div_43/Madd_a[31]_GND_5_o_add_27_OUT_xor<29> (calibration_1/T_count1[31]_PWR_4_o_div_43/a[31]_GND_5_o_add_27_OUT<29>)
     LUT6:I5->O            9   0.205   0.830  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_591_o1211 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[29]_a[31]_MUX_562_o)
     LUT6:I5->O            7   0.205   0.774  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<18>21_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<18>211)
     LUT6:I5->O           21   0.205   1.114  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_623_o1201 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[28]_a[31]_MUX_595_o)
     LUT6:I5->O            5   0.205   0.715  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<17>22_SW0 (N1624)
     LUT6:I5->O            6   0.205   0.744  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<17>23_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<17>23)
     MUXF7:S->O            7   0.148   0.774  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<16>21_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<16>211)
     LUT6:I5->O           17   0.205   1.028  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<16>23_2 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<16>231)
     LUT6:I5->O           10   0.205   1.104  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<15>22_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<15>221)
     LUT6:I2->O            9   0.203   1.058  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_719_o1201 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[28]_a[31]_MUX_691_o)
     LUT6:I3->O            7   0.205   1.118  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<14>23_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<14>23)
     LUT6:I1->O            2   0.203   0.981  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<13>33_SW0_1 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<13>33_SW0)
     LUT6:I0->O            1   0.203   0.579  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<13>34_3 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<13>342)
     MUXF7:S->O           42   0.148   1.681  calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<12>31 (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<12>3)
     LUT6:I2->O            6   0.203   1.089  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_815_o171 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[16]_a[31]_MUX_799_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_lut<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          85   0.258   1.779  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<11>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<11>)
     LUT3:I2->O            4   0.205   1.028  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_847_o131 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[12]_a[31]_MUX_835_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          89   0.258   1.805  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<10>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<10>)
     LUT5:I4->O            3   0.205   0.995  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_879_o122 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[11]_a[31]_MUX_868_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O          71   0.258   1.687  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<9>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<9>)
     LUT5:I4->O            5   0.205   1.059  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_911_o111 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[10]_a[31]_MUX_901_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O          98   0.258   1.865  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<8>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<8>)
     LUT5:I4->O            3   0.205   0.995  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_943_o1311 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[9]_a[31]_MUX_934_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O          78   0.258   1.733  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<7>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<7>)
     LUT5:I4->O            5   0.205   1.059  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_975_o1301 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[8]_a[31]_MUX_967_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O         105   0.258   1.891  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<6>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<6>)
     LUT5:I4->O            3   0.205   0.995  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_1007_o1291 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[7]_a[31]_MUX_1000_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O          83   0.258   1.766  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<5>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<5>)
     LUT5:I4->O            5   0.205   1.059  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_1039_o1281 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[6]_a[31]_MUX_1033_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O         113   0.258   1.912  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<4>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<4>)
     LUT5:I4->O            4   0.205   1.028  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_a[0]_a[31]_MUX_1071_o1271 (calibration_1/T_count1[31]_PWR_4_o_div_43/a[5]_a[31]_MUX_1066_o)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O         118   0.258   1.925  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<3>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<3>)
     LUT5:I4->O            3   0.205   0.995  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_n2505271 (calibration_1/T_count1[31]_PWR_4_o_div_43/n2505<4>)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O          92   0.258   1.825  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<2>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<2>)
     LUT5:I4->O            2   0.205   0.961  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_n2509261 (calibration_1/T_count1[31]_PWR_4_o_div_43/n2509<3>)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O          32   0.258   1.292  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<1>_cy<6> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<1>)
     LUT5:I4->O            2   0.205   0.961  calibration_1/T_count1[31]_PWR_4_o_div_43/Mmux_n2380231 (calibration_1/T_count1[31]_PWR_4_o_div_43/n2380<2>)
     LUT5:I0->O            1   0.203   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_lut<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<0> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<1> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<2> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<3> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<4> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<5> (calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.258   0.000  calibration_1/T_count1[31]_PWR_4_o_div_43/Mcompar_o<0>_cy<6> (calibration_1/T_count1[31]_PWR_4_o_div_43_OUT<0>)
     FDCE:D                    0.102          calibration_1/Timeout_0
    ----------------------------------------
    Total                     78.126ns (18.613ns logic, 59.513ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_1/DIV_CLK_1'
  Clock period: 7.169ns (frequency: 139.482MHz)
  Total number of paths / destination ports: 633 / 59
-------------------------------------------------------------------------
Delay:               7.169ns (Levels of Logic = 7)
  Source:            VGA_1/syncgen/CounterX_4 (FF)
  Destination:       VGA_1/vga_g (FF)
  Source Clock:      VGA_1/DIV_CLK_1 rising
  Destination Clock: VGA_1/DIV_CLK_1 rising

  Data Path: VGA_1/syncgen/CounterX_4 to VGA_1/vga_g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.447   1.420  VGA_1/syncgen/CounterX_4 (VGA_1/syncgen/CounterX_4)
     LUT4:I0->O            1   0.203   0.000  VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_lut<2> (VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_cy<2> (VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_cy<3> (VGA_1/Mcompar_CounterX[9]_tone3XEnd[9]_LessThan_256_o_cy<3>)
     LUT2:I0->O            1   0.203   0.684  VGA_1/tones_inv4_SW0_SW0 (N2625)
     LUT6:I4->O            1   0.203   0.944  VGA_1/tones_inv4_SW0 (N2623)
     LUT6:I0->O            1   0.203   0.580  VGA_1/tones_inv4 (VGA_1/tones_inv4)
     LUT6:I5->O            1   0.205   0.579  VGA_1/tones_inv5 (VGA_1/tones_inv)
     FDR:R                     0.430          VGA_1/vga_g
    ----------------------------------------
    Total                      7.169ns (2.279ns logic, 4.890ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 589 / 512
-------------------------------------------------------------------------
Offset:              5.543ns (Levels of Logic = 2)
  Source:            BtnC (PAD)
  Destination:       VGA_1/DIV_CLK_21 (FF)
  Destination Clock: ClkPort rising

  Data Path: BtnC to VGA_1/DIV_CLK_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           230   1.222   2.060  BtnC_IBUF (BtnC_IBUF)
     BUF:I->O             30   0.568   1.263  VGA_1/BUF2 (VGA_1/reset)
     FDC:CLR                   0.430          VGA_1/DIV_CLK_0
    ----------------------------------------
    Total                      5.543ns (2.220ns logic, 3.323ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_1/DIV_CLK_21'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              6.653ns (Levels of Logic = 3)
  Source:            BtnC (PAD)
  Destination:       VGA_1/tone4XStart_5 (FF)
  Destination Clock: VGA_1/DIV_CLK_21 rising

  Data Path: BtnC to VGA_1/tone4XStart_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           230   1.222   2.060  BtnC_IBUF (BtnC_IBUF)
     BUF:I->O             30   0.568   1.368  VGA_1/BUF2 (VGA_1/reset)
     LUT2:I0->O            8   0.203   0.802  VGA_1/Reset_OR_DriverANDClockEnable661 (VGA_1/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.430          VGA_1/tone4XStart_5
    ----------------------------------------
    Total                      6.653ns (2.423ns logic, 4.230ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VGA_1/DIV_CLK_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              6.967ns (Levels of Logic = 3)
  Source:            BtnC (PAD)
  Destination:       VGA_1/syncgen/CounterY_0 (FF)
  Destination Clock: VGA_1/DIV_CLK_1 rising

  Data Path: BtnC to VGA_1/syncgen/CounterY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           230   1.222   2.060  BtnC_IBUF (BtnC_IBUF)
     BUF:I->O             30   0.568   1.628  VGA_1/BUF2 (VGA_1/reset)
     LUT6:I0->O           10   0.203   0.856  VGA_1/syncgen/Mcount_CounterY_val (VGA_1/syncgen/Mcount_CounterY_val)
     FDRE:R                    0.430          VGA_1/syncgen/CounterY_0
    ----------------------------------------
    Total                      6.967ns (2.423ns logic, 4.544ns route)
                                       (34.8% logic, 65.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 325 / 11
-------------------------------------------------------------------------
Offset:              9.386ns (Levels of Logic = 6)
  Source:            letter_sm_1/letter_code_24 (FF)
  Destination:       Cg (PAD)
  Source Clock:      ClkPort rising

  Data Path: letter_sm_1/letter_code_24 to Cg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.447   1.457  letter_sm_1/letter_code_24 (letter_sm_1/letter_code_24)
     LUT6:I0->O            2   0.203   0.981  SSD_CATHODES<3>31 (SSD_CATHODES<3>3)
     LUT6:I0->O            2   0.203   0.617  SSD[25]_GND_1_o_equal_10_o<25>1 (SSD[25]_GND_1_o_equal_10_o<25>1)
     LUT4:I3->O            2   0.205   0.961  SSD_CATHODES<5>21 (SSD_CATHODES<5>2)
     LUT6:I1->O            3   0.203   0.755  SSD[25]_GND_1_o_equal_10_o<25>21 (SSD[25]_GND_1_o_equal_10_o<25>2)
     LUT2:I0->O            1   0.203   0.579  SSD_CATHODES<7>4 (Cg_OBUF)
     OBUF:I->O                 2.571          Cg_OBUF (Cg)
    ----------------------------------------
    Total                      9.386ns (4.035ns logic, 5.351ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_1/DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            VGA_1/syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      VGA_1/DIV_CLK_1 rising

  Data Path: VGA_1/syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  VGA_1/syncgen/vga_HS (VGA_1/syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  VGA_1/syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 5
-------------------------------------------------------------------------
Delay:               6.333ns (Levels of Logic = 4)
  Source:            Sw1 (PAD)
  Destination:       Ld6 (PAD)

  Data Path: Sw1 to Ld6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.933  Sw1_IBUF (Ld5_OBUF)
     LUT2:I1->O            1   0.205   0.580  Ld6_SW0 (N0)
     LUT6:I5->O            2   0.205   0.616  Ld6 (Ld3_OBUF)
     OBUF:I->O                 2.571          Ld6_OBUF (Ld6)
    ----------------------------------------
    Total                      6.333ns (4.203ns logic, 2.130ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |   78.126|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_1/DIV_CLK_1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
VGA_1/DIV_CLK_1 |    7.169|         |         |         |
VGA_1/DIV_CLK_21|    6.809|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA_1/DIV_CLK_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    6.476|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 35.27 secs
 
--> 

Total memory usage is 235148 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :   20 (   0 filtered)

