
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354483500                       # Number of ticks simulated
final_tick                               2261607569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              296008410                       # Simulator instruction rate (inst/s)
host_op_rate                                295999774                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              890023165                       # Simulator tick rate (ticks/s)
host_mem_usage                                 768052                       # Number of bytes of host memory used
host_seconds                                     0.40                       # Real time elapsed on the host
sim_insts                                   117889438                       # Number of instructions simulated
sim_ops                                     117889438                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       124864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       222592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        88448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       636416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1237056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       124864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        289600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       598272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          598272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9348                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9348                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    352242065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    627933317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    108687710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    249512319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    356033497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1795333210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3489742118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    352242065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    108687710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    356033497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        816963272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1687728766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1687728766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1687728766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    352242065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    627933317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    108687710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    249512319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    356033497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1795333210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5177470884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138890000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151149500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61907500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5025                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64937                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5025                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.922786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.615170                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.796077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048077                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921477                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969553                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130024                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130024                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30556                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30556                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56261                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56261                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2870                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33426                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27839                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61265                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085861                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076655                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081678                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3086                       # number of writebacks
system.cpu0.dcache.writebacks::total             3086                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338013                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.240629                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612312                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359644                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947968                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334454                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334454                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163504                       # number of overall hits
system.cpu0.icache.overall_hits::total         163504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       165986                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       165986                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       165986                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       165986                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       165986                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014953                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014953                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014953                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014953                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351533000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357319000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1019801500     93.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.279218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.238753                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.040465                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170388                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722735                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          910                       # number of writebacks
system.cpu1.dcache.writebacks::total              910                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.342457                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.461631                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375669                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623948                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357055500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357220000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.192151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.042663                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149488                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551004500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560437500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509912500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.819439                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.611629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.207810                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335179                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621500                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956679                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8062                       # number of writebacks
system.cpu3.dcache.writebacks::total             8062                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871176                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.355467                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.515709                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401085                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21638                       # number of replacements
system.l2.tags.tagsinuse                  4008.703330                       # Cycle average of tags in use
system.l2.tags.total_refs                       18484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21638                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.854238                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2130.988036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        52.107453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       148.766274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        13.060839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        12.984662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         5.141401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         5.173916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   280.704671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   250.285533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    89.361433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   136.403879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   317.211351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   566.513882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.520261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.012722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.036320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.003189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.068531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.061105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.033302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.077444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.138309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441139                       # Number of tag accesses
system.l2.tags.data_accesses                   441139                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12059                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   860                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2299                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3497                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3944                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1245                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          778                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2781                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8301                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1245                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          667                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          778                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2299                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2781                       # number of overall hits
system.l2.overall_hits::total                    8301                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8706                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         1972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4525                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6101                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1951                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3478                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          602                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1382                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9947                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19332                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1951                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3478                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          602                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1382                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1972                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9947                       # number of overall misses
system.l2.overall_misses::total                 19332                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5857                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4723                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27633                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4723                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27633                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.807692                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.868613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.865625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.926648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910098                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.786060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.474389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.564074                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.634558                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.544737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.611234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.607367                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.786060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.736396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.474389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.639815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.781505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.699598                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.786060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.736396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.474389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.639815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.461719                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.781505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.699598                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9348                       # number of writebacks
system.l2.writebacks::total                      9348                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10626                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8124                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              126                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8743                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8703                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10626                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1835328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1835408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1835408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             37034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   37034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37034                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33924                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28432                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4588                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62356                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165874                       # Number of instructions committed
system.switch_cpus0.committedOps               165874                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160067                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17156                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160067                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220693                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112835                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62620                       # number of memory refs
system.switch_cpus0.num_load_insts              34128                       # Number of load instructions
system.switch_cpus0.num_store_insts             28492                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230952.548400                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70652.451600                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234255                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765745                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22553                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95839     57.74%     59.46% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35088     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28772     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            165986                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522808060                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655275236.136161                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867532823.863839                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191813                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808187                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522807946                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520453934.984867                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2354011.015133                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523215139                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644032359.482388                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879182779.517612                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636535                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363465                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5846                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1643                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18550                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             128                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9606                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       202584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1336928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2921360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21638                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            77888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.323208                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.761199                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62706     80.51%     80.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8917     11.45%     91.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2865      3.68%     95.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3073      3.95%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    327      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              77888                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000710                       # Number of seconds simulated
sim_ticks                                   709554000                       # Number of ticks simulated
final_tick                               2262673632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              164679188                       # Simulator instruction rate (inst/s)
host_op_rate                                164676570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              973775674                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773172                       # Number of bytes of host memory used
host_seconds                                     0.73                       # Real time elapsed on the host
sim_insts                                   119992031                       # Number of instructions simulated
sim_ops                                     119992031                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       133952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       229632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       382592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       415552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        24384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1214912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       382592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        24384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        543616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1762880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1762880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         6493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27545                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      3788295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2615728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    188783377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    323628646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    539200681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    585652396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     34365249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     33012287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide         1172568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1712219225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      3788295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    188783377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    539200681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     34365249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        766137602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2484490257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2484490257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2484490257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      3788295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2615728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    188783377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    323628646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    539200681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    585652396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     34365249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     33012287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1172568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4196709482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       177                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      74     41.81%     41.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     25     14.12%     55.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.56%     56.50% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                     77     43.50%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 177                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       74     42.53%     42.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      25     14.37%     56.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.57%     57.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      74     42.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  174                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               903454000     98.60%     98.60% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1875000      0.20%     98.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     98.82% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               10832500      1.18%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           916326000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.961039                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.983051                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  127     84.11%     84.11% # number of callpals executed
system.cpu0.kern.callpal::rti                      24     15.89%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   151                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               26                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          440.933561                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                228                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   440.933561                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.861198                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.861198                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            20519                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           20519                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         6270                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6270                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         3542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3542                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          144                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         9812                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            9812                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         9812                       # number of overall hits
system.cpu0.dcache.overall_hits::total           9812                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           54                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           25                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            9                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6324                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007009                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007987                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007987                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5093                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.468354                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            67297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           67297                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        33530                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          33530                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        33530                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           33530                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        33530                       # number of overall hits
system.cpu0.icache.overall_hits::total          33530                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        33609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        33609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        33609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        33609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        33609                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002351                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002351                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       656                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               215688500     94.57%     94.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.07%     94.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      5.35%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           228064500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65245500     47.21%     47.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            72958500     52.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5198                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.750174                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              95162                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5198                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.307426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.750174                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           205918                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          205918                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        54152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          54152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        39759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         39759                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        93911                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           93911                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        93911                       # number of overall hits
system.cpu1.dcache.overall_hits::total          93911                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3003                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2178                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2178                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5181                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5181                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5181                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5181                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        57155                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        41937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        99092                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        99092                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.052541                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.051935                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.052285                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.052285                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3145                       # number of writebacks
system.cpu1.dcache.writebacks::total             3145                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2709                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.979070                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             442728                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2709                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           163.428571                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.102469                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.876601                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999759                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           555463                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          555463                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       273665                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         273665                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       273665                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          273665                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       273665                       # number of overall hits
system.cpu1.icache.overall_hits::total         273665                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2711                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2711                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2711                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2711                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2711                       # number of overall misses
system.cpu1.icache.overall_misses::total         2711                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       276376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       276376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       276376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       276376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       276376                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009809                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009809                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009809                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009809                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2709                       # number of writebacks
system.cpu1.icache.writebacks::total             2709                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4271                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     955     38.96%     38.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.73%     39.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1477     60.26%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2451                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      954     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.93%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     953     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1926                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               746715000     81.48%     81.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168352000     18.37%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           916466000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.645227                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.785802                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.14%      0.14% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  157      5.40%      5.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.21%      5.74% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2243     77.11%     82.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                     87      2.99%     85.84% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     85.87% # number of callpals executed
system.cpu2.kern.callpal::rti                     189      6.50%     92.37% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      1.03%     93.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     93.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      6.50%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2909                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              345                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.486957                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.655642                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1646756000     97.15%     97.15% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            48253000      2.85%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     157                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14106                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          475.899649                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             286102                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14106                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.282291                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    47.531570                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   428.368079                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.092835                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.836656                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.929492                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           642354                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          642354                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179226                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179226                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       112122                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        112122                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3845                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4224                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4224                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       291348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          291348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       291348                       # number of overall hits
system.cpu2.dcache.overall_hits::total         291348                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9725                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9725                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4320                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4320                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          462                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          462                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           45                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14045                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14045                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14045                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14045                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       188951                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       116442                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       305393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       305393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.051468                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037100                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010541                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.045990                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.045990                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045990                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045990                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7421                       # number of writebacks
system.cpu2.dcache.writebacks::total             7421                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22724                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1010942                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22724                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.487854                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    90.195825                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   421.804175                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.176164                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.823836                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2050058                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2050058                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       990943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         990943                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       990943                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          990943                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       990943                       # number of overall hits
system.cpu2.icache.overall_hits::total         990943                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22724                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22724                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22724                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22724                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22724                       # number of overall misses
system.cpu2.icache.overall_misses::total        22724                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1013667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1013667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1013667                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022418                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022418                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022418                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022418                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22724                       # number of writebacks
system.cpu2.icache.writebacks::total            22724                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        62                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               430817500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.08%     99.16% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.84%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           434834500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              515                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          420.214897                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3366                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              515                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.535922                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   420.214897                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.820732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.820732                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            14024                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           14024                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2941                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2941                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5966                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5966                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5966                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          636                       # number of overall misses
system.cpu3.dcache.overall_misses::total          636                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3413                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3189                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6602                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6602                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113683                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077767                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096334                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096334                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          300                       # number of writebacks
system.cpu3.dcache.writebacks::total              300                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58364                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.776915                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38405                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38405                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17851                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17851                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17851                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17851                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17851                       # number of overall hits
system.cpu3.icache.overall_hits::total          17851                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18752                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18752                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18752                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18752                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18752                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048048                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048048                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048048                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048048                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  380                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 380                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20389                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20389                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          274                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          125                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1677                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279997                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        19968                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        19968                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        19968                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     22578                       # number of replacements
system.l2.tags.tagsinuse                  4012.988393                       # Cycle average of tags in use
system.l2.tags.total_refs                       32067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.420276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1882.968371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.331138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.325575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     7.662558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     5.838220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   282.224723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   299.745761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   889.748551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   537.275518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    68.364174                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    38.503806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.459709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.068903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.073180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.217224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.131171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.016690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.009400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979733                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968994                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    649367                       # Number of tag accesses
system.l2.tags.data_accesses                   649367                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        10881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10881                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15332                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15332                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1445                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           37                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        16746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17921                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         6392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7566                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           37                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1301                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16746                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         7529                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          520                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          167                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26932                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           37                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           14                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          618                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1301                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16746                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         7529                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          520                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          167                       # number of overall hits
system.l2.overall_hits::total                   26932                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5049                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         5978                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8494                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1772                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5438                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3589                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5978                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         6503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          366                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18981                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           29                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2093                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3589                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5978                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         6503                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          381                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          366                       # number of overall misses
system.l2.overall_misses::total                 18981                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        10881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15332                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        22724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         9842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          338                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13004                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2711                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4890                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        22724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45913                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2711                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4890                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        22724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45913                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.864826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.728640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.876923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777487                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.531646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.772040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.263070                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.422863                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.321560                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.635353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.350539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.576923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.418179                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.531646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.674419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.772040                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.733947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.263070                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.463441                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.422863                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.686679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.413412                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.531646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.674419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.772040                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.733947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.263070                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.463441                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.422863                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.686679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.413412                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7577                       # number of writebacks
system.l2.writebacks::total                      7577                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp              14312                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27545                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              200                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             86                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              71                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5118                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5038                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13978                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19968                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        19968                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        60012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        60012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 115700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1280896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1699008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1700685                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2981581                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             75920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   75920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75920                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                6603                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               3843                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               10446                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3653                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3653                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1832985                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              33609                       # Number of instructions committed
system.switch_cpus0.committedOps                33609                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        32298                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               3072                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2332                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               32298                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads        41009                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        24916                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                10497                       # number of memory refs
system.switch_cpus0.num_load_insts               6653                       # Number of load instructions
system.switch_cpus0.num_store_insts              3844                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1789576.654424                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      43408.345576                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.023682                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.976318                       # Percentage of idle cycles
system.switch_cpus0.Branches                     5833                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          153      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            21443     63.80%     64.26% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              25      0.07%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            7204     21.43%     85.77% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           3844     11.44%     97.20% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess           940      2.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             33609                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               57652                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           31213                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              42542                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          18404                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              100194                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           49617                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             149769                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         149890                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  455683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             276219                       # Number of instructions committed
system.switch_cpus1.committedOps               276219                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       267213                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               7195                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        29569                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              267213                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       366045                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       191772                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               100525                       # number of memory refs
system.switch_cpus1.num_load_insts              57911                       # Number of load instructions
system.switch_cpus1.num_store_insts             42614                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      366898.688594                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      88784.311406                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.194838                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.805162                       # Percentage of idle cycles
system.switch_cpus1.Branches                    38921                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5181      1.87%      1.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           165310     59.81%     61.69% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.06%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.76% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           58908     21.31%     83.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          42895     15.52%     98.60% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3873      1.40%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            276376                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              191918                       # DTB read hits
system.switch_cpus2.dtb.read_misses               705                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           15783                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             120728                       # DTB write hits
system.switch_cpus2.dtb.write_misses              153                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses           9983                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              312646                       # DTB hits
system.switch_cpus2.dtb.data_misses               858                       # DTB misses
system.switch_cpus2.dtb.data_acv                   22                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           25766                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             132304                       # ITB hits
system.switch_cpus2.itb.fetch_misses              463                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         132767                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1833071                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1012787                       # Number of instructions committed
system.switch_cpus2.committedOps              1012787                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       974765                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34115                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       103190                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              974765                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2703                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1325700                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       736526                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1170                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1188                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               315524                       # number of memory refs
system.switch_cpus2.num_load_insts             194156                       # Number of load instructions
system.switch_cpus2.num_store_insts            121368                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      523186.191467                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1309884.808533                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.714585                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.285415                       # Percentage of idle cycles
system.switch_cpus2.Branches                   147800                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        15740      1.55%      1.55% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           647067     63.83%     65.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2253      0.22%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.61% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            483      0.05%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          202012     19.93%     85.59% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         121784     12.01%     97.60% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         24310      2.40%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1013667                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3452                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3245                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6697                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                784                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            784                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  869674                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18750                       # Number of instructions committed
system.switch_cpus3.committedOps                18750                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18165                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                810                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1882                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18165                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        25089                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12597                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6727                       # number of memory refs
system.switch_cpus3.num_load_insts               3471                       # Number of load instructions
system.switch_cpus3.num_store_insts              3256                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      858185.248999                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      11488.751001                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013210                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986790                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2898                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          207      1.10%      1.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11385     60.71%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.08% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3566     19.02%     81.10% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3261     17.39%     98.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           284      1.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18752                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        93301                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        40976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        20548                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8142                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5636                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2506                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                334                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             40506                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               421                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15332                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             197                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            285                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13757                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        58226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        41264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                127102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         6110                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       303424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       535888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2272128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1398587                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        58660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4671053                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62606                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           156662                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.385658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.799187                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 118434     75.60%     75.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24775     15.81%     91.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   5260      3.36%     94.77% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7649      4.88%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    544      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             156662                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.404009                       # Number of seconds simulated
sim_ticks                                404009238500                       # Number of ticks simulated
final_tick                               2666682870500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1609288                       # Simulator instruction rate (inst/s)
host_op_rate                                  1609288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              293443254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 774196                       # Number of bytes of host memory used
host_seconds                                  1376.79                       # Real time elapsed on the host
sim_insts                                  2215648273                       # Number of instructions simulated
sim_ops                                    2215648273                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      7164608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    241559360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      5587776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    247409856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      5168512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    130257984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      9512576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    371554496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1018215360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      7164608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      5587776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      5168512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      9512576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27433472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29837440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29837440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       111947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3774365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        87309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3865779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        80758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2035281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       148634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      5805539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15909615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        466210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             466210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     17733773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    597905535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     13830812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    612386630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     12793054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    322413380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     23545442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    919668316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2520277417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     17733773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     13830812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     12793054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     23545442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67903081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        73853361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73853361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        73853361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     17733773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    597905535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     13830812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    612386630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     12793054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    322413380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     23545442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    919668316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2594130778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   16021                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    644202                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  105311     43.36%     43.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     85      0.03%     43.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    414      0.17%     43.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  15880      6.54%     50.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 121179     49.89%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              242869                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   105311     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      85      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     414      0.20%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   15880      7.52%     57.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   89430     42.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               211120                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            369017512500     91.49%     91.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6375000      0.00%     91.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               20286000      0.01%     91.50% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1779154000      0.44%     91.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            32519877500      8.06%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        403343205000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.737999                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.869275                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                12479      4.17%      4.17% # number of callpals executed
system.cpu0.kern.callpal::swpctx                31750     10.60%     14.76% # number of callpals executed
system.cpu0.kern.callpal::swpipl               184383     61.55%     76.31% # number of callpals executed
system.cpu0.kern.callpal::rdps                   3102      1.04%     77.35% # number of callpals executed
system.cpu0.kern.callpal::rti                   42107     14.06%     91.41% # number of callpals executed
system.cpu0.kern.callpal::callsys               25726      8.59%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 17      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                299564                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            73855                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              25944                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              25944                      
system.cpu0.kern.mode_good::user                25944                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.351283                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.519925                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      187655794500     46.57%     46.57% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        215320980500     53.43%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   31750                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          5361313                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.629295                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          141315458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5361313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.358367                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.629295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.977792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977792                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        302387461                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       302387461                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    119325031                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      119325031                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21861145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21861145                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       149265                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       149265                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       102866                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       102866                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    141186176                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       141186176                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    141186176                       # number of overall hits
system.cpu0.dcache.overall_hits::total      141186176                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5754915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5754915                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       676583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       676583                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       123394                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       123394                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       158604                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       158604                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6431498                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6431498                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6431498                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6431498                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    125079946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    125079946                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     22537728                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     22537728                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       272659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       272659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       261470                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       261470                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    147617674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    147617674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    147617674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    147617674                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.046010                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046010                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030020                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030020                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.452558                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.452558                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.606586                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.606586                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.043569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.043569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.043569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.043569                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       409273                       # number of writebacks
system.cpu0.dcache.writebacks::total           409273                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          1051794                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          388553636                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1051794                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           369.419902                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1036372158                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1036372158                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    516608388                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      516608388                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    516608388                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       516608388                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    516608388                       # number of overall hits
system.cpu0.icache.overall_hits::total      516608388                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      1051794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1051794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      1051794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1051794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      1051794                       # number of overall misses
system.cpu0.icache.overall_misses::total      1051794                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    517660182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    517660182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    517660182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    517660182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    517660182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    517660182                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002032                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      1051794                       # number of writebacks
system.cpu0.icache.writebacks::total          1051794                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   15868                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    636109                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  105384     43.21%     43.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    415      0.17%     43.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  15730      6.45%     49.83% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 122374     50.17%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              243903                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   105384     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     415      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   15730      7.45%     57.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   89655     42.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               211184                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            369968849000     91.62%     91.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               20301500      0.01%     91.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1762354000      0.44%     92.06% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            32072994000      7.94%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        403824498500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.732631                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.865852                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                13130      4.38%      4.38% # number of callpals executed
system.cpu1.kern.callpal::swpctx                31519     10.51%     14.89% # number of callpals executed
system.cpu1.kern.callpal::swpipl               185919     62.00%     76.89% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1512      0.50%     77.39% # number of callpals executed
system.cpu1.kern.callpal::rti                   41840     13.95%     91.35% # number of callpals executed
system.cpu1.kern.callpal::callsys               25695      8.57%     99.92% # number of callpals executed
system.cpu1.kern.callpal::rdunique                252      0.08%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                299867                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            41735                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              25919                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              31624                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              41642                      
system.cpu1.kern.mode_good::user                25919                      
system.cpu1.kern.mode_good::idle                15723                      
system.cpu1.kern.mode_switch_good::kernel     0.997772                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.497186                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.838897                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       36468235000      9.06%      9.06% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        221533241000     55.02%     64.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        144610593000     35.92%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                   31519                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          5457505                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.184099                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          140582475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5457505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.759477                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.184099                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.976922                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976922                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        309500744                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       309500744                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    122226580                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      122226580                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     21947909                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      21947909                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       146584                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       146584                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       112036                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       112036                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    144174489                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       144174489                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    144174489                       # number of overall hits
system.cpu1.dcache.overall_hits::total      144174489                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      5999400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5999400                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       870454                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       870454                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       123740                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       123740                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       147357                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       147357                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      6869854                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6869854                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      6869854                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6869854                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    128225980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    128225980                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     22818363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22818363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       270324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       270324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       259393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       259393                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    151044343                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    151044343                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    151044343                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    151044343                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046788                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046788                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.038147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038147                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.457747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.457747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.568084                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.568084                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045482                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045482                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045482                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045482                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       361899                       # number of writebacks
system.cpu1.dcache.writebacks::total           361899                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1021307                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          398435609                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1021307                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           390.123253                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          258                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1059365221                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1059365221                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    528150650                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      528150650                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    528150650                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       528150650                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    528150650                       # number of overall hits
system.cpu1.icache.overall_hits::total      528150650                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1021307                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1021307                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1021307                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1021307                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1021307                       # number of overall misses
system.cpu1.icache.overall_misses::total      1021307                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    529171957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    529171957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    529171957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    529171957                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    529171957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    529171957                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001930                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001930                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001930                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001930                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1021307                       # number of writebacks
system.cpu1.icache.writebacks::total          1021307                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    7367                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    322581                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   49005     42.50%     42.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      9      0.01%     42.51% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    415      0.36%     42.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   7073      6.13%     49.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  58809     51.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              115311                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    49005     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       9      0.01%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     415      0.42%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    7073      7.18%     57.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   41943     42.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                98445                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            389250108500     96.35%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 643500      0.00%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               20301500      0.01%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              792248500      0.20%     96.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13945641000      3.45%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        404008943000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.713207                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.853735                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.26%      5.26% # number of syscalls executed
system.cpu2.kern.syscall::4                         2     10.53%     15.79% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      5.26%     21.05% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      5.26%     26.32% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      5.26%     31.58% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     42.11%     73.68% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      5.26%     78.95% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     21.05%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    19                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 6990      4.81%      4.81% # number of callpals executed
system.cpu2.kern.callpal::swpctx                14166      9.75%     14.56% # number of callpals executed
system.cpu2.kern.callpal::swpipl                88698     61.06%     75.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                    891      0.61%     76.24% # number of callpals executed
system.cpu2.kern.callpal::rti                   19122     13.16%     89.40% # number of callpals executed
system.cpu2.kern.callpal::callsys               11524      7.93%     97.34% # number of callpals executed
system.cpu2.kern.callpal::rdunique               3868      2.66%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                145259                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            33288                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11754                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11754                      
system.cpu2.kern.mode_good::user                11754                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.353100                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.521913                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      281729319500     69.73%     69.73% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        122279623500     30.27%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   14166                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2849251                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          480.404721                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           78114321                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2849251                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.415739                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   480.404721                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.938290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.938290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        165697910                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       165697910                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     64887166                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       64887166                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     12877090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      12877090                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        74121                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        74121                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        54601                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        54601                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     77764256                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77764256                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     77764256                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77764256                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2968229                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2968229                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       285748                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       285748                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        57529                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        57529                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        74472                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        74472                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      3253977                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3253977                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      3253977                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3253977                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     67855395                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     67855395                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13162838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13162838                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       131650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       131650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       129073                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       129073                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     81018233                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     81018233                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     81018233                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     81018233                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043743                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043743                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.021709                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021709                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.436984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.436984                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.576976                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.576976                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.040164                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.040164                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.040164                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.040164                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       193050                       # number of writebacks
system.cpu2.dcache.writebacks::total           193050                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           528893                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          282178494                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           528893                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           533.526619                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          457                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        565911515                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       565911515                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    282162418                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      282162418                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    282162418                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       282162418                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    282162418                       # number of overall hits
system.cpu2.icache.overall_hits::total      282162418                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       528893                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       528893                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       528893                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        528893                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       528893                       # number of overall misses
system.cpu2.icache.overall_misses::total       528893                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    282691311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    282691311                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    282691311                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    282691311                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    282691311                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    282691311                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001871                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001871                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001871                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001871                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001871                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001871                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       528893                       # number of writebacks
system.cpu2.icache.writebacks::total           528893                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   12504                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    908909                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  131904     41.60%     41.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    415      0.13%     41.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  13273      4.19%     45.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 171478     54.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              317070                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   131904     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     415      0.16%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   13273      5.01%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  119407     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               264999                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            365969621500     90.60%     90.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               20301500      0.01%     90.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1472011500      0.36%     90.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            36490835000      9.03%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        403952769500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.696340                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.835774                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         5    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                19349      4.88%      4.88% # number of callpals executed
system.cpu3.kern.callpal::swpctx                35331      8.91%     13.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl               252722     63.71%     77.49% # number of callpals executed
system.cpu3.kern.callpal::rdps                    833      0.21%     77.70% # number of callpals executed
system.cpu3.kern.callpal::rti                   50664     12.77%     90.47% # number of callpals executed
system.cpu3.kern.callpal::callsys               36972      9.32%     99.79% # number of callpals executed
system.cpu3.kern.callpal::rdunique                827      0.21%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                396698                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            85995                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              38089                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              38089                      
system.cpu3.kern.mode_good::user                38089                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.442921                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.613923                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       70925346000     17.54%     17.54% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        333527304500     82.46%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                   35331                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          8250248                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.895833                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          208538817                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8250248                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.276673                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.895833                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.986125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986125                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        445225414                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       445225414                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    176574436                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      176574436                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     30726238                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      30726238                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       202695                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       202695                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       161020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       161020                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    207300674                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       207300674                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    207300674                       # number of overall hits
system.cpu3.dcache.overall_hits::total      207300674                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      8846294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8846294                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1163058                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1163058                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       131184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       131184                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       163134                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       163134                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     10009352                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10009352                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     10009352                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10009352                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    185420730                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    185420730                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     31889296                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31889296                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       333879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       333879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       324154                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       324154                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    217310026                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    217310026                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    217310026                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    217310026                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.047709                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.047709                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036472                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036472                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.392909                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392909                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.503261                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.503261                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.046060                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.046060                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046060                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       712904                       # number of writebacks
system.cpu3.dcache.writebacks::total           712904                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          1261093                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          708434542                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1261093                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           561.762330                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          273                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1536159607                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1536159607                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    766188164                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      766188164                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    766188164                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       766188164                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    766188164                       # number of overall hits
system.cpu3.icache.overall_hits::total      766188164                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      1261093                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1261093                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      1261093                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1261093                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      1261093                       # number of overall misses
system.cpu3.icache.overall_misses::total      1261093                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    767449257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    767449257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    767449257                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    767449257                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    767449257                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    767449257                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001643                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001643                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001643                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001643                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001643                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001643                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      1261093                       # number of writebacks
system.cpu3.icache.writebacks::total          1261093                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   110592                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  620                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 620                       # Transaction distribution
system.iobus.trans_dist::WriteReq              107785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             107785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       211328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          432                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       213332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  216810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       845312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          429                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          243                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       847048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       110680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   957728                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1739                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1739                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15651                       # Number of tag accesses
system.iocache.tags.data_accesses               15651                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1728                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1728                       # number of writebacks
system.iocache.writebacks::total                 1728                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16136870                       # number of replacements
system.l2.tags.tagsinuse                  4078.993250                       # Cycle average of tags in use
system.l2.tags.total_refs                    22550200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16136870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.397433                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      156.080110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    25.992517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   859.046356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    18.519816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   895.047719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    19.437081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   359.813368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    35.312485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1709.743799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.038105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.209728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.218518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.087845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.008621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.417418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          496                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 389334958                       # Number of tag accesses
system.l2.tags.data_accesses                389334958                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1677126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1677126                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       569665                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           569665                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data         8562                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         4590                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         6399                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        13181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                32732                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         2734                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         1863                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         1603                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2322                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               8522                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       107912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       126328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        46641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       189693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                470574                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       939847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       933998                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       448135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      1112459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3434439                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1405656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1416896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       734771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2131318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5688641                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       939847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1513568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       933998                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1543224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       448135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       781412                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      1112459                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      2321011                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9593654                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       939847                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1513568                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       933998                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1543224                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       448135                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       781412                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      1112459                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      2321011                       # number of overall hits
system.l2.overall_hits::total                 9593654                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       110011                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       112563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data        58111                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       117597                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             398282                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        14920                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data        10882                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         7528                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        16304                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            49634                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        49084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        54521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        45345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        75406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224356                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       111947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        87309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        80758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       148634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           428648                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3725694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      3812580                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1990120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      5730727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15259121                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       111947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3774778                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        87309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3867101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        80758                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2035465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       148634                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      5806133                       # number of demand (read+write) misses
system.l2.demand_misses::total               15912125                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       111947                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3774778                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        87309                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3867101                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        80758                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2035465                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       148634                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      5806133                       # number of overall misses
system.l2.overall_misses::total              15912125                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1677126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1677126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       569665                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       569665                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       118573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       117153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        64510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       130778                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           431014                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        17654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        12745                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         9131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        18626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          58156                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       156996                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       180849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        91986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       265099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            694930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      1051794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1021307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       528893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      1261093                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3863087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      5131350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      5229476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      2724891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      7862045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20947762                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      1051794                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      5288346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1021307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      5410325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       528893                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2816877                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      1261093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      8127144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25505779                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      1051794                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      5288346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1021307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      5410325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       528893                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2816877                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      1261093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      8127144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25505779                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.927791                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.960820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.900806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.899211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.924058                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.845134                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.853825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.824444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.875336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.853463                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.312645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.301472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.492955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.284445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322847                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.106434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.085488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.152693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.117861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.110960                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.726065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.729056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.730348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.728910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728437                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.106434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.713792                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.085488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.714763                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.152693                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.722596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.117861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.714412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.623864                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.106434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.713792                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.085488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.714763                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.152693                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.722596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.117861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.714412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.623864                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               464482                       # number of writebacks
system.l2.writebacks::total                    464482                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 609                       # Transaction distribution
system.membus.trans_dist::ReadResp           15688389                       # Transaction distribution
system.membus.trans_dist::WriteReq             106057                       # Transaction distribution
system.membus.trans_dist::WriteResp            106057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       466210                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14818817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          2104532                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         535045                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          450425                       # Transaction distribution
system.membus.trans_dist::ReadExReq            388005                       # Transaction distribution
system.membus.trans_dist::ReadExResp           221847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15687780                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1728                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1728                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       213332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50358687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50572019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50577229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       111296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       847048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1047942272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1048789320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1048900616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          34108790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                34108790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            34108790                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           125154409                       # DTB read hits
system.switch_cpus0.dtb.read_misses            323016                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       106707935                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22746512                       # DTB write hits
system.switch_cpus0.dtb.write_misses             5224                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       11984054                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           147900921                       # DTB hits
system.switch_cpus0.dtb.data_misses            328240                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       118691989                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          435770498                       # ITB hits
system.switch_cpus0.itb.fetch_misses               19                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      435770517                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               806702099                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          517331942                       # Number of instructions committed
system.switch_cpus0.committedOps            517331942                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    355664451                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     223151334                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            3334387                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     35977504                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           355664451                       # number of integer instructions
system.switch_cpus0.num_fp_insts            223151334                       # number of float instructions
system.switch_cpus0.num_int_register_reads    666500582                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    205286545                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    266961830                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    219216617                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            148551891                       # number of memory refs
system.switch_cpus0.num_load_insts          125676132                       # Number of load instructions
system.switch_cpus0.num_store_insts          22875759                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      289901234.622239                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      516800864.377761                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.640634                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.359366                       # Percentage of idle cycles
system.switch_cpus0.Branches                 42920859                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     24154019      4.67%      4.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        206072580     39.81%     44.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          205936      0.04%     44.51% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     44.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       89259480     17.24%     61.76% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        1305714      0.25%     62.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           7545      0.00%     62.01% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      42600714      8.23%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           2512      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       126131709     24.37%     94.61% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       22917214      4.43%     99.03% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       5002759      0.97%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         517660182                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           128299839                       # DTB read hits
system.switch_cpus1.dtb.read_misses            315043                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       109893252                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           23025173                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5035                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       12354313                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           151325012                       # DTB hits
system.switch_cpus1.dtb.data_misses            320078                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       122247565                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          448182772                       # ITB hits
system.switch_cpus1.itb.fetch_misses               20                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      448182792                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               807664865                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          528851879                       # Number of instructions committed
system.switch_cpus1.committedOps            528851879                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    362103940                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     230353966                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            3299453                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     36597463                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           362103940                       # number of integer instructions
system.switch_cpus1.num_fp_insts            230353966                       # number of float instructions
system.switch_cpus1.num_int_register_reads    680914934                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    207917493                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    275647799                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    226381444                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            151965386                       # number of memory refs
system.switch_cpus1.num_load_insts          128811347                       # Number of load instructions
system.switch_cpus1.num_store_insts          23154039                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      278740329.851836                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      528924535.148164                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.654881                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.345119                       # Percentage of idle cycles
system.switch_cpus1.Branches                 43549098                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     24830695      4.69%      4.69% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        209217349     39.54%     44.23% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          200788      0.04%     44.27% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     44.27% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       92160216     17.42%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        1347424      0.25%     61.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           7551      0.00%     61.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      44025260      8.32%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           2514      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     70.26% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       129262256     24.43%     94.69% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23197128      4.38%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       4920776      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         529171957                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            67891884                       # DTB read hits
system.switch_cpus2.dtb.read_misses            166908                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        60201199                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           13268700                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2776                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        8273063                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            81160584                       # DTB hits
system.switch_cpus2.dtb.data_misses            169684                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        68474262                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          246944154                       # ITB hits
system.switch_cpus2.itb.fetch_misses              147                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      246944301                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               808025844                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          282521627                       # Number of instructions committed
system.switch_cpus2.committedOps            282521627                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    193827905                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     120930410                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            2341991                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     18414430                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           193827905                       # number of integer instructions
system.switch_cpus2.num_fp_insts            120930410                       # number of float instructions
system.switch_cpus2.num_int_register_reads    362489509                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    112418150                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    144494714                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    118480734                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             81482497                       # number of memory refs
system.switch_cpus2.num_load_insts           68154051                       # Number of load instructions
system.switch_cpus2.num_store_insts          13328446                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      525339174.954439                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      282686669.045560                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.349849                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.650151                       # Percentage of idle cycles
system.switch_cpus2.Branches                 22658234                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     14401622      5.09%      5.09% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        111804192     39.55%     44.64% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          229122      0.08%     44.73% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     44.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       48147082     17.03%     61.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp         706301      0.25%     62.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           5526      0.00%     62.01% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      23166554      8.20%     70.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5638      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     70.21% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        68375699     24.19%     94.39% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       13349590      4.72%     99.12% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2499985      0.88%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         282691311                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           185515523                       # DTB read hits
system.switch_cpus3.dtb.read_misses            491248                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       165335267                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           32158148                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7215                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       19138585                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           217673671                       # DTB hits
system.switch_cpus3.dtb.data_misses            498463                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       184473852                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          673124238                       # ITB hits
system.switch_cpus3.itb.fetch_misses               64                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      673124302                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               807918103                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          766950794                       # Number of instructions committed
system.switch_cpus3.committedOps            766950794                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    517065940                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     344779895                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            4290541                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     50486314                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           517065940                       # number of integer instructions
system.switch_cpus3.num_fp_insts            344779895                       # number of float instructions
system.switch_cpus3.num_int_register_reads    985964585                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    293189997                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    412968451                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    339132737                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            218550246                       # number of memory refs
system.switch_cpus3.num_load_insts          186245857                       # Number of load instructions
system.switch_cpus3.num_store_insts          32304389                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      40576618.850420                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      767341484.149580                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.949776                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.050224                       # Percentage of idle cycles
system.switch_cpus3.Branches                 59888077                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     37597908      4.90%      4.90% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        296887081     38.68%     43.58% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          295954      0.04%     43.62% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     43.62% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      138197383     18.01%     61.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        2015658      0.26%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          61105      0.01%     61.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      66028678      8.60%     70.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          40833      0.01%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     70.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       186811860     24.34%     94.85% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       32371074      4.22%     99.07% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       7141723      0.93%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         767449257                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     57188586                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     25507377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     11222483                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        7320171                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6714241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       605930                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27868381                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            106057                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           106057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1677126                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       569665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18282072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         2134755                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        543567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        2678322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           861088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          861088                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3863087                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     24004685                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2227571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18344247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2168989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     19291908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1144466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9368769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      2754813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     28255796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83556559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     75249728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    415792420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     73451648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    429963664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     39396672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    213431436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     95598080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    640405064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1983288712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16140348                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         73435600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.467547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.805713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49976400     68.05%     68.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16196056     22.05%     90.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3858636      5.25%     95.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3196748      4.35%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 207760      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           73435600                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000440                       # Number of seconds simulated
sim_ticks                                   439762500                       # Number of ticks simulated
final_tick                               2667122633000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1679596428                       # Simulator instruction rate (inst/s)
host_op_rate                               1679563850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              333196834                       # Simulator tick rate (ticks/s)
host_mem_usage                                 774196                       # Number of bytes of host memory used
host_seconds                                     1.32                       # Real time elapsed on the host
sim_insts                                  2216700811                       # Number of instructions simulated
sim_ops                                    2216700811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       137408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       629056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       179072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       329024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        95104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1413824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       137408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       179072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        360320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       478080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          478080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         2798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         5141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    312459566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data   1430444842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1309798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       727666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    407201615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    748185668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     98380376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    216262187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3214971718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    312459566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1309798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    407201615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     98380376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        819351354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1087132259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1087132259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1087132259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    312459566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data   1430444842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1309798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       727666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    407201615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    748185668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     98380376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    216262187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4302103977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1901                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     539     45.37%     45.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      7.74%     53.11% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.08%     53.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     53.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    555     46.72%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1188                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      537     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      7.88%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.09%     53.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     536     45.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1167                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1047192000     94.70%     94.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.62%     95.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     95.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.01%     95.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51512500      4.66%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1105765500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996289                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.965766                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.982323                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      4.52%      4.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  901     76.81%     81.59% # number of callpals executed
system.cpu0.kern.callpal::rdps                      5      0.43%     82.01% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.09%     82.10% # number of callpals executed
system.cpu0.kern.callpal::rti                     193     16.45%     98.55% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.28%     99.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1173                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              245                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.395918                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.568513                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2336631500     96.87%     96.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75506500      3.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12726                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          472.073606                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             973453                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13238                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            73.534748                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.073606                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922019                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.922019                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           432510                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          432510                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        99838                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          99838                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        93391                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         93391                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1825                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       193229                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          193229                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       193229                       # number of overall hits
system.cpu0.dcache.overall_hits::total         193229                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5858                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5858                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6917                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6917                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          173                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           29                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12775                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12775                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12775                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12775                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       105696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       105696                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1854                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       206004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       206004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       206004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       206004                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.055423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055423                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.068958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.068958                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.088627                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.088627                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.015642                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015642                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.062013                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062013                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.062013                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062013                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8019                       # number of writebacks
system.cpu0.dcache.writebacks::total             8019                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4579                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.896301                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          128710680                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5090                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         25286.970530                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.896301                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1160382                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1160382                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       573321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         573321                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       573321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          573321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       573321                       # number of overall hits
system.cpu0.icache.overall_hits::total         573321                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4580                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4580                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4580                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4580                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4580                       # number of overall misses
system.cpu0.icache.overall_misses::total         4580                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       577901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       577901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       577901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       577901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       577901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       577901                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007925                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007925                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007925                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007925                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007925                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007925                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4579                       # number of writebacks
system.cpu0.icache.writebacks::total             4579                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               975754500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                 562500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           976530500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu1.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    19                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                9                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.772997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4636327                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              406                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         11419.524631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   409.772997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.800338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1339                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1339                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            400                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          231                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           231                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            5                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          631                       # number of overall hits
system.cpu1.dcache.overall_hits::total            631                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           12                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           17                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           17                       # number of overall misses
system.cpu1.dcache.overall_misses::total           17                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029126                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.021186                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.021186                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.026235                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026235                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.026235                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026235                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               12                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          129784245                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              524                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         247679.856870                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             3796                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            3796                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst         1880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1880                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst         1880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1880                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst         1880                       # number of overall hits
system.cpu1.icache.overall_hits::total           1880                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst         1892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst         1892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst         1892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.006342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006342                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.006342                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006342                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.006342                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006342                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           12                       # number of writebacks
system.cpu1.icache.writebacks::total               12                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1253                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     317     45.61%     45.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.14%     45.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.14%     45.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    376     54.10%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 695                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      317     49.92%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.16%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.16%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     316     49.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  635                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               281247000     90.59%     90.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.02%     90.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%     90.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               29002500      9.34%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           310463000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.840426                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.913669                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::3                         1     11.11%     22.22% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     44.44%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu2.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   16      2.09%      2.22% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.26%      2.48% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  659     85.92%     88.40% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2      0.26%     88.66% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.13%     88.79% # number of callpals executed
system.cpu2.kern.callpal::rti                      34      4.43%     93.22% # number of callpals executed
system.cpu2.kern.callpal::callsys                  18      2.35%     95.57% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.65%     96.22% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 29      3.78%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   767                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               51                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 32                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 33                      
system.cpu2.kern.mode_good::user                   32                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.783133                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         118418500     71.91%     71.91% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            46263500     28.09%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      16                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             7233                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.449952                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             142075                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7728                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.384446                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   503.449952                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.983301                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983301                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           219061                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          219061                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        57393                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          57393                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        39171                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         39171                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          910                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          910                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1054                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1054                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        96564                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           96564                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        96564                       # number of overall hits
system.cpu2.dcache.overall_hits::total          96564                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         4723                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4723                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2426                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2426                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          179                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           32                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7149                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7149                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7149                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7149                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        62116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        62116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        41597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        41597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       103713                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       103713                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       103713                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       103713                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.076035                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.076035                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.058322                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.058322                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.164371                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.164371                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.029466                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.029466                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.068931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.068931                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.068931                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.068931                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3811                       # number of writebacks
system.cpu2.dcache.writebacks::total             3811                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4724                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.891745                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             342230                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5236                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            65.360963                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.891745                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999789                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           670437                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          670437                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       328125                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         328125                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       328125                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          328125                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       328125                       # number of overall hits
system.cpu2.icache.overall_hits::total         328125                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4729                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4729                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4729                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4729                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4729                       # number of overall misses
system.cpu2.icache.overall_misses::total         4729                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       332854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       332854                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       332854                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       332854                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       332854                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       332854                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.014207                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014207                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.014207                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014207                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.014207                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014207                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4724                       # number of writebacks
system.cpu2.icache.writebacks::total             4724                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       837                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     114     45.78%     45.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.40%     46.18% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.20%     47.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    131     52.61%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 249                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      114     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.43%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.30%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     113     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  231                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               840675500     99.08%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.04%     99.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                7433000      0.88%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           848509000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.862595                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.927711                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     17.90%     18.21% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.54%     19.75% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  176     54.32%     74.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.93%     75.00% # number of callpals executed
system.cpu3.kern.callpal::rti                      70     21.60%     96.60% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.78%     99.38% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   324                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         742346500     98.91%     98.91% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      1.09%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2143                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          415.073972                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             181667                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2491                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            72.929346                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   415.073972                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.810691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.810691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            81378                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           81378                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        23006                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          23006                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13191                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13191                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          485                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          485                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          513                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          513                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        36197                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           36197                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        36197                       # number of overall hits
system.cpu3.dcache.overall_hits::total          36197                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1589                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1589                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          694                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          694                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           46                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           18                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2283                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2283                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2283                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2283                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        24595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        24595                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        13885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          531                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        38480                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        38480                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        38480                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        38480                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.064607                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064607                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.049982                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049982                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.086629                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.086629                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.033898                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.033898                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.059330                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059330                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.059330                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.059330                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          989                       # number of writebacks
system.cpu3.dcache.writebacks::total              989                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1419                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           57902809                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1931                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         29985.918695                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           283445                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          283445                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139594                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139594                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139594                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139594                       # number of overall hits
system.cpu3.icache.overall_hits::total         139594                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1419                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1419                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1419                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1419                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1419                       # number of overall misses
system.cpu3.icache.overall_misses::total         1419                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       141013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       141013                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       141013                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       141013                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       141013                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       141013                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010063                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010063                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010063                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010063                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010063                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010063                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1419                       # number of writebacks
system.cpu3.icache.writebacks::total             1419                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                386                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1876                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2324                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2324                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25041                       # number of replacements
system.l2.tags.tagsinuse                  4015.831254                       # Cycle average of tags in use
system.l2.tags.total_refs                       40914                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29080                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.406946                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1559.834539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   270.909996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   460.220811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     1.716823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     4.620060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   728.490859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   750.819096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   108.136965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   131.082107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.380819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.066140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.112359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.177854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.183305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.026401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.032002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980428                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          863                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986084                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    525643                       # Number of tag accesses
system.l2.tags.data_accesses                   525643                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12822                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12822                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         7924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7924                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1053                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst            3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst         1931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5110                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data            7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         1655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4491                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2789                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1931                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          743                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          738                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10654                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2433                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2789                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            7                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1931                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2010                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          743                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          738                       # number of overall hits
system.l2.overall_hits::total                   10654                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8678                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         2798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5630                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3734                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         3138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7793                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9831                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2798                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          676                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1487                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22101                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2147                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9831                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            5                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2798                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5148                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          676                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1487                       # number of overall misses
system.l2.overall_misses::total                 22101                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         7924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7924                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               69                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9731                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         4729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         4793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4580                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         4729                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7158                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1419                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32755                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4580                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         4729                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7158                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1419                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32755                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.966667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.884058                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.908915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.849894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.867580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891789                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.468777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.591668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.476392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.524209                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.631597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.363636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.654705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.584821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.634402                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.468777                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.779002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.416667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.591668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.719195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.476392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.668315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674737                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.468777                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.779002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.416667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.591668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.719195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.476392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.668315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674737                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7470                       # number of writebacks
system.l2.writebacks::total                      7470                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 552                       # Transaction distribution
system.membus.trans_dist::ReadResp              13975                       # Transaction distribution
system.membus.trans_dist::WriteReq                386                       # Transaction distribution
system.membus.trans_dist::WriteResp               386                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7470                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              142                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              82                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8839                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13423                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1891904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1894228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1894228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             43180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   43180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               43180                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              107548                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             102566                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              210114                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             175511                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         175663                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2211926                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             577419                       # Number of instructions committed
system.switch_cpus0.committedOps               577419                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       555460                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20107                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        55277                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              555460                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       778969                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       388964                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               211412                       # number of memory refs
system.switch_cpus0.num_load_insts             108571                       # Number of load instructions
system.switch_cpus0.num_store_insts            102841                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      758182.415888                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1453743.584112                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.657230                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.342770                       # Percentage of idle cycles
system.switch_cpus0.Branches                    79903                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10288      1.78%      1.78% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           337179     58.35%     60.13% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             616      0.11%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.23% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.20%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.47% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          112915     19.54%     80.01% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         102910     17.81%     97.82% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         12594      2.18%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            577901                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 419                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                245                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 664                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                301                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1953063                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts               1892                       # Number of instructions committed
system.switch_cpus1.committedOps                 1892                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses         1805                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                1805                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads         2425                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         1410                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  666                       # number of memory refs
system.switch_cpus1.num_load_insts                419                       # Number of load instructions
system.switch_cpus1.num_store_insts               247                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1948866.087960                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles       4196.912040                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.002149                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.997851                       # Percentage of idle cycles
system.switch_cpus1.Branches                      251                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            9      0.48%      0.48% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             1101     58.19%     58.67% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               5      0.26%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     58.93% # Class of executed instruction
system.switch_cpus1.op_class::MemRead             436     23.04%     81.98% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite            247     13.05%     95.03% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            94      4.97%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              1892                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               63020                       # DTB read hits
system.switch_cpus2.dtb.read_misses               221                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18868                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              42671                       # DTB write hits
system.switch_cpus2.dtb.write_misses               22                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          10594                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              105691                       # DTB hits
system.switch_cpus2.dtb.data_misses               243                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29462                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              99597                       # ITB hits
system.switch_cpus2.itb.fetch_misses              229                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          99826                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                  620263                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             332599                       # Number of instructions committed
system.switch_cpus2.committedOps               332599                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       321085                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           760                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8142                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        42871                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              321085                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  760                       # number of float instructions
system.switch_cpus2.num_int_register_reads       434033                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       232501                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          441                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          383                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               106182                       # number of memory refs
system.switch_cpus2.num_load_insts              63426                       # Number of load instructions
system.switch_cpus2.num_store_insts             42756                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      385365.959173                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      234897.040827                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.378706                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.621294                       # Percentage of idle cycles
system.switch_cpus2.Branches                    53744                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         5717      1.72%      1.72% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           211419     63.52%     65.23% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             354      0.11%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.34% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            112      0.03%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     65.37% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              2      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             15      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.38% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           65237     19.60%     84.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          43043     12.93%     97.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6953      2.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            332854                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               24578                       # DTB read hits
system.switch_cpus3.dtb.read_misses               329                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              14312                       # DTB write hits
system.switch_cpus3.dtb.write_misses               35                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               38890                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              23706                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          23831                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1696961                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             140628                       # Number of instructions committed
system.switch_cpus3.committedOps               140628                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       135149                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2853                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        16379                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              135149                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       179818                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       103294                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                40001                       # number of memory refs
system.switch_cpus3.num_load_insts              25467                       # Number of load instructions
system.switch_cpus3.num_store_insts             14534                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1424654.254665                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      272306.745335                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.160467                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.839533                       # Percentage of idle cycles
system.switch_cpus3.Branches                    20329                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         2831      2.01%      2.01% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            90374     64.09%     66.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              95      0.07%     66.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.02%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           26559     18.83%     85.02% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          14544     10.31%     95.33% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          6583      4.67%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            141013                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        66292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        31027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6646                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7626                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         6074                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1552                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                552                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23874                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               386                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7924                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7761                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             140                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            83                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9902                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10740                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           31                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           57                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        13482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        21424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       494464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1340426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       560192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       710170                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       138624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       210144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3456404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25041                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            92271                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.286666                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.710863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75459     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11047     11.97%     93.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2257      2.45%     96.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3142      3.41%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    366      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92271                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
