2 /*n_tbl*/
1 /*nreg*/
/*loop2 for n_tbl*/
145 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
145 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
26	
212
25	
176
24	
154
23	
143
22	
143
21	
154
20	
176
19	
207
18	
248
18	
42
17	
101
16	
168
15	
243
15	
70
14	
160
14	
2
13	
106
12	
216
12	
77
11	
199
11	
71
10	
205
10	
88
9	
231
9	
124
9	
21
8	
178
8	
84
7	
249
7	
163
7	
80
7	
1
6	
181
6	
108
6	
38
5	
227
5	
163
5	
102
5	
44
4	
243
4	
190
4	
138
4	
89
4	
42
3	
252
3	
209
3	
168
3	
128
3	
90
3	
54
3	
19
2	
241
2	
209
2	
179
2	
150
2	
121
2	
95
2	
69
2	
44
2	
21
1	
254
1	
232
1	
212
1	
192
1	
173
1	
155
1	
137
1	
120
1	
104
1	
89
1	
75
1	
60
1	
47
1	
34
1	
22
1	
10
0	
255
0	
244
0	
234
0	
224
0	
214
0	
205
0	
196
0	
188
0	
180
0	
172
0	
165
0	
158
0	
151
0	
145
0	
139
0	
133
0	
127
0	
122
0	
117
0	
112
0	
107
0	
102
0	
98
0	
94
0	
90
0	
86
0	
82
0	
79
0	
75
0	
72
0	
69
0	
66
0	
63
0	
61
0	
58
0	
56
0	
53
0	
51
0	
49
0	
47
0	
45
0	
43
0	
41
0	
39
0	
37
0	
36
0	
34
0	
33
0	
31
0	
30
0	
29
0	
28
0	
26
0	
25
0	
24
0	
23
0	
22
0	
21
0	
20
0	
19
0	
18
0	
18
0	
17
0	
16
0	
15
0	
15
0	
14
0	
14
0	
13
/*end contains*/
/*vtable Start*/
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
145 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
0
/*vtable End*/
/*error table Start*/
145
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
-1
0
-1
-1
-1
-1
-1
0
-1
0
-1
-1
0
0
0
0
-1
-1
-2
-1
-2
-1
-3
-2
-1
0
-3
-3
-2
-2
-2
-3
-3
-4
-5
-1
-2
-4
-6
-2
-4
0
-3
/*end loop1*/
/*loop2 for n_tbl*/
224 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
224 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
58	
32
55	
170
53	
77
51	
11
48	
225
46	
206
44	
210
42	
236
41	
26
39	
92
37	
177
36	
24
34	
144
33	
25
31	
177
30	
89
29	
16
27	
213
26	
166
25	
133
24	
112
23	
103
22	
105
21	
118
20	
141
19	
174
18	
216
18	
12
17	
72
16	
140
15	
216
15	
44
14	
136
13	
234
13	
83
12	
194
12	
56
11	
179
11	
52
10	
187
10	
70
9	
215
9	
108
9	
6
8	
164
8	
70
7	
236
7	
150
7	
68
6	
245
6	
169
6	
97
6	
28
5	
217
5	
154
5	
93
5	
35
4	
235
4	
182
4	
131
4	
82
4	
35
3	
246
3	
203
3	
162
3	
122
3	
84
3	
48
3	
14
2	
236
2	
205
2	
174
2	
145
2	
117
2	
91
2	
65
2	
41
2	
17
1	
251
1	
229
1	
209
1	
189
1	
170
1	
152
1	
135
1	
118
1	
102
1	
87
1	
72
1	
58
1	
45
1	
32
1	
20
1	
8
0	
253
0	
242
0	
232
0	
222
0	
213
0	
204
0	
195
0	
187
0	
179
0	
171
0	
164
0	
157
0	
150
0	
144
0	
138
0	
132
0	
126
0	
121
0	
116
0	
111
0	
106
0	
102
0	
97
0	
93
0	
89
0	
85
0	
82
0	
78
0	
75
0	
72
0	
69
0	
66
0	
63
0	
60
0	
58
0	
55
0	
53
0	
51
0	
48
0	
46
0	
44
0	
42
0	
41
0	
39
0	
37
0	
36
0	
34
0	
33
0	
31
0	
30
0	
29
0	
27
0	
26
0	
25
0	
24
0	
23
0	
22
0	
21
0	
20
0	
19
0	
18
0	
18
0	
17
0	
16
0	
15
0	
15
0	
14
0	
13
0	
13
0	
12
0	
12
0	
11
0	
11
0	
10
0	
10
0	
9
0	
9
0	
9
0	
8
0	
8
0	
7
0	
7
0	
7
0	
6
0	
6
0	
6
0	
6
0	
5
0	
5
0	
5
0	
5
0	
4
0	
4
0	
4
0	
4
0	
4
0	
3
0	
3
0	
3
0	
3
0	
3
0	
3
0	
3
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
0
0	
0
/*end contains*/
/*vtable Start*/
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop2 for n_vtbl*/
224
0
0 /*etable,n_eidx,emin,escale in evtbl*/
0
/*vtable End*/
/*error table Start*/
224
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
-1
0
-1
-1
-1
-1
0
-1
0
0
0
0
-1
-1
0
-1
-1
0
-2
-2
-2
-2
0
-1
-2
0
-2
0
-2
-1
0
-3
-2
-2
-2
-2
-2
-2
-3
-3
-4
0
-2
-3
-5
-1
-3
-6
-2
-6
-2
-6
-2
-7
-3
-8
-4
0
-7
-3
-11
-7
-3
-14
-10
-6
-2
-15
-11
-7
-3
-19
-15
-11
-7
-3
-26
-22
-18
-14
-10
-6
-2
-35
-31
-27
-23
-19
-15
-11
-7
-3
-63
-59
-55
-51
-47
-43
-39
-35
-31
-27
-23
-19
-15
-11
-7
-3
0
0
/*end loop2*/