\relax 
\@writefile{toc}{\contentsline {section}{\tocsection {}{1}{Introduction}}{4}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.1}{MicroTCA4.0}}{4}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.2}{AWAKE 2C}}{4}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.3}{A second e- LINAC}}{4}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Regimes (energy levels) that AWAKE can prompt, as compared to other machines. This graph displays particularly the regime of mixing strength versus dark photon mass. [84] Alemany, R.; Alemany, R.; Burrage, C.; Bartosik, H.; Bernhard, J.; Boyd, J.; Brugger, M. Summary Report of Physics Beyond Colliders at CERN. arXiv 2019, arXiv:1902.00260.}}{5}{}\protected@file@percent }
\newlabel{fig:regime}{{1}{5}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces \em  Overall layout of the AWAKE2 (Run C) experiment with both plasma fields.}}{6}{}\protected@file@percent }
\newlabel{fig:run2c1}{{2}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces \em  Schematic overview of the 2 electron injector lines to be controlled.}}{6}{}\protected@file@percent }
\newlabel{fig:elinac}{{3}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces \em  The two electron injector lines (needed for AWAKE run 2C. Left panel : 1e injector line with S-band e-gun and a single S-band RF accelerating structure, Right panel : 2e injector line with S-band e-gun, an X-band buncher and two X-band RF accelerating structures. }}{6}{}\protected@file@percent }
\newlabel{fig:elinac}{{4}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces \em  (top panel) a schematic overview of an electron gun. (bottom panel) a schematic overview of a bunching and acceleration structure. }}{7}{}\protected@file@percent }
\newlabel{fig:run2c.egun}{{5}{7}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.4}{Requirements}}{7}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.5}{Disturbances}}{7}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces \em  Schematic overview of a feedback loop in this context. Note that the data acquisition 'only' acts as an observer.}}{8}{}\protected@file@percent }
\newlabel{fig:loop2023}{{6}{8}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Desired stability properties.}}{8}{}\protected@file@percent }
\newlabel{tab:table1}{{1}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces \em  Layout of the present control loop, with BCs as connected to the MicroTCA crate (names of BC as used in the above figure marked in red). The PID SISO loop focusses on the VM (as input signal) and BC1.fwd (Channel 1, as output signal).}}{9}{}\protected@file@percent }
\newlabel{fig:loop1}{{7}{9}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{1.6}{Pulse compressors}}{9}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces \em  Schematic of a pulse, occuring at 10Hz: (a) (from O.Troeng, 2017) with adjusted time lengths. The Y-axes denote power (Watt). (b) the layout of a pulse (blue square) in terms of the $I$ and $Q$ signals, with triggers from the interlock.}}{10}{}\protected@file@percent }
\newlabel{fig:pulse}{{8}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces \em  (a) The behavior of the SLED pulse compressor (Z.D. Farkas et al., 1974). (b) Photo of the BOC pulse compressor to be used in the first electron injector line, (c) Photo of the SLED-I pulse compressor to be used in the second electron injector line. }}{11}{}\protected@file@percent }
\newlabel{fig:pc}{{9}{11}}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{2}{LLRF Hardware}}{11}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.1}{Setup}}{11}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces \em  Hardware setup.}}{12}{}\protected@file@percent }
\newlabel{fig:pc}{{10}{12}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.2}{ICs on the AMCs.}}{12}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces \em  Foto's of the MicroTCA crate (a) front side of the MicroTCA crate (with the 2 SIS 8300KU digitiser AMCs), (b) rear side of the MicroTCA crate (with the 2 RTMs (DWC8VM1) cards).}}{13}{}\protected@file@percent }
\newlabel{fig:foto}{{11}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {12}{\ignorespaces \em  Schematic of (a) the SIS8300KU AMC and (b) the DWC8VM1 RTM card.}}{13}{}\protected@file@percent }
\newlabel{fig:card}{{12}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {13}{\ignorespaces \em  Signal specifications as to be provided on the frontplate of the RTM (courtesy Struck manual, 2023).}}{14}{}\protected@file@percent }
\newlabel{fig:fp}{{13}{14}}
\@writefile{lof}{\contentsline {figure}{\numberline {14}{\ignorespaces \em  Backplane interconnecting ACMs, and RF-backplane for distributing LO, REF RF and clock signals to the RTMs.}}{14}{}\protected@file@percent }
\newlabel{fig:bp}{{14}{14}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.3}{Installation}}{14}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.4}{Management}}{15}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.5}{Monitoring}}{15}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{2.6}{Interlock and safety}}{15}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {15}{\ignorespaces The interlocks (ILKs) of the design.}}{15}{}\protected@file@percent }
\newlabel{fig:ilk}{{15}{15}}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{3}{Firmware}}{16}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.1}{Overview}}{16}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {16}{\ignorespaces \em  Schematic overview of a feedback loop in this context. Note that the data acquisition 'only' acts as an observer.}}{16}{}\protected@file@percent }
\newlabel{fig:func}{{16}{16}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.2}{Installation}}{16}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.3}{DESY development}}{17}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.4}{DESY's Register Description Language}}{18}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.5}{Numerical data formats}}{18}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.6}{PCI express}}{18}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {17}{\ignorespaces The layout of the AMC backplane of the MicroTCA crate, implementing the PCI express, clock signals and MLVDS trigger lines.}}{18}{}\protected@file@percent }
\newlabel{fig:bp}{{17}{18}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.7}{Timing and clocks}}{19}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {18}{\ignorespaces \em  The paths of the CLOCK signal in the SIS8300KU card (see manual SIS8300KU, p16). Route the desired CLKs through the appropriate MUXes.}}{19}{}\protected@file@percent }
\newlabel{fig:clock}{{18}{19}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.8}{Modules}}{19}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {19}{\ignorespaces \em  Schematic of the complete development. The application-specific logic resides in the {\em  payload}.}}{21}{}\protected@file@percent }
\newlabel{fig:schema}{{19}{21}}
\@writefile{lof}{\contentsline {figure}{\numberline {20}{\ignorespaces \em  Overall design abstracting BSP layer from the payload (application specific) of the FWK design from DESY on which this development is based. See FWK documentation.}}{22}{}\protected@file@percent }
\newlabel{fig:fwk}{{20}{22}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.9}{Memory map}}{22}{}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces \em  Estimated latency in terms of 125 MHz (spacing 8ns) clock cycles.}}{23}{}\protected@file@percent }
\newlabel{tab:delay}{{2}{23}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.10}{Development}}{23}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.11}{Intermediate Frequency}}{23}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{3.12}{Latency}}{23}{}\protected@file@percent }
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{4}{Digital Signal Processing}}{24}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{4.1}{Setup}}{24}{}\protected@file@percent }
\newlabel{eq.c2d}{{1}{24}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{4.2}{I/Q Sampling}}{24}{}\protected@file@percent }
\newlabel{eq.s}{{2}{24}}
\newlabel{eq.siq}{{3}{24}}
\newlabel{eq.diq}{{4}{24}}
\newlabel{eq.af}{{5}{24}}
\@writefile{lof}{\contentsline {figure}{\numberline {21}{\ignorespaces Example of a signal with a fixed I/Q value where $I=1$ and $Q=2$. In this case, we have 4 samples per cycle, and we display 4 cycles of the signal. If the signal has $f=125$Mhz, this would represent 128 nano seconds (i.e. $1.28e-7 s$).}}{24}{}\protected@file@percent }
\newlabel{fig:iq}{{21}{24}}
\@writefile{lof}{\contentsline {figure}{\numberline {22}{\ignorespaces Example of a signal with a varying I/Q value.}}{25}{}\protected@file@percent }
\newlabel{fig:iq2}{{22}{25}}
\newlabel{eq.neariq}{{6}{25}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{4.3}{Two-sample I/Q reconstruction}}{25}{}\protected@file@percent }
\newlabel{eq.neariqsys}{{7}{25}}
\newlabel{eq.neariqsys2}{{8}{25}}
\newlabel{eq.inv2x2}{{9}{26}}
\newlabel{eq.inv2x2b}{{10}{26}}
\newlabel{eq.iq2}{{11}{26}}
\@writefile{lof}{\contentsline {figure}{\numberline {23}{\ignorespaces \em  Example of a signal with a varying I/Q value where I/Q is recovered via above argument. Here white noise with a SNR of 10 is added to the samples.}}{26}{}\protected@file@percent }
\newlabel{fig:iq3}{{23}{26}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{4.4}{Synchronization}}{26}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {24}{\ignorespaces \em  Two readings of a pulse 4s apart. Note that the 'small signal' before the actual pulse (a delay of 28 samples) is due to path mismatching.}}{27}{}\protected@file@percent }
\newlabel{fig:pulsex}{{24}{27}}
\newlabel{eq.csignal}{{12}{27}}
\newlabel{eq.csignal2iq}{{13}{27}}
\newlabel{eq.csignal.offset}{{14}{27}}
\newlabel{eq.csignal.r}{{15}{27}}
\newlabel{eq.csignal.r}{{16}{27}}
\newlabel{eq.csignal.sc}{{17}{27}}
\newlabel{eq.csignal.sc2}{{18}{28}}
\newlabel{eq.csignal.sc3}{{19}{28}}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{5}{Mathematical models and descriptions}}{29}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{5.1}{Pulse compressor}}{29}{}\protected@file@percent }
\newlabel{eq.lcr}{{20}{29}}
\newlabel{eq.lcr2}{{21}{29}}
\@writefile{lof}{\contentsline {figure}{\numberline {25}{\ignorespaces \em  Schematic layout of a SLED-I pulse compressor.}}{29}{}\protected@file@percent }
\newlabel{fig:pc2}{{25}{29}}
\newlabel{eq.lcr1b}{{22}{29}}
\newlabel{eq.lcr3}{{23}{29}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{5.2}{Waveguide}}{29}{}\protected@file@percent }
\newlabel{eq.wave}{{24}{29}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{5.3}{SSPA}}{30}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {26}{\ignorespaces \em  Characterisation of the solid state power amplifier (SSPA) for the S-band (3GHz). (a) $P_{in} - P_{out}$ characterisation of the SSPA (without pre-driver). (b) PA element. (c) Layout (including the pre-driver embedding). (d) Schematic.}}{30}{}\protected@file@percent }
\newlabel{fig:sspa}{{26}{30}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{5.4}{Klystron+K100}}{30}{}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Specifications of the K100 pulse modulator (Scandinova), powered by a Klystron vacuum tube.}}{31}{}\protected@file@percent }
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{6}{Automatic control algorithms}}{31}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{6.1}{PID Control Loops}}{31}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {27}{\ignorespaces \em  Layout of the SISO control loops implemented by a PID controller on both I and Q arms.}}{32}{}\protected@file@percent }
\newlabel{fig:loop2}{{27}{32}}
\newlabel{eq.pidiq}{{25}{32}}
\newlabel{eq:piBC}{{26}{33}}
\newlabel{eq:piBCe}{{27}{33}}
\newlabel{eq:pid}{{28}{33}}
\newlabel{eq:pid}{{29}{33}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{6.2}{Anti-windup filter}}{33}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{6.3}{Feedforward Tables}}{33}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{6.4}{Iterative Learning Control}}{34}{}\protected@file@percent }
\newlabel{eq.ilc}{{30}{34}}
\newlabel{eq.ilc2}{{31}{34}}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{7}{Control firmware}}{35}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{7.1}{Control loop}}{35}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {28}{\ignorespaces \em  Schematic overview of the implemented feedback loop.}}{35}{}\protected@file@percent }
\newlabel{fig:func2}{{28}{35}}
\@writefile{lof}{\contentsline {figure}{\numberline {29}{\ignorespaces \em  A regularly pulsed signal (left panel) can be folded in a multivariate fashion in Pulse-to-Pulse and within-pulse dimensions (right panel).}}{35}{}\protected@file@percent }
\newlabel{fig:pulsed}{{29}{35}}
\@writefile{toc}{\contentsline {subsubsection}{\tocsubsubsection {}{7.1.1}{Within-Pulse feedback}}{35}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\tocsubsubsection {}{7.1.2}{Pulse-to-Pulse feedback}}{36}{}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\tocsection {}{8}{Numerical representation}}{36}{}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\tocsection {}{9}{IP cores}}{36}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {30}{\ignorespaces Overview of the I/Q demodulation core.}}{36}{}\protected@file@percent }
\newlabel{fig:iqcore}{{30}{36}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{9.1}{IQ demodulation core}}{36}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {31}{\ignorespaces Overview of the core implementing a rotation table.}}{36}{}\protected@file@percent }
\newlabel{fig:rotcore}{{31}{36}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{9.2}{Rotation core}}{36}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{9.3}{IIR filter core}}{36}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{9.4}{ILC Control core}}{36}{}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{9.5}{PID core}}{36}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {32}{\ignorespaces Overview of the core realising an Infinite Impulse Response (IIR) filter.}}{37}{}\protected@file@percent }
\newlabel{fig:iircore}{{32}{37}}
\@writefile{lof}{\contentsline {figure}{\numberline {33}{\ignorespaces Overview of the core implementing the Iterative Learning Control (ILC) pulse-to-pulse control loop.}}{37}{}\protected@file@percent }
\newlabel{fig:ilccore}{{33}{37}}
\@writefile{lof}{\contentsline {figure}{\numberline {34}{\ignorespaces Overview of the core implementing a PID feedback control loop}}{37}{}\protected@file@percent }
\newlabel{fig:pidcore}{{34}{37}}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{10}{Graphical User Interface}}{37}{}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {35}{\ignorespaces \em  The GUI developed to monitor and setup the firmware project.}}{38}{}\protected@file@percent }
\newlabel{fig:gui}{{35}{38}}
\@writefile{toc}{\contentsline {subsection}{\tocsubsection {}{10.1}{Software interface to firmware}}{38}{}\protected@file@percent }
\newlabel{tocindent-1}{0pt}
\newlabel{tocindent0}{0pt}
\newlabel{tocindent1}{26.76361pt}
\newlabel{tocindent2}{41.25pt}
\newlabel{tocindent3}{0pt}
\@writefile{toc}{\mbox {}\hrulefill \par }
\@writefile{toc}{\contentsline {section}{\tocsection {}{11}{Conclusion}}{39}{}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\tocsection {}{12}{Research challenges}}{39}{}\protected@file@percent }
\gdef \@abspage@last{39}
