;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @1, @2
	JMP -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP -1, @-20
	ADD @121, 103
	SUB -700, -600
	ADD @121, 103
	SUB -201, <-20
	SUB 100, -100
	SUB <0, @202
	SUB <0, @2
	SUB <0, @202
	JMN 0, #2
	JMN @12, #209
	SLT 210, 30
	ADD 210, 30
	JMN 12, #10
	CMP 210, 30
	JMN 0, #2
	JMN 12, #10
	SLT 121, 91
	JMN @12, #209
	ADD 210, 30
	JMN 12, #10
	ADD @121, 100
	CMP <0, @2
	CMP <0, @2
	JMZ 210, 30
	SLT 121, 90
	SPL 12, #10
	JMZ 210, 30
	JMZ 210, 30
	SPL 12, #10
	SPL 0, #2
	SUB #12, @209
	SPL 12, #10
	CMP -7, <-420
	SPL 0, #2
	ADD 211, 60
	MOV -11, <-20
	MOV 0, <-20
	MOV 0, -2
	MOV 0, -2
	CMP -7, <-420
	DJN -1, @-20
	DJN -1, @-20
