// Seed: 1153647178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output tri id_1;
  wire id_14;
  wire id_15;
  supply1 module_0 = -1'd0;
  assign id_10 = id_7;
  assign id_1  = -1'b0;
  assign id_1  = 1;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd52,
    parameter id_2  = 32'd99
) (
    output logic id_0,
    input  tri0  id_1,
    input  tri   _id_2
    , id_10,
    output wor   id_3,
    output uwire id_4,
    output wor   id_5,
    input  uwire id_6
    , id_11,
    input  wire  id_7,
    output tri   id_8
);
  assign id_5 = 1'b0;
  always @(posedge -1 | id_11) id_0 = -1;
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_14,
      id_14,
      id_11,
      id_12,
      id_10,
      id_12,
      id_10,
      id_14,
      id_13,
      id_10,
      id_13
  );
  always @(posedge -1'b0) begin : LABEL_0
    $unsigned(99);
    ;
  end
  assign id_10 = id_2;
  logic [7:0][id_2 : -1] id_15, id_16, _id_17;
  wire id_18;
  parameter id_19 = (1);
  assign id_16[id_17<=-1] = id_19;
  wire id_20;
  logic [1 : -1] id_21;
  ;
endmodule
