Project Information   e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 02/20/2002 21:19:14

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


RIPPLEADDN


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

rippleaddn
      EPF10K10LC84-3       32     18     0    0         0  %    31       5  %

User Pins:                 32     18     0  



Project Information   e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt

** FILE HIERARCHY **



|ha:ha1|
|fa:fa1|
|fa:fa1~123|
|fa:fa1~146|
|fa:fa1~169|
|fa:fa1~192|
|fa:fa1~215|
|fa:fa1~238|
|fa:fa1~261|
|fa:fa1~284|
|fa:fa1~307|
|fa:fa1~330|
|fa:fa1~353|
|fa:fa1~376|
|fa:fa1~399|
|fa:fa1~422|


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

***** Logic for device 'rippleaddn' compiled without errors.




Device: EPF10K10LC84-3

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f



Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** ERROR SUMMARY **

Info: Chip 'rippleaddn' in device 'EPF10K10LC84-3' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                         ^     
                                                                         C     
                               R                          R  R  R  R     O     
                               E                          E  E  E  E     N     
                               S     V                 G  S  S  S  S     F     
                               E     C                 N  E  E  E  E     _  ^  
                   c           R     C                 D  R  R  R  R  #  D  n  
                   n  s        V     I     x        y  I  V  V  V  V  T  O  C  
                y  m  1  y  y  E  x  N  x  1  x  x  1  N  E  E  E  E  C  N  E  
                5  1  4  4  7  D  5  T  1  4  6  8  1  T  D  D  D  D  K  E  O  
              -----------------------------------------------------------------_ 
            /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
    ^DATA0 | 12                                                              74 | #TDO 
     ^DCLK | 13                                                              73 | y2 
      ^nCE | 14                                                              72 | y0 
      #TDI | 15                                                              71 | y3 
        s1 | 16                                                              70 | x2 
        s0 | 17                                                              69 | x0 
        s3 | 18                                                              68 | GNDINT 
        y1 | 19                                                              67 | y14 
    VCCINT | 20                                                              66 | y15 
       x15 | 21                                                              65 | y13 
       s13 | 22                        EPF10K10LC84-3                        64 | x13 
       s15 | 23                                                              63 | VCCINT 
       s16 | 24                                                              62 | x9 
       s12 | 25                                                              61 | s9 
    GNDINT | 26                                                              60 | s11 
        s6 | 27                                                              59 | y6 
        s5 | 28                                                              58 | x7 
        s4 | 29                                                              57 | #TMS 
        s7 | 30                                                              56 | #TRST 
    ^MSEL0 | 31                                                              55 | ^nSTATUS 
    ^MSEL1 | 32                                                              54 | y9 
           |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
             ------------------------------------------------------------------ 
                V  ^  s  R  y  R  x  V  G  x  x  x  V  G  R  s  s  x  y  R  y  
                C  n  2  E  1  E  3  C  N  1  4  1  C  N  E  1  8  1  8  E  1  
                C  C     S  2  S     C  D  2     0  C  D  S  0     1     S  0  
                I  O     E     E     I  I           I  I  E              E     
                N  N     R     R     N  N           N  N  R              R     
                T  F     V     V     T  T           T  T  V              V     
                   I     E     E                          E              E     
                   G     D     D                          D              D     
                                                                               
                                                                               


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A5       7/ 8( 87%)   2/ 8( 25%)   3/ 8( 37%)    0/2    0/2       8/22( 36%)   
B1       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    0/2    0/2       9/22( 40%)   
C9       8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    0/2    0/2       9/22( 40%)   
C15      8/ 8(100%)   3/ 8( 37%)   2/ 8( 25%)    0/2    0/2       9/22( 40%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            44/53     ( 83%)
Total logic cells used:                         31/576    (  5%)
Total embedded cells used:                       0/24     (  0%)
Total EABs used:                                 0/3      (  0%)
Average fan-in:                                 3.03/4    ( 75%)
Total fan-in:                                  94/2304    (  4%)

Total input pins required:                      32
Total input I/O cell registers required:         0
Total output pins required:                     18
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     31
Total flipflops required:                        0
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                         0/ 576   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  EA  13  14  15  16  17  18  19  20  21  22  23  24  Total(LC/EC)
 A:      0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      7/0  
 B:      8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 C:      0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0     16/0  

Total:   8   0   0   0   7   0   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0     31/0  



Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  69      -     -    A    --      INPUT                0    0    0    3  x0
   3      -     -    -    12      INPUT                0    0    0    2  x1
  70      -     -    A    --      INPUT                0    0    0    2  x2
  39      -     -    -    11      INPUT                0    0    0    2  x3
  43      -     -    -    --      INPUT                0    0    0    2  x4
   5      -     -    -    05      INPUT                0    0    0    2  x5
   1      -     -    -    --      INPUT                0    0    0    2  x6
  58      -     -    C    --      INPUT                0    0    0    2  x7
  84      -     -    -    --      INPUT                0    0    0    2  x8
  62      -     -    C    --      INPUT                0    0    0    2  x9
  44      -     -    -    --      INPUT                0    0    0    2  x10
  50      -     -    -    17      INPUT                0    0    0    2  x11
  42      -     -    -    --      INPUT                0    0    0    2  x12
  64      -     -    B    --      INPUT                0    0    0    2  x13
   2      -     -    -    --      INPUT                0    0    0    2  x14
  21      -     -    B    --      INPUT                0    0    0    2  x15
  72      -     -    A    --      INPUT                0    0    0    3  y0
  19      -     -    A    --      INPUT                0    0    0    2  y1
  73      -     -    A    --      INPUT                0    0    0    2  y2
  71      -     -    A    --      INPUT                0    0    0    2  y3
   8      -     -    -    03      INPUT                0    0    0    2  y4
  11      -     -    -    01      INPUT                0    0    0    2  y5
  59      -     -    C    --      INPUT                0    0    0    2  y6
   7      -     -    -    03      INPUT                0    0    0    2  y7
  51      -     -    -    18      INPUT                0    0    0    2  y8
  54      -     -    -    21      INPUT                0    0    0    2  y9
  53      -     -    -    20      INPUT                0    0    0    2  y10
  83      -     -    -    13      INPUT                0    0    0    2  y11
  37      -     -    -    09      INPUT                0    0    0    2  y12
  65      -     -    B    --      INPUT                0    0    0    2  y13
  67      -     -    B    --      INPUT                0    0    0    2  y14
  66      -     -    B    --      INPUT                0    0    0    2  y15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  10      -     -    -    01     OUTPUT                0    1    0    0  cnm1
  17      -     -    A    --     OUTPUT                0    1    0    0  s0
  16      -     -    A    --     OUTPUT                0    1    0    0  s1
  35      -     -    -    06     OUTPUT                0    1    0    0  s2
  18      -     -    A    --     OUTPUT                0    1    0    0  s3
  29      -     -    C    --     OUTPUT                0    1    0    0  s4
  28      -     -    C    --     OUTPUT                0    1    0    0  s5
  27      -     -    C    --     OUTPUT                0    1    0    0  s6
  30      -     -    C    --     OUTPUT                0    1    0    0  s7
  49      -     -    -    16     OUTPUT                0    1    0    0  s8
  61      -     -    C    --     OUTPUT                0    1    0    0  s9
  48      -     -    -    15     OUTPUT                0    1    0    0  s10
  60      -     -    C    --     OUTPUT                0    1    0    0  s11
  25      -     -    B    --     OUTPUT                0    1    0    0  s12
  22      -     -    B    --     OUTPUT                0    1    0    0  s13
   9      -     -    -    02     OUTPUT                0    1    0    0  s14
  23      -     -    B    --     OUTPUT                0    1    0    0  s15
  24      -     -    B    --     OUTPUT                0    1    0    0  s16


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    A    05        OR2                4    0    1    0  |fa:fa1|:8
   -      4     -    A    05        OR2                4    0    0    2  |fa:fa1|:17
   -      8     -    A    05        OR2                2    1    1    0  |fa:fa1~123|:8
   -      6     -    A    05        OR2                2    1    0    2  |fa:fa1~123|:17
   -      5     -    A    05        OR2                2    1    1    0  |fa:fa1~146|:8
   -      2     -    A    05        OR2                2    1    0    2  |fa:fa1~146|:17
   -      5     -    C    09        OR2                2    1    1    0  |fa:fa1~169|:8
   -      4     -    C    09        OR2                2    1    0    2  |fa:fa1~169|:17
   -      3     -    C    09        OR2                2    1    1    0  |fa:fa1~192|:8
   -      6     -    C    09        OR2                2    1    0    2  |fa:fa1~192|:17
   -      1     -    C    09        OR2                2    1    1    0  |fa:fa1~215|:8
   -      8     -    C    09        OR2                2    1    0    2  |fa:fa1~215|:17
   -      7     -    C    09        OR2                2    1    1    0  |fa:fa1~238|:8
   -      2     -    C    09        OR2                2    1    0    2  |fa:fa1~238|:17
   -      8     -    C    15        OR2                2    1    1    0  |fa:fa1~261|:8
   -      5     -    C    15        OR2                2    1    0    2  |fa:fa1~261|:17
   -      3     -    C    15        OR2                2    1    1    0  |fa:fa1~284|:8
   -      6     -    C    15        OR2                2    1    0    2  |fa:fa1~284|:17
   -      2     -    C    15        OR2                2    1    1    0  |fa:fa1~307|:8
   -      7     -    C    15        OR2                2    1    0    2  |fa:fa1~307|:17
   -      4     -    C    15        OR2                2    1    1    0  |fa:fa1~330|:8
   -      1     -    C    15        OR2                2    1    0    2  |fa:fa1~330|:17
   -      8     -    B    01        OR2                2    1    1    0  |fa:fa1~353|:8
   -      3     -    B    01        OR2                2    1    0    2  |fa:fa1~353|:17
   -      2     -    B    01        OR2                2    1    1    0  |fa:fa1~376|:8
   -      7     -    B    01        OR2                2    1    0    2  |fa:fa1~376|:17
   -      5     -    B    01        OR2                2    1    1    0  |fa:fa1~399|:8
   -      1     -    B    01        OR2                2    1    1    2  |fa:fa1~399|:17
   -      4     -    B    01        OR2                2    1    1    0  |fa:fa1~422|:8
   -      6     -    B    01        OR2                2    1    1    0  |fa:fa1~422|:17
   -      3     -    A    05        OR2                2    0    1    0  |ha:ha1|:5


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       6/ 96(  6%)     5/ 48( 10%)     0/ 48(  0%)    6/16( 37%)      3/16( 18%)     0/16(  0%)
B:       6/ 96(  6%)     5/ 48( 10%)     0/ 48(  0%)    5/16( 31%)      4/16( 25%)     0/16(  0%)
C:       6/ 96(  6%)     7/ 48( 14%)     7/ 48( 14%)    3/16( 18%)      6/16( 37%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
13:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
21:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt
rippleaddn

** EQUATIONS **

x0       : INPUT;
x1       : INPUT;
x2       : INPUT;
x3       : INPUT;
x4       : INPUT;
x5       : INPUT;
x6       : INPUT;
x7       : INPUT;
x8       : INPUT;
x9       : INPUT;
x10      : INPUT;
x11      : INPUT;
x12      : INPUT;
x13      : INPUT;
x14      : INPUT;
x15      : INPUT;
y0       : INPUT;
y1       : INPUT;
y2       : INPUT;
y3       : INPUT;
y4       : INPUT;
y5       : INPUT;
y6       : INPUT;
y7       : INPUT;
y8       : INPUT;
y9       : INPUT;
y10      : INPUT;
y11      : INPUT;
y12      : INPUT;
y13      : INPUT;
y14      : INPUT;
y15      : INPUT;

-- Node name is 'cnm1' 
-- Equation name is 'cnm1', type is output 
cnm1     =  _LC1_B1;

-- Node name is 's0' 
-- Equation name is 's0', type is output 
s0       =  _LC3_A5;

-- Node name is 's1' 
-- Equation name is 's1', type is output 
s1       =  _LC1_A5;

-- Node name is 's2' 
-- Equation name is 's2', type is output 
s2       =  _LC8_A5;

-- Node name is 's3' 
-- Equation name is 's3', type is output 
s3       =  _LC5_A5;

-- Node name is 's4' 
-- Equation name is 's4', type is output 
s4       =  _LC5_C9;

-- Node name is 's5' 
-- Equation name is 's5', type is output 
s5       =  _LC3_C9;

-- Node name is 's6' 
-- Equation name is 's6', type is output 
s6       =  _LC1_C9;

-- Node name is 's7' 
-- Equation name is 's7', type is output 
s7       =  _LC7_C9;

-- Node name is 's8' 
-- Equation name is 's8', type is output 
s8       =  _LC8_C15;

-- Node name is 's9' 
-- Equation name is 's9', type is output 
s9       =  _LC3_C15;

-- Node name is 's10' 
-- Equation name is 's10', type is output 
s10      =  _LC2_C15;

-- Node name is 's11' 
-- Equation name is 's11', type is output 
s11      =  _LC4_C15;

-- Node name is 's12' 
-- Equation name is 's12', type is output 
s12      =  _LC8_B1;

-- Node name is 's13' 
-- Equation name is 's13', type is output 
s13      =  _LC2_B1;

-- Node name is 's14' 
-- Equation name is 's14', type is output 
s14      =  _LC5_B1;

-- Node name is 's15' 
-- Equation name is 's15', type is output 
s15      =  _LC4_B1;

-- Node name is 's16' 
-- Equation name is 's16', type is output 
s16      =  _LC6_B1;

-- Node name is '|fa:fa1|:8' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = LCELL( _EQ001);
  _EQ001 =  x0 &  x1 &  y0 &  y1
         #  x0 & !x1 &  y0 & !y1
         # !x0 &  x1 & !y1
         #  x1 & !y0 & !y1
         # !x0 & !x1 &  y1
         # !x1 & !y0 &  y1;

-- Node name is '|fa:fa1|:17' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = LCELL( _EQ002);
  _EQ002 =  x1 &  y1
         #  x0 &  x1 &  y0
         #  x0 &  y0 &  y1;

-- Node name is '|fa:fa1~123|:8' 
-- Equation name is '_LC8_A5', type is buried 
_LC8_A5  = LCELL( _EQ003);
  _EQ003 = !_LC4_A5 &  x2 & !y2
         # !_LC4_A5 & !x2 &  y2
         #  _LC4_A5 &  x2 &  y2
         #  _LC4_A5 & !x2 & !y2;

-- Node name is '|fa:fa1~123|:17' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = LCELL( _EQ004);
  _EQ004 =  _LC4_A5 &  x2
         #  x2 &  y2
         #  _LC4_A5 &  y2;

-- Node name is '|fa:fa1~146|:8' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = LCELL( _EQ005);
  _EQ005 = !_LC6_A5 & !x3 &  y3
         # !_LC6_A5 &  x3 & !y3
         #  _LC6_A5 &  x3 &  y3
         #  _LC6_A5 & !x3 & !y3;

-- Node name is '|fa:fa1~146|:17' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ006);
  _EQ006 =  _LC6_A5 &  y3
         #  _LC6_A5 &  x3
         #  x3 &  y3;

-- Node name is '|fa:fa1~169|:8' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ007);
  _EQ007 = !_LC2_A5 &  x4 & !y4
         # !_LC2_A5 & !x4 &  y4
         #  _LC2_A5 &  x4 &  y4
         #  _LC2_A5 & !x4 & !y4;

-- Node name is '|fa:fa1~169|:17' 
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = LCELL( _EQ008);
  _EQ008 =  _LC2_A5 &  x4
         #  x4 &  y4
         #  _LC2_A5 &  y4;

-- Node name is '|fa:fa1~192|:8' 
-- Equation name is '_LC3_C9', type is buried 
_LC3_C9  = LCELL( _EQ009);
  _EQ009 = !_LC4_C9 & !x5 &  y5
         # !_LC4_C9 &  x5 & !y5
         #  _LC4_C9 &  x5 &  y5
         #  _LC4_C9 & !x5 & !y5;

-- Node name is '|fa:fa1~192|:17' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ010);
  _EQ010 =  _LC4_C9 &  y5
         #  _LC4_C9 &  x5
         #  x5 &  y5;

-- Node name is '|fa:fa1~215|:8' 
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = LCELL( _EQ011);
  _EQ011 = !_LC6_C9 &  x6 & !y6
         # !_LC6_C9 & !x6 &  y6
         #  _LC6_C9 &  x6 &  y6
         #  _LC6_C9 & !x6 & !y6;

-- Node name is '|fa:fa1~215|:17' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = LCELL( _EQ012);
  _EQ012 =  _LC6_C9 &  x6
         #  x6 &  y6
         #  _LC6_C9 &  y6;

-- Node name is '|fa:fa1~238|:8' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = LCELL( _EQ013);
  _EQ013 = !_LC8_C9 & !x7 &  y7
         # !_LC8_C9 &  x7 & !y7
         #  _LC8_C9 &  x7 &  y7
         #  _LC8_C9 & !x7 & !y7;

-- Node name is '|fa:fa1~238|:17' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = LCELL( _EQ014);
  _EQ014 =  _LC8_C9 &  y7
         #  _LC8_C9 &  x7
         #  x7 &  y7;

-- Node name is '|fa:fa1~261|:8' 
-- Equation name is '_LC8_C15', type is buried 
_LC8_C15 = LCELL( _EQ015);
  _EQ015 = !_LC2_C9 &  x8 & !y8
         # !_LC2_C9 & !x8 &  y8
         #  _LC2_C9 &  x8 &  y8
         #  _LC2_C9 & !x8 & !y8;

-- Node name is '|fa:fa1~261|:17' 
-- Equation name is '_LC5_C15', type is buried 
_LC5_C15 = LCELL( _EQ016);
  _EQ016 =  _LC2_C9 &  x8
         #  x8 &  y8
         #  _LC2_C9 &  y8;

-- Node name is '|fa:fa1~284|:8' 
-- Equation name is '_LC3_C15', type is buried 
_LC3_C15 = LCELL( _EQ017);
  _EQ017 = !_LC5_C15 & !x9 &  y9
         # !_LC5_C15 &  x9 & !y9
         #  _LC5_C15 &  x9 &  y9
         #  _LC5_C15 & !x9 & !y9;

-- Node name is '|fa:fa1~284|:17' 
-- Equation name is '_LC6_C15', type is buried 
_LC6_C15 = LCELL( _EQ018);
  _EQ018 =  _LC5_C15 &  y9
         #  _LC5_C15 &  x9
         #  x9 &  y9;

-- Node name is '|fa:fa1~307|:8' 
-- Equation name is '_LC2_C15', type is buried 
_LC2_C15 = LCELL( _EQ019);
  _EQ019 = !_LC6_C15 &  x10 & !y10
         # !_LC6_C15 & !x10 &  y10
         #  _LC6_C15 &  x10 &  y10
         #  _LC6_C15 & !x10 & !y10;

-- Node name is '|fa:fa1~307|:17' 
-- Equation name is '_LC7_C15', type is buried 
_LC7_C15 = LCELL( _EQ020);
  _EQ020 =  _LC6_C15 &  x10
         #  x10 &  y10
         #  _LC6_C15 &  y10;

-- Node name is '|fa:fa1~330|:8' 
-- Equation name is '_LC4_C15', type is buried 
_LC4_C15 = LCELL( _EQ021);
  _EQ021 = !_LC7_C15 & !x11 &  y11
         # !_LC7_C15 &  x11 & !y11
         #  _LC7_C15 &  x11 &  y11
         #  _LC7_C15 & !x11 & !y11;

-- Node name is '|fa:fa1~330|:17' 
-- Equation name is '_LC1_C15', type is buried 
_LC1_C15 = LCELL( _EQ022);
  _EQ022 =  _LC7_C15 &  y11
         #  _LC7_C15 &  x11
         #  x11 &  y11;

-- Node name is '|fa:fa1~353|:8' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = LCELL( _EQ023);
  _EQ023 = !_LC1_C15 &  x12 & !y12
         # !_LC1_C15 & !x12 &  y12
         #  _LC1_C15 &  x12 &  y12
         #  _LC1_C15 & !x12 & !y12;

-- Node name is '|fa:fa1~353|:17' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = LCELL( _EQ024);
  _EQ024 =  _LC1_C15 &  x12
         #  x12 &  y12
         #  _LC1_C15 &  y12;

-- Node name is '|fa:fa1~376|:8' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = LCELL( _EQ025);
  _EQ025 = !_LC3_B1 & !x13 &  y13
         # !_LC3_B1 &  x13 & !y13
         #  _LC3_B1 &  x13 &  y13
         #  _LC3_B1 & !x13 & !y13;

-- Node name is '|fa:fa1~376|:17' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = LCELL( _EQ026);
  _EQ026 =  _LC3_B1 &  y13
         #  _LC3_B1 &  x13
         #  x13 &  y13;

-- Node name is '|fa:fa1~399|:8' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = LCELL( _EQ027);
  _EQ027 = !_LC7_B1 &  x14 & !y14
         # !_LC7_B1 & !x14 &  y14
         #  _LC7_B1 &  x14 &  y14
         #  _LC7_B1 & !x14 & !y14;

-- Node name is '|fa:fa1~399|:17' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ028);
  _EQ028 =  _LC7_B1 &  x14
         #  x14 &  y14
         #  _LC7_B1 &  y14;

-- Node name is '|fa:fa1~422|:8' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = LCELL( _EQ029);
  _EQ029 = !_LC1_B1 & !x15 &  y15
         # !_LC1_B1 &  x15 & !y15
         #  _LC1_B1 &  x15 &  y15
         #  _LC1_B1 & !x15 & !y15;

-- Node name is '|fa:fa1~422|:17' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = LCELL( _EQ030);
  _EQ030 =  _LC1_B1 &  y15
         #  _LC1_B1 &  x15
         #  x15 &  y15;

-- Node name is '|ha:ha1|:5' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = LCELL( _EQ031);
  _EQ031 =  x0 & !y0
         # !x0 &  y0;



Project Information   e:\vhdldesigns\ee231\designproblems\02alu\rippleaddn.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = WYSIWYG

      Logic option settings in 'WYSIWYG' style for 'FLEX10K' family

      CARRY_CHAIN                         = manual
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = manual
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = off
      DUPLICATE_LOGIC_EXTRACTION          = off
      MINIMIZATION                        = part
      MULTI_LEVEL_FACTORING               = off
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = off
      REFACTORIZATION                     = off
      REGISTER_OPTIMIZATION               = off
      RESYNTHESIZE_NETWORK                = off
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = off
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:05


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,225K
