<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-548</identifier><datestamp>2011-12-15T09:56:42Z</datestamp><dc:title>Comprehensive simulation of program, erase and retention in charge tapping flash memories</dc:title><dc:creator>PAUL, A</dc:creator><dc:creator>CHSRIDHAR</dc:creator><dc:creator>GEDAM, S</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>flash memories</dc:subject><dc:subject>logic simulation</dc:subject><dc:subject>optimisation</dc:subject><dc:description>A simulator is developed for SONOS flash memories to predict program (P), erase (E) and retention (R) behavior under uniform ID operation. It provides insight on the impact of trap parameters on P, E and R and can be used to optimize memory stacks.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-05T13:00:47Z</dc:date><dc:date>2011-11-28T07:04:27Z</dc:date><dc:date>2011-12-15T09:56:42Z</dc:date><dc:date>2009-01-05T13:00:47Z</dc:date><dc:date>2011-11-28T07:04:27Z</dc:date><dc:date>2011-12-15T09:56:42Z</dc:date><dc:date>2006</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the International Electron Devices Meeting, San Francisco, USA, 11-13 December 2006, 1-4</dc:identifier><dc:identifier>1-4244-0439-8</dc:identifier><dc:identifier>10.1109/IEDM.2006.346793</dc:identifier><dc:identifier>http://hdl.handle.net/10054/548</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/548</dc:identifier><dc:language>en</dc:language></oai_dc:dc>