
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9085689 heartbeat IPC: 1.96483 cumulative IPC: 1.96483 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14212858 heartbeat IPC: 1.95039 cumulative IPC: 1.95759 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18674560 heartbeat IPC: 2.2413 cumulative IPC: 2.04382 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23763193 heartbeat IPC: 1.96516 cumulative IPC: 2.02357 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28624832 heartbeat IPC: 2.05692 cumulative IPC: 2.03016 (Simulation time: 0 hr 6 min 18 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33334685 heartbeat IPC: 2.12321 cumulative IPC: 2.04509 (Simulation time: 0 hr 7 min 24 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37884708 heartbeat IPC: 2.19779 cumulative IPC: 2.0656 (Simulation time: 0 hr 8 min 31 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42237971 heartbeat IPC: 2.29713 cumulative IPC: 2.09195 (Simulation time: 0 hr 9 min 34 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46573973 heartbeat IPC: 2.30627 cumulative IPC: 2.11378 (Simulation time: 0 hr 10 min 37 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50921153 heartbeat IPC: 2.30034 cumulative IPC: 2.13106 (Simulation time: 0 hr 11 min 38 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46924964 cumulative IPC: 2.13106 (Simulation time: 0 hr 11 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13106 instructions: 100000001 cycles: 46924964
cpu0_DTLB TOTAL     ACCESS:   40468308  HIT:   40460360  MISS:       7948
cpu0_DTLB LOAD      ACCESS:   32304957  HIT:   32302091  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8163351  HIT:    8158269  MISS:       5082
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.8598 cycles
cpu0_ITLB TOTAL     ACCESS:     797025  HIT:     796918  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797025  HIT:     796918  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64614  HIT:      64278  MISS:        336
cpu0_L1I LOAD      ACCESS:      64614  HIT:      64278  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 307.384 cycles
cpu0_STLB TOTAL     ACCESS:       8055  HIT:       7275  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5082  HIT:       4469  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 181.135 cycles
cpu0_L1D TOTAL     ACCESS:   32200846  HIT:   31735125  MISS:     465721
cpu0_L1D LOAD      ACCESS:   28654532  HIT:   28497979  MISS:     156553
cpu0_L1D RFO       ACCESS:    3545545  HIT:    3236560  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        586  MISS:        183
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 372.458 cycles
cpu0_L2C TOTAL     ACCESS:     772279  HIT:     485088  MISS:     287191
cpu0_L2C LOAD      ACCESS:     156889  HIT:     142203  MISS:      14686
cpu0_L2C RFO       ACCESS:     308985  HIT:      36534  MISS:     272451
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306222  HIT:     306185  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        183  HIT:        166  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 586.487 cycles
LLC TOTAL     ACCESS:     557453  HIT:     269347  MISS:     288106
LLC LOAD      ACCESS:      14686  HIT:      11735  MISS:       2951
LLC RFO       ACCESS:     272306  HIT:     111928  MISS:     160378
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270444  HIT:     145675  MISS:     124769
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 563.704 cycles
Insertion Distribution: 
	LOAD 32 0 4036 182 
	RFO 8030 0 47011 136080 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 125550 
	 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1984  ROW_BUFFER_MISS:     161347
 DBUS AVG_CONGESTED_CYCLE:     3.9927
 WQ ROW_BUFFER_HIT:      10508  ROW_BUFFER_MISS:     145901  FULL:       4132


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.847
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

