INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:215]
INFO: [VRFC 10-2458] undeclared symbol clk_out2_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:234]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/vivado/DeathRace.srcs/sources_1/new/Klawiatura_ps2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:16]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:17]
INFO: [VRFC 10-311] analyzing module vga_example
ERROR: [VRFC 10-2787] module vga_example ignored due to previous errors [C:/Users/Mateusz/Documents/GitHub/uec2_DeathRace/src/sources_1/imports/project_1/vga_example.v:20]
