<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: hal_i2s_lld.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__i2s__lld_8c_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_i2s_lld.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__i2s__lld_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @file    SPIv1/hal_i2s_lld.c</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @brief   STM32 I2S subsystem low level driver source.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @addtogroup I2S</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if HAL_USE_I2S || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* Driver local definitions.                                                 */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define I2S1_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI1_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">                       STM32_SPI1_RX_DMA_CHN)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define I2S1_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI1_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">                       STM32_SPI1_TX_DMA_CHN)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define I2S2_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI2_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">                       STM32_SPI2_RX_DMA_CHN)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define I2S2_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI2_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                       STM32_SPI2_TX_DMA_CHN)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define I2S3_RX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI3_RX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">                       STM32_SPI3_RX_DMA_CHN)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define I2S3_TX_DMA_CHANNEL                                                 \</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">  STM32_DMA_GETCHANNEL(STM32_I2S_SPI3_TX_DMA_STREAM,                        \</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">                       STM32_SPI3_TX_DMA_CHN)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * Static I2S settings for I2S1.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if !STM32_I2S_IS_MASTER(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define STM32_I2S1_CFGR_CFG                 0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define STM32_I2S1_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_0</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI1_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define STM32_I2S1_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_1</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define STM32_I2S1_CFGR_CFG                 (SPI_I2SCFGR_I2SCFG_1 |         \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">                                             SPI_I2SCFGR_I2SCFG_0)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI1_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * Static I2S settings for I2S2.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if !STM32_I2S_IS_MASTER(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define STM32_I2S2_CFGR_CFG                 0</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define STM32_I2S2_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_0</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI2_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define STM32_I2S2_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_1</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define STM32_I2S2_CFGR_CFG                 (SPI_I2SCFGR_I2SCFG_1 |         \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                             SPI_I2SCFGR_I2SCFG_0)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI2_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * Static I2S settings for I2S3.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if !STM32_I2S_IS_MASTER(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define STM32_I2S3_CFGR_CFG                 0</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define STM32_I2S3_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_0</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI3_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define STM32_I2S3_CFGR_CFG                 SPI_I2SCFGR_I2SCFG_1</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define STM32_I2S3_CFGR_CFG                 (SPI_I2SCFGR_I2SCFG_1 |         \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                             SPI_I2SCFGR_I2SCFG_0)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_I2S_IS_MASTER(STM32_I2S_SPI3_MODE) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Driver exported variables.                                                */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/** @brief I2S1 driver identifier.*/</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI1 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga15a5e9934a85bbbea849851819c1bfeb">  123</a></span>&#160;<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> <a class="code" href="group___i2_s.html#ga15a5e9934a85bbbea849851819c1bfeb">I2SD1</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/** @brief I2S2 driver identifier.*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI2 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga22601d28a434dda8181aead7389cd632">  128</a></span>&#160;<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> <a class="code" href="group___i2_s.html#ga22601d28a434dda8181aead7389cd632">I2SD2</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/** @brief I2S3 driver identifier.*/</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI3 || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga0cdfe0cf3d5c1627fb0071e2580bf776">  133</a></span>&#160;<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> <a class="code" href="group___i2_s.html#ga0cdfe0cf3d5c1627fb0071e2580bf776">I2SD3</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Driver local variables and types.                                         */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* Driver local functions.                                                   */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI1_MODE) ||                            \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    STM32_I2S_RX_ENABLED(STM32_I2S_SPI2_MODE) ||                            \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    STM32_I2S_RX_ENABLED(STM32_I2S_SPI3_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * @brief   Shared end-of-rx service routine.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">  153</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">i2s_lld_serve_rx_interrupt</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp, uint32_t flags) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  (void)i2sp;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#if defined(STM32_I2S_DMA_ERROR_HOOK)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="group___i2_s.html#ga20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a>(i2sp);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">/* Callbacks handling, note it is portable code defined in the high</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">     level driver.*/</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_TCIF) != 0) {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">/* Transfer complete processing.*/</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="group___i2_s.html#ga9726c43d07782e8aa8b3b108367f6051">_i2s_isr_full_code</a>(i2sp);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_HTIF) != 0) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">/* Half transfer processing.*/</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="group___i2_s.html#ga6bc1385173bb54819b1cb4239eea8401">_i2s_isr_half_code</a>(i2sp);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI1_MODE) ||                            \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    STM32_I2S_TX_ENABLED(STM32_I2S_SPI2_MODE) ||                            \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    STM32_I2S_TX_ENABLED(STM32_I2S_SPI3_MODE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * @brief   Shared end-of-tx service routine.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * @param[in] flags     pre-shifted content of the ISR register</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">  186</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">i2s_lld_serve_tx_interrupt</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp, uint32_t flags) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  (void)i2sp;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* DMA errors handling.*/</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if defined(STM32_I2S_DMA_ERROR_HOOK)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="group___i2_s.html#ga20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a>(i2sp);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  }</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">/* Callbacks handling, note it is portable code defined in the high</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">     level driver.*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_TCIF) != 0) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">/* Transfer complete processing.*/</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="group___i2_s.html#ga9726c43d07782e8aa8b3b108367f6051">_i2s_isr_full_code</a>(i2sp);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((flags &amp; STM32_DMA_ISR_HTIF) != 0) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">/* Half transfer processing.*/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="group___i2_s.html#ga6bc1385173bb54819b1cb4239eea8401">_i2s_isr_half_code</a>(i2sp);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* Driver interrupt handlers.                                                */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* Driver exported functions.                                                */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * @brief   Low level I2S driver initialization.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">  223</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">i2s_lld_init</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI1</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="group___i2_s.html#ga76d623edb6e6c9a7b068abcdeec94707">i2sObjectInit</a>(&amp;I2SD1);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>       = SPI1;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#a8a76bd244d85d4279acf6cf9e57e3bb3">cfg</a>       = STM32_I2S1_CFGR_CFG;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI1_RX_DMA_STREAM);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = STM32_DMA_CR_CHSEL(I2S1_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#ga4c85010f553e0eb3791f1bbb6b646825">STM32_I2S_SPI1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = NULL;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = 0;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI1_TX_DMA_STREAM);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = STM32_DMA_CR_CHSEL(I2S1_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#ga4c85010f553e0eb3791f1bbb6b646825">STM32_I2S_SPI1_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = NULL;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  I2SD1.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = 0;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI2</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="group___i2_s.html#ga76d623edb6e6c9a7b068abcdeec94707">i2sObjectInit</a>(&amp;I2SD2);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>       = SPI2;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#a8a76bd244d85d4279acf6cf9e57e3bb3">cfg</a>       = STM32_I2S2_CFGR_CFG;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI2_RX_DMA_STREAM);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = STM32_DMA_CR_CHSEL(I2S2_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#gac8bf5d54f8163403a4108ef3de30ffbd">STM32_I2S_SPI2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = NULL;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = 0;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI2_TX_DMA_STREAM);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = STM32_DMA_CR_CHSEL(I2S2_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#gac8bf5d54f8163403a4108ef3de30ffbd">STM32_I2S_SPI2_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = NULL;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  I2SD2.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = 0;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI3</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="group___i2_s.html#ga76d623edb6e6c9a7b068abcdeec94707">i2sObjectInit</a>(&amp;I2SD3);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>       = SPI3;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#a8a76bd244d85d4279acf6cf9e57e3bb3">cfg</a>       = STM32_I2S3_CFGR_CFG;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI3_RX_DMA_STREAM);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = STM32_DMA_CR_CHSEL(I2S3_RX_DMA_CHANNEL) |</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#ga6c1411b30180879096a278d276620892">STM32_I2S_SPI3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                    STM32_DMA_CR_DIR_P2M |</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>     = NULL;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a> = 0;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = <a class="code" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(STM32_I2S_SPI3_TX_DMA_STREAM);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = STM32_DMA_CR_CHSEL(I2S3_TX_DMA_CHANNEL) |</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                    STM32_DMA_CR_PL(<a class="code" href="group___i2_s.html#ga6c1411b30180879096a278d276620892">STM32_I2S_SPI3_DMA_PRIORITY</a>) |</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                    STM32_DMA_CR_PSIZE_HWORD |</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                    STM32_DMA_CR_MSIZE_HWORD |</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                    STM32_DMA_CR_DIR_M2P |</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                    STM32_DMA_CR_MINC |</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                    STM32_DMA_CR_CIRC |</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                    STM32_DMA_CR_HTIE |</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                    STM32_DMA_CR_TCIE |</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                    <a class="code" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a> |</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                    STM32_DMA_CR_TEIE;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>     = NULL;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  I2SD3.<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a> = 0;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;}</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> * @brief   Configures and activates the I2S peripheral.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6">  353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6">i2s_lld_start</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* If in stopped state then enables the SPI and DMA clocks.*/</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">if</span> (i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a5976b008c0b9e3fe18a4ff797e936fea">state</a> == <a class="code" href="group___i2_s.html#ggaf9f232130142b79854a54839f893dd10a00e720aa4ca03977c4ed5f3c7add461c">I2S_STOP</a>) {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI1</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD1 == i2sp) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      <span class="comment">/* Enabling I2S unit clock.*/</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                            <a class="code" href="group___i2_s.html#ga7bf65cf783cb38a1e7701de2b8532b12">STM32_I2S_SPI1_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">i2s_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_RXDMAEN;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI1_MODE)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                            <a class="code" href="group___i2_s.html#ga7bf65cf783cb38a1e7701de2b8532b12">STM32_I2S_SPI1_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">i2s_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_TXDMAEN;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI2</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD2 == i2sp) {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <span class="comment">/* Enabling I2S unit clock.*/</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                            <a class="code" href="group___i2_s.html#ga8c246418932b7600c8226c1d8795b3e0">STM32_I2S_SPI2_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">i2s_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_RXDMAEN;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI2_MODE)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                            <a class="code" href="group___i2_s.html#ga8c246418932b7600c8226c1d8795b3e0">STM32_I2S_SPI2_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">i2s_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_TXDMAEN;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI3</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD3 == i2sp) {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="keywordtype">bool</span> b;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">/* Enabling I2S unit clock.*/</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#if STM32_I2S_RX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                            <a class="code" href="group___i2_s.html#ga8efaca9152088f4b512f9fcd3c5cc3b4">STM32_I2S_SPI3_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">i2s_lld_serve_rx_interrupt</a>,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_RXDMAEN;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#if STM32_I2S_TX_ENABLED(STM32_I2S_SPI3_MODE)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      b = <a class="code" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                            <a class="code" href="group___i2_s.html#ga8efaca9152088f4b512f9fcd3c5cc3b4">STM32_I2S_SPI3_IRQ_PRIORITY</a>,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                            (<a class="code" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>)<a class="code" href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">i2s_lld_serve_tx_interrupt</a>,</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                            (<span class="keywordtype">void</span> *)i2sp);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <a class="code" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>(!b, <span class="stringliteral">&quot;stream already allocated&quot;</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <span class="comment">/* CRs settings are done here because those never changes until</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">         the driver is stopped.*/</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR1 = 0;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = SPI_CR2_TXDMAEN;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">/* I2S (re)configuration.*/</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;I2SPR   = i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#a0e60392ed7f09dfe87535c7209e1d476">i2spr</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;I2SCFGR = i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#a7eab5a40525eeb4f77c8142963c80db8">i2scfgr</a> | i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a8a76bd244d85d4279acf6cf9e57e3bb3">cfg</a> | SPI_I2SCFGR_I2SMOD;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * @brief   Deactivates the I2S peripheral.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5">  473</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5">i2s_lld_stop</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">/* If in ready state then disables the SPI clock.*/</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">if</span> (i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a5976b008c0b9e3fe18a4ff797e936fea">state</a> == <a class="code" href="group___i2_s.html#ggaf9f232130142b79854a54839f893dd10a4cc79dfba4ccacdea7853b0e03e7ab00">I2S_READY</a>) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* SPI disable.*/</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;CR2 = 0;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>)</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <a class="code" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI1</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD1 == i2sp)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gabfbd7959620475b88584f01e790ebb8f">rccDisableSPI1</a>();</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI2</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD2 == i2sp)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#gae903fa8785866af9e2323aa8b5cb0ac0">rccDisableSPI2</a>();</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#if STM32_I2S_USE_SPI3</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">if</span> (&amp;I2SD3 == i2sp)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      <a class="code" href="group___s_t_m32_f1xx___r_c_c.html#ga2ed5a8874b9c018a32e8b9da54de84b9">rccDisableSPI3</a>();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> * @brief   Starts a I2S data exchange.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">  509</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordtype">size_t</span> size = i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#a96f126316a74b2270949db09fb21d4d2">size</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">/* In 32 bit modes the DMA has to perform double operations because fetches</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">     are always performed using 16 bit accesses.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">     DATLEN   CHLEN   SIZE</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">     00 (16)  0 (16)  16</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">     00 (16)  1 (32)  16</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">     01 (24)  X       32</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">     10 (32)  X       32</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">     11 (NA)  X       NA</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">if</span> ((i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#a7eab5a40525eeb4f77c8142963c80db8">i2scfgr</a> &amp; SPI_I2SCFGR_DATLEN) != 0)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    size *= 2;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">/* RX DMA setup.*/</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>, i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">rxdmamode</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>, &amp;i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;DR);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>, i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#aa0c79582c87f2bfcd2ff029216d03cbb">rx_buffer</a>);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>, size);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">/* TX DMA setup.*/</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>, i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">txdmamode</a>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>, &amp;i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;DR);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>, i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">config</a>-&gt;<a class="code" href="struct_i2_s_config.html#a2d54ab9261d32428d7048b79b8a2730b">tx_buffer</a>);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>, size);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="comment">/* Starting transfer.*/</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;I2SCFGR |= SPI_I2SCFGR_I2SE;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> * @brief   Stops the ongoing data exchange.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * @details The ongoing data exchange, if any, is stopped, if the driver</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *          was not active the function does nothing.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * @param[in] i2sp      pointer to the @p I2SDriver object</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> * @notapi</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998">  555</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998">i2s_lld_stop_exchange</a>(<a class="code" href="struct_i2_s_driver.html">I2SDriver</a> *i2sp) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">/* Stop TX DMA, if enabled.*/</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">dmatx</a>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* From the RM: To switch off the I2S, by clearing I2SE, it is mandatory</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">       to wait for TXE = 1 and BSY = 0.*/</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">while</span> ((i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;SR &amp; (SPI_SR_TXE | SPI_SR_BSY)) != SPI_SR_TXE)</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      ;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="comment">/* Stop SPI/I2S peripheral.*/</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">spi</a>-&gt;I2SCFGR &amp;= ~SPI_I2SCFGR_I2SE;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">/* Stop RX DMA, if enabled.*/</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">if</span> (NULL != i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>)</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(i2sp-&gt;<a class="code" href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">dmarx</a>);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;}</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HAL_USE_I2S */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/** @} */</span></div><div class="ttc" id="group___i2_s_html_ga15a5e9934a85bbbea849851819c1bfeb"><div class="ttname"><a href="group___i2_s.html#ga15a5e9934a85bbbea849851819c1bfeb">I2SD1</a></div><div class="ttdeci">I2SDriver I2SD1</div><div class="ttdoc">I2S1 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00123">hal_i2s_lld.c:123</a></div></div>
<div class="ttc" id="group___i2_s_html_ga8efaca9152088f4b512f9fcd3c5cc3b4"><div class="ttname"><a href="group___i2_s.html#ga8efaca9152088f4b512f9fcd3c5cc3b4">STM32_I2S_SPI3_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI3_IRQ_PRIORITY</div><div class="ttdoc">I2S3 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00132">hal_i2s_lld.h:132</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga2ed5a8874b9c018a32e8b9da54de84b9"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga2ed5a8874b9c018a32e8b9da54de84b9">rccDisableSPI3</a></div><div class="ttdeci">#define rccDisableSPI3()</div><div class="ttdoc">Disables the SPI3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00609">stm32_rcc.h:609</a></div></div>
<div class="ttc" id="group___i2_s_html_ga6799b0b297241e85aeda104e7c317463"><div class="ttname"><a href="group___i2_s.html#ga6799b0b297241e85aeda104e7c317463">i2s_lld_serve_rx_interrupt</a></div><div class="ttdeci">static void i2s_lld_serve_rx_interrupt(I2SDriver *i2sp, uint32_t flags)</div><div class="ttdoc">Shared end-of-rx service routine. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00153">hal_i2s_lld.c:153</a></div></div>
<div class="ttc" id="group___i2_s_html_ga3fd2b5511428130331bc4ba5dd3253ee"><div class="ttname"><a href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">i2s_lld_init</a></div><div class="ttdeci">void i2s_lld_init(void)</div><div class="ttdoc">Low level I2S driver initialization. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00223">hal_i2s_lld.c:223</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6452a152680448d642add5202980e45d"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a></div><div class="ttdeci">#define STM32_DMA_CR_DMEIE</div><div class="ttdoc">Ignored by normal DMA. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00187">stm32_dma.h:187</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_a23fd2861f89b2ef513dfb300486789f7"><div class="ttname"><a href="struct_i2_s_driver.html#a23fd2861f89b2ef513dfb300486789f7">I2SDriver::dmarx</a></div><div class="ttdeci">const stm32_dma_stream_t * dmarx</div><div class="ttdoc">Receive DMA stream or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00381">hal_i2s_lld.h:381</a></div></div>
<div class="ttc" id="group___i2_s_html_ga3a8cc1fe9eb29ab73b55e1ec076777d5"><div class="ttname"><a href="group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5">i2s_lld_stop</a></div><div class="ttdeci">void i2s_lld_stop(I2SDriver *i2sp)</div><div class="ttdoc">Deactivates the I2S peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00473">hal_i2s_lld.c:473</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gabfbd7959620475b88584f01e790ebb8f"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gabfbd7959620475b88584f01e790ebb8f">rccDisableSPI1</a></div><div class="ttdeci">#define rccDisableSPI1()</div><div class="ttdoc">Disables the SPI1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00561">stm32_rcc.h:561</a></div></div>
<div class="ttc" id="struct_i2_s_config_html_a0e60392ed7f09dfe87535c7209e1d476"><div class="ttname"><a href="struct_i2_s_config.html#a0e60392ed7f09dfe87535c7209e1d476">I2SConfig::i2spr</a></div><div class="ttdeci">int16_t i2spr</div><div class="ttdoc">Configuration of the I2SPR register. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00354">hal_i2s_lld.h:354</a></div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div><div class="ttdoc">HAL subsystem header. </div></div>
<div class="ttc" id="struct_i2_s_config_html_a2d54ab9261d32428d7048b79b8a2730b"><div class="ttname"><a href="struct_i2_s_config.html#a2d54ab9261d32428d7048b79b8a2730b">I2SConfig::tx_buffer</a></div><div class="ttdeci">const void * tx_buffer</div><div class="ttdoc">Transmission buffer pointer. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00323">hal_i2s_lld.h:323</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga0c328a560450555e91ccab4e90ce23d0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a></div><div class="ttdeci">#define dmaStreamSetMode(dmastp, mode)</div><div class="ttdoc">Programs the stream mode settings. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00335">stm32_dma.h:335</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga38612b9b7bc723229284468b9c1ae479"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a></div><div class="ttdeci">#define dmaStreamEnable(dmastp)</div><div class="ttdoc">DMA stream enable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00358">stm32_dma.h:358</a></div></div>
<div class="ttc" id="group___i2_s_html_gad8200eacd02d0b5ca833bec5c84c4794"><div class="ttname"><a href="group___i2_s.html#gad8200eacd02d0b5ca833bec5c84c4794">i2s_lld_serve_tx_interrupt</a></div><div class="ttdeci">static void i2s_lld_serve_tx_interrupt(I2SDriver *i2sp, uint32_t flags)</div><div class="ttdoc">Shared end-of-tx service routine. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00186">hal_i2s_lld.c:186</a></div></div>
<div class="ttc" id="group___i2_s_html_ga4c85010f553e0eb3791f1bbb6b646825"><div class="ttname"><a href="group___i2_s.html#ga4c85010f553e0eb3791f1bbb6b646825">STM32_I2S_SPI1_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI1_DMA_PRIORITY</div><div class="ttdoc">I2S1 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00139">hal_i2s_lld.h:139</a></div></div>
<div class="ttc" id="group___i2_s_html_ga76d623edb6e6c9a7b068abcdeec94707"><div class="ttname"><a href="group___i2_s.html#ga76d623edb6e6c9a7b068abcdeec94707">i2sObjectInit</a></div><div class="ttdeci">void i2sObjectInit(I2SDriver *i2sp)</div><div class="ttdoc">Initializes the standard part of a I2SDriver structure. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s_8c_source.html#l00068">hal_i2s.c:68</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga6427d36d4aba6469fd46e53bf972211e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a></div><div class="ttdeci">void dmaStreamRelease(const stm32_dma_stream_t *dmastp)</div><div class="ttdoc">Releases a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00536">stm32_dma.c:536</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gac9e0ab2177dd8d6093f674ec929fb465"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a></div><div class="ttdeci">#define rccEnableSPI3(lp)</div><div class="ttdoc">Enables the SPI3 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00602">stm32_rcc.h:602</a></div></div>
<div class="ttc" id="group___i2_s_html_ga8c246418932b7600c8226c1d8795b3e0"><div class="ttname"><a href="group___i2_s.html#ga8c246418932b7600c8226c1d8795b3e0">STM32_I2S_SPI2_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI2_IRQ_PRIORITY</div><div class="ttdoc">I2S2 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00125">hal_i2s_lld.h:125</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga32a7d290b6314e3d151b1ba8e429ec1d"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a></div><div class="ttdeci">#define rccEnableSPI1(lp)</div><div class="ttdoc">Enables the SPI1 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00554">stm32_rcc.h:554</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_adbe835aacc49f55cf97495f8e87a8c01"><div class="ttname"><a href="struct_i2_s_driver.html#adbe835aacc49f55cf97495f8e87a8c01">I2SDriver::rxdmamode</a></div><div class="ttdeci">uint32_t rxdmamode</div><div class="ttdoc">RX DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00389">hal_i2s_lld.h:389</a></div></div>
<div class="ttc" id="group___i2_s_html_gac8bf5d54f8163403a4108ef3de30ffbd"><div class="ttname"><a href="group___i2_s.html#gac8bf5d54f8163403a4108ef3de30ffbd">STM32_I2S_SPI2_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI2_DMA_PRIORITY</div><div class="ttdoc">I2S2 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00146">hal_i2s_lld.h:146</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_ga2f4b15e941d7fc57d79d6f88d9eb2660"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a></div><div class="ttdeci">#define rccEnableSPI2(lp)</div><div class="ttdoc">Enables the SPI2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00578">stm32_rcc.h:578</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_a8a76bd244d85d4279acf6cf9e57e3bb3"><div class="ttname"><a href="struct_i2_s_driver.html#a8a76bd244d85d4279acf6cf9e57e3bb3">I2SDriver::cfg</a></div><div class="ttdeci">uint16_t cfg</div><div class="ttdoc">Calculated part of the I2SCFGR register. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00377">hal_i2s_lld.h:377</a></div></div>
<div class="ttc" id="group___i2_s_html_ga6bc1385173bb54819b1cb4239eea8401"><div class="ttname"><a href="group___i2_s.html#ga6bc1385173bb54819b1cb4239eea8401">_i2s_isr_half_code</a></div><div class="ttdeci">#define _i2s_isr_half_code(i2sp)</div><div class="ttdoc">Common ISR code, half buffer event. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s_8h_source.html#l00113">hal_i2s.h:113</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gacdb854e2d6d37b0075af10000f6ea91b"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a></div><div class="ttdeci">#define dmaStreamSetPeripheral(dmastp, addr)</div><div class="ttdoc">Associates a peripheral data register to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00276">stm32_dma.h:276</a></div></div>
<div class="ttc" id="group___i2_s_html_ga0cdfe0cf3d5c1627fb0071e2580bf776"><div class="ttname"><a href="group___i2_s.html#ga0cdfe0cf3d5c1627fb0071e2580bf776">I2SD3</a></div><div class="ttdeci">I2SDriver I2SD3</div><div class="ttdoc">I2S3 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00133">hal_i2s_lld.c:133</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html"><div class="ttname"><a href="struct_i2_s_driver.html">I2SDriver</a></div><div class="ttdoc">Structure representing an I2S driver. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00360">hal_i2s_lld.h:360</a></div></div>
<div class="ttc" id="group___i2_s_html_ggaf9f232130142b79854a54839f893dd10a4cc79dfba4ccacdea7853b0e03e7ab00"><div class="ttname"><a href="group___i2_s.html#ggaf9f232130142b79854a54839f893dd10a4cc79dfba4ccacdea7853b0e03e7ab00">I2S_READY</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s_8h_source.html#l00060">hal_i2s.h:60</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_a5976b008c0b9e3fe18a4ff797e936fea"><div class="ttname"><a href="struct_i2_s_driver.html#a5976b008c0b9e3fe18a4ff797e936fea">I2SDriver::state</a></div><div class="ttdeci">i2sstate_t state</div><div class="ttdoc">Driver state. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00364">hal_i2s_lld.h:364</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga59f4501b9ff663ae21951824eb75b2b9"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a></div><div class="ttdeci">#define STM32_DMA_STREAM(id)</div><div class="ttdoc">Returns a pointer to a stm32_dma_stream_t structure. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00123">stm32_dma.h:123</a></div></div>
<div class="ttc" id="group___i2_s_html_gab8edcf64a1bb18c1fccdb5f2f8181e5b"><div class="ttname"><a href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange</a></div><div class="ttdeci">void i2s_lld_start_exchange(I2SDriver *i2sp)</div><div class="ttdoc">Starts a I2S data exchange. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00509">hal_i2s_lld.c:509</a></div></div>
<div class="ttc" id="struct_i2_s_config_html_aa0c79582c87f2bfcd2ff029216d03cbb"><div class="ttname"><a href="struct_i2_s_config.html#aa0c79582c87f2bfcd2ff029216d03cbb">I2SConfig::rx_buffer</a></div><div class="ttdeci">void * rx_buffer</div><div class="ttdoc">Receive buffer pointer. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00328">hal_i2s_lld.h:328</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2779cd46d0f5e9d7a6e549391e05cdd0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a></div><div class="ttdeci">bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp, uint32_t priority, stm32_dmaisr_t func, void *param)</div><div class="ttdoc">Allocates a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00479">stm32_dma.c:479</a></div></div>
<div class="ttc" id="group___s_t_m32_f1xx___r_c_c_html_gae903fa8785866af9e2323aa8b5cb0ac0"><div class="ttname"><a href="group___s_t_m32_f1xx___r_c_c.html#gae903fa8785866af9e2323aa8b5cb0ac0">rccDisableSPI2</a></div><div class="ttdeci">#define rccDisableSPI2()</div><div class="ttdoc">Disables the SPI2 peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__rcc_8h_source.html#l00585">stm32_rcc.h:585</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa6862a2cc69df434d4e20861b0712696"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a></div><div class="ttdeci">#define dmaStreamSetMemory0(dmastp, addr)</div><div class="ttdoc">Associates a memory destination to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00291">stm32_dma.h:291</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_ae8cc021a8650278c91c5aeae9b71e8bb"><div class="ttname"><a href="struct_i2_s_driver.html#ae8cc021a8650278c91c5aeae9b71e8bb">I2SDriver::dmatx</a></div><div class="ttdeci">const stm32_dma_stream_t * dmatx</div><div class="ttdoc">Transmit DMA stream or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00385">hal_i2s_lld.h:385</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_a862728b3b4e52560966ecebf9f4e8474"><div class="ttname"><a href="struct_i2_s_driver.html#a862728b3b4e52560966ecebf9f4e8474">I2SDriver::spi</a></div><div class="ttdeci">SPI_TypeDef * spi</div><div class="ttdoc">Pointer to the SPIx registers block. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00373">hal_i2s_lld.h:373</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga40c8c690b645654163ea9c3ec935fd9f"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a></div><div class="ttdeci">void(* stm32_dmaisr_t)(void *p, uint32_t flags)</div><div class="ttdoc">STM32 DMA ISR function type. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00247">stm32_dma.h:247</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00376">stm32_dma.h:376</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_ae2a06a6bfd7b9fe47a78ace15bd4f045"><div class="ttname"><a href="struct_i2_s_driver.html#ae2a06a6bfd7b9fe47a78ace15bd4f045">I2SDriver::config</a></div><div class="ttdeci">const I2SConfig * config</div><div class="ttdoc">Current configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00368">hal_i2s_lld.h:368</a></div></div>
<div class="ttc" id="group___i2_s_html_ga92bd2e8011e0c860d428cca9f22b2998"><div class="ttname"><a href="group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998">i2s_lld_stop_exchange</a></div><div class="ttdeci">void i2s_lld_stop_exchange(I2SDriver *i2sp)</div><div class="ttdoc">Stops the ongoing data exchange. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00555">hal_i2s_lld.c:555</a></div></div>
<div class="ttc" id="group___i2_s_html_gac29220167e0419922766bbeae8a8c5e6"><div class="ttname"><a href="group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6">i2s_lld_start</a></div><div class="ttdeci">void i2s_lld_start(I2SDriver *i2sp)</div><div class="ttdoc">Configures and activates the I2S peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00353">hal_i2s_lld.c:353</a></div></div>
<div class="ttc" id="group___i2_s_html_ga9726c43d07782e8aa8b3b108367f6051"><div class="ttname"><a href="group___i2_s.html#ga9726c43d07782e8aa8b3b108367f6051">_i2s_isr_full_code</a></div><div class="ttdeci">#define _i2s_isr_full_code(i2sp)</div><div class="ttdoc">Common ISR code. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s_8h_source.html#l00132">hal_i2s.h:132</a></div></div>
<div class="ttc" id="group___i2_s_html_ga22601d28a434dda8181aead7389cd632"><div class="ttname"><a href="group___i2_s.html#ga22601d28a434dda8181aead7389cd632">I2SD2</a></div><div class="ttdeci">I2SDriver I2SD2</div><div class="ttdoc">I2S2 driver identifier. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8c_source.html#l00128">hal_i2s_lld.c:128</a></div></div>
<div class="ttc" id="group___o_s_a_l_html_gad2c73ec79f38fe705784c3b51426fef7"><div class="ttname"><a href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a></div><div class="ttdeci">#define osalDbgAssert(c, remark)</div><div class="ttdoc">Condition assertion. </div><div class="ttdef"><b>Definition:</b> <a href="osal_8h_source.html#l00258">osal.h:258</a></div></div>
<div class="ttc" id="struct_i2_s_config_html_a7eab5a40525eeb4f77c8142963c80db8"><div class="ttname"><a href="struct_i2_s_config.html#a7eab5a40525eeb4f77c8142963c80db8">I2SConfig::i2scfgr</a></div><div class="ttdeci">int16_t i2scfgr</div><div class="ttdoc">Configuration of the I2SCFGR register. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00348">hal_i2s_lld.h:348</a></div></div>
<div class="ttc" id="struct_i2_s_config_html_a96f126316a74b2270949db09fb21d4d2"><div class="ttname"><a href="struct_i2_s_config.html#a96f126316a74b2270949db09fb21d4d2">I2SConfig::size</a></div><div class="ttdeci">size_t size</div><div class="ttdoc">TX and RX buffers size as number of samples. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00332">hal_i2s_lld.h:332</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2ad60a96fb0f48bd276cb15af058656e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a></div><div class="ttdeci">#define dmaStreamSetTransactionSize(dmastp, size)</div><div class="ttdoc">Sets the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00306">stm32_dma.h:306</a></div></div>
<div class="ttc" id="group___i2_s_html_ga6c1411b30180879096a278d276620892"><div class="ttname"><a href="group___i2_s.html#ga6c1411b30180879096a278d276620892">STM32_I2S_SPI3_DMA_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI3_DMA_PRIORITY</div><div class="ttdoc">I2S3 DMA priority (0..3|lowest..highest). </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00153">hal_i2s_lld.h:153</a></div></div>
<div class="ttc" id="struct_i2_s_driver_html_adf31e345a3226a204ff7dbccaef31031"><div class="ttname"><a href="struct_i2_s_driver.html#adf31e345a3226a204ff7dbccaef31031">I2SDriver::txdmamode</a></div><div class="ttdeci">uint32_t txdmamode</div><div class="ttdoc">TX DMA mode bit mask. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00393">hal_i2s_lld.h:393</a></div></div>
<div class="ttc" id="group___i2_s_html_ga7bf65cf783cb38a1e7701de2b8532b12"><div class="ttname"><a href="group___i2_s.html#ga7bf65cf783cb38a1e7701de2b8532b12">STM32_I2S_SPI1_IRQ_PRIORITY</a></div><div class="ttdeci">#define STM32_I2S_SPI1_IRQ_PRIORITY</div><div class="ttdoc">I2S1 interrupt priority level setting. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00118">hal_i2s_lld.h:118</a></div></div>
<div class="ttc" id="group___i2_s_html_ga20e72e40f561c49b450e3074e7a0ca2c"><div class="ttname"><a href="group___i2_s.html#ga20e72e40f561c49b450e3074e7a0ca2c">STM32_I2S_DMA_ERROR_HOOK</a></div><div class="ttdeci">#define STM32_I2S_DMA_ERROR_HOOK(i2sp)</div><div class="ttdoc">I2S DMA error hook. </div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s__lld_8h_source.html#l00160">hal_i2s_lld.h:160</a></div></div>
<div class="ttc" id="group___i2_s_html_ggaf9f232130142b79854a54839f893dd10a00e720aa4ca03977c4ed5f3c7add461c"><div class="ttname"><a href="group___i2_s.html#ggaf9f232130142b79854a54839f893dd10a00e720aa4ca03977c4ed5f3c7add461c">I2S_STOP</a></div><div class="ttdef"><b>Definition:</b> <a href="hal__i2s_8h_source.html#l00059">hal_i2s.h:59</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_0cde05cb2d6c8a89cbcb88dc304674b4.html">LLD</a></li><li class="navelem"><a class="el" href="dir_58a17b5cd3ce1e393bee02d983f7d70b.html">SPIv1</a></li><li class="navelem"><a class="el" href="hal__i2s__lld_8c.html">hal_i2s_lld.c</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
