<stg><name>pReduceAngle</name>


<trans_list>

<trans id="294" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:0 %x_mantissa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa

]]></Node>
<StgValue><ssdm name="x_mantissa_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %x_exponent_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent

]]></Node>
<StgValue><ssdm name="x_exponent_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %x_regime_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime

]]></Node>
<StgValue><ssdm name="x_regime_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign

]]></Node>
<StgValue><ssdm name="x_sign_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:4 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %x_regime_read, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %icmp_ln23 = icmp_slt  i5 %tmp, i5 1

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln23 = br i1 %icmp_ln23, void %lor.lhs.false.i.i, void %if.then.i41

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
lor.lhs.false.i.i:0 %icmp_ln24 = icmp_eq  i6 %x_regime_read, i6 2

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i.i:1 %xor_ln25 = xor i1 %x_exponent_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
lor.lhs.false.i.i:2 %icmp_ln25 = icmp_ult  i30 %x_mantissa_read, i30 842887333

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i.i:3 %and_ln25 = and i1 %icmp_ln25, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i.i:4 %absXGreaterEqual_5 = and i1 %and_ln25, i1 %icmp_ln24

]]></Node>
<StgValue><ssdm name="absXGreaterEqual_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i.i:5 %br_ln42 = br i1 %absXGreaterEqual_5, void %if.else.i42, void %if.then.i41

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="59" op_0_bw="59" op_1_bw="30" op_2_bw="29">
<![CDATA[
if.else.i42:1 %shl_ln = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i30.i29, i30 %x_mantissa_read, i29 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="119" op_0_bw="59">
<![CDATA[
if.else.i42:2 %zext_ln675_1 = zext i59 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln675_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="119" op_0_bw="119" op_1_bw="119">
<![CDATA[
if.else.i42:3 %mul_ln675 = mul i119 %zext_ln675_1, i119 734344906382274626

]]></Node>
<StgValue><ssdm name="mul_ln675"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="149" op_0_bw="119">
<![CDATA[
if.else.i42:4 %zext_ln680 = zext i119 %mul_ln675

]]></Node>
<StgValue><ssdm name="zext_ln680"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="149" op_2_bw="32">
<![CDATA[
if.else.i42:5 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i149.i32, i149 %zext_ln680, i32 118

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="1">
<![CDATA[
if.else.i42:0 %zext_ln675 = zext i1 %x_exponent_read

]]></Node>
<StgValue><ssdm name="zext_ln675"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else.i42:6 %select_ln680 = select i1 %tmp_45, i6 62, i6 61

]]></Node>
<StgValue><ssdm name="select_ln680"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:7 %add_ln680 = add i6 %zext_ln675, i6 %x_regime_read

]]></Node>
<StgValue><ssdm name="add_ln680"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:8 %sf_r = add i6 %add_ln680, i6 %select_ln680

]]></Node>
<StgValue><ssdm name="sf_r"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:9 %icmp_ln703 = icmp_slt  i6 %sf_r, i6 30

]]></Node>
<StgValue><ssdm name="icmp_ln703"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:10 %add_ln800 = add i6 %sf_r, i6 2

]]></Node>
<StgValue><ssdm name="add_ln800"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else.i42:11 %regime_14 = select i1 %icmp_ln703, i6 %add_ln800, i6 32

]]></Node>
<StgValue><ssdm name="regime_14"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:12 %icmp_ln803 = icmp_sgt  i6 %regime_14, i6 29

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i42:13 %icmp_ln804 = icmp_sgt  i6 %regime_14, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else.i42:14 %select_ln804 = select i1 %icmp_ln804, i6 %regime_14, i6 34

]]></Node>
<StgValue><ssdm name="select_ln804"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.else.i42:15 %regime = select i1 %icmp_ln803, i6 30, i6 %select_ln804

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="absXGreaterEqual_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="94" op_0_bw="94" op_1_bw="30" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="6" op_6_bw="23" op_7_bw="1">
<![CDATA[
if.then.i41:0 %tmp_i = bitconcatenate i94 @_ssdm_op_BitConcatenate.i94.i30.i31.i1.i2.i6.i23.i1, i30 %x_mantissa_read, i31 0, i1 %x_exponent_read, i2 0, i6 %x_regime_read, i23 0, i1 %x_sign_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="absXGreaterEqual_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
if.then.i41:1 %br_ln42 = br void %positMod.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.else.i42:16 %call_ret_i = call i39 @positAdd, i1 0, i1 0, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read, i1 1, i1 0, i6 %regime, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="39">
<![CDATA[
if.else.i42:17 %result_isZero = extractvalue i39 %call_ret_i

]]></Node>
<StgValue><ssdm name="result_isZero"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="39">
<![CDATA[
if.else.i42:18 %result_regime = extractvalue i39 %call_ret_i

]]></Node>
<StgValue><ssdm name="result_regime"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="39">
<![CDATA[
if.else.i42:19 %result_exponent = extractvalue i39 %call_ret_i

]]></Node>
<StgValue><ssdm name="result_exponent"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="39">
<![CDATA[
if.else.i42:20 %result_mantissa = extractvalue i39 %call_ret_i

]]></Node>
<StgValue><ssdm name="result_mantissa"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="94" op_0_bw="94" op_1_bw="30" op_2_bw="31" op_3_bw="1" op_4_bw="2" op_5_bw="6" op_6_bw="15" op_7_bw="1" op_8_bw="7" op_9_bw="1">
<![CDATA[
if.else.i42:21 %tmp_18_i = bitconcatenate i94 @_ssdm_op_BitConcatenate.i94.i30.i31.i1.i2.i6.i15.i1.i7.i1, i30 %result_mantissa, i31 0, i1 %result_exponent, i2 0, i6 %result_regime, i15 0, i1 %result_isZero, i7 0, i1 %x_sign_read

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="absXGreaterEqual_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.else.i42:22 %br_ln50 = br void %positMod.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="94" op_0_bw="94" op_1_bw="0" op_2_bw="94" op_3_bw="0">
<![CDATA[
positMod.exit:0 %storemerge_in_i = phi i94 %tmp_18_i, void %if.else.i42, i94 %tmp_i, void %if.then.i41

]]></Node>
<StgValue><ssdm name="storemerge_in_i"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="94">
<![CDATA[
positMod.exit:1 %m_angle_sign_3 = trunc i94 %storemerge_in_i

]]></Node>
<StgValue><ssdm name="m_angle_sign_3"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="94" op_2_bw="32">
<![CDATA[
positMod.exit:2 %m_angle_isZero = bitselect i1 @_ssdm_op_BitSelect.i1.i94.i32, i94 %storemerge_in_i, i32 8

]]></Node>
<StgValue><ssdm name="m_angle_isZero"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
positMod.exit:3 %m_angle_regime_5 = partselect i6 @_ssdm_op_PartSelect.i6.i94.i32.i32, i94 %storemerge_in_i, i32 24, i32 29

]]></Node>
<StgValue><ssdm name="m_angle_regime_5"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="94" op_2_bw="32">
<![CDATA[
positMod.exit:4 %m_angle_exponent_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i94.i32, i94 %storemerge_in_i, i32 32

]]></Node>
<StgValue><ssdm name="m_angle_exponent_5"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="30" op_0_bw="30" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
positMod.exit:5 %m_angle_mantissa = partselect i30 @_ssdm_op_PartSelect.i30.i94.i32.i32, i94 %storemerge_in_i, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="m_angle_mantissa"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="94" op_2_bw="32" op_3_bw="32">
<![CDATA[
positMod.exit:6 %tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i94.i32.i32, i94 %storemerge_in_i, i32 25, i32 29

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
positMod.exit:7 %icmp_ln23_1 = icmp_sgt  i5 %tmp_48, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
positMod.exit:8 %icmp_ln24_1 = icmp_eq  i6 %m_angle_regime_5, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:9 %and_ln24 = and i1 %icmp_ln24_1, i1 %m_angle_exponent_5

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:10 %xor_ln25_1 = xor i1 %m_angle_exponent_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
positMod.exit:11 %icmp_ln25_1 = icmp_ugt  i30 %m_angle_mantissa, i30 842887333

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:12 %and_ln25_2 = and i1 %icmp_ln25_1, i1 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:13 %and_ln25_3 = and i1 %and_ln25_2, i1 %icmp_ln24_1

]]></Node>
<StgValue><ssdm name="and_ln25_3"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:14 %or_ln24 = or i1 %icmp_ln23_1, i1 %and_ln24

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:15 %absXGreaterEqual = or i1 %or_ln24, i1 %and_ln25_3

]]></Node>
<StgValue><ssdm name="absXGreaterEqual"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:16 %xor_ln27 = xor i1 %absXGreaterEqual, i1 %m_angle_sign_3

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:17 %not_m_angle_sign = xor i1 %m_angle_sign_3, i1 1

]]></Node>
<StgValue><ssdm name="not_m_angle_sign"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
positMod.exit:18 %retval_1_i = and i1 %xor_ln27, i1 %not_m_angle_sign

]]></Node>
<StgValue><ssdm name="retval_1_i"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
positMod.exit:19 %br_ln999 = br i1 %retval_1_i, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln999"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i:0 %icmp_ln23_2 = icmp_slt  i6 %m_angle_regime_5, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.else.i:1 %icmp_ln25_2 = icmp_ult  i30 %m_angle_mantissa, i30 842887333

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:2 %and_ln25_4 = and i1 %icmp_ln25_2, i1 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_4"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:3 %and_ln25_5 = and i1 %and_ln25_4, i1 %icmp_ln24_1

]]></Node>
<StgValue><ssdm name="and_ln25_5"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:4 %absXGreaterEqual_1 = or i1 %icmp_ln23_2, i1 %and_ln25_5

]]></Node>
<StgValue><ssdm name="absXGreaterEqual_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:5 %xor_ln27_1 = xor i1 %absXGreaterEqual_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else.i:6 %retval_1_i9 = and i1 %m_angle_sign_3, i1 %xor_ln27_1

]]></Node>
<StgValue><ssdm name="retval_1_i9"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:7 %br_ln1001 = br i1 %retval_1_i9, void %if.end14.i, void %if.then10.i

]]></Node>
<StgValue><ssdm name="br_ln1001"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="106" st_id="14" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="108" st_id="15" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="114" st_id="18" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then10.i:0 %call_ret5 = call i39 @positAdd, i1 1, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 0, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="39">
<![CDATA[
if.then10.i:1 %m_angle_sign_1 = extractvalue i39 %call_ret5

]]></Node>
<StgValue><ssdm name="m_angle_sign_1"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="39">
<![CDATA[
if.then10.i:2 %m_angle_isZero_2 = extractvalue i39 %call_ret5

]]></Node>
<StgValue><ssdm name="m_angle_isZero_2"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="39">
<![CDATA[
if.then10.i:3 %m_angle_regime_1 = extractvalue i39 %call_ret5

]]></Node>
<StgValue><ssdm name="m_angle_regime_1"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="39">
<![CDATA[
if.then10.i:4 %m_angle_exponent_1 = extractvalue i39 %call_ret5

]]></Node>
<StgValue><ssdm name="m_angle_exponent_1"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="39">
<![CDATA[
if.then10.i:5 %m_angle_mantissa_2 = extractvalue i39 %call_ret5

]]></Node>
<StgValue><ssdm name="m_angle_mantissa_2"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="0"/>
<literal name="retval_1_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then10.i:6 %br_ln1002 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln1002"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then.i:0 %call_ret = call i39 @positAdd, i1 %m_angle_sign_3, i1 %m_angle_isZero, i6 %m_angle_regime_5, i1 %m_angle_exponent_5, i30 %m_angle_mantissa, i1 1, i1 0, i6 2, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="39">
<![CDATA[
if.then.i:1 %m_angle_sign = extractvalue i39 %call_ret

]]></Node>
<StgValue><ssdm name="m_angle_sign"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="39">
<![CDATA[
if.then.i:2 %m_angle_isZero_1 = extractvalue i39 %call_ret

]]></Node>
<StgValue><ssdm name="m_angle_isZero_1"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="39">
<![CDATA[
if.then.i:3 %m_angle_regime = extractvalue i39 %call_ret

]]></Node>
<StgValue><ssdm name="m_angle_regime"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="39">
<![CDATA[
if.then.i:4 %m_angle_exponent = extractvalue i39 %call_ret

]]></Node>
<StgValue><ssdm name="m_angle_exponent"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="39">
<![CDATA[
if.then.i:5 %m_angle_mantissa_1 = extractvalue i39 %call_ret

]]></Node>
<StgValue><ssdm name="m_angle_mantissa_1"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:6 %br_ln1000 = br void %if.end14.i

]]></Node>
<StgValue><ssdm name="br_ln1000"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end14.i:0 %x_sign_3 = phi i1 %m_angle_sign, void %if.then.i, i1 %m_angle_sign_1, void %if.then10.i, i1 %m_angle_sign_3, void %if.else.i

]]></Node>
<StgValue><ssdm name="x_sign_3"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
if.end14.i:2 %x_regime_6 = phi i6 %m_angle_regime, void %if.then.i, i6 %m_angle_regime_1, void %if.then10.i, i6 %m_angle_regime_5, void %if.else.i

]]></Node>
<StgValue><ssdm name="x_regime_6"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end14.i:3 %x_exponent_4 = phi i1 %m_angle_exponent, void %if.then.i, i1 %m_angle_exponent_1, void %if.then10.i, i1 %m_angle_exponent_5, void %if.else.i

]]></Node>
<StgValue><ssdm name="x_exponent_4"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0">
<![CDATA[
if.end14.i:4 %y_mantissa = phi i30 %m_angle_mantissa_1, void %if.then.i, i30 %m_angle_mantissa_2, void %if.then10.i, i30 %m_angle_mantissa, void %if.else.i

]]></Node>
<StgValue><ssdm name="y_mantissa"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end14.i:5 %icmp_ln23_3 = icmp_sgt  i6 %x_regime_6, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_3"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end14.i:6 %icmp_ln24_2 = icmp_eq  i6 %x_regime_6, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln24_2"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:7 %and_ln24_1 = and i1 %icmp_ln24_2, i1 %x_exponent_4

]]></Node>
<StgValue><ssdm name="and_ln24_1"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:8 %xor_ln25_2 = xor i1 %x_exponent_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25_2"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.end14.i:9 %icmp_ln25_3 = icmp_ugt  i30 %y_mantissa, i30 842887333

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:10 %and_ln25_6 = and i1 %icmp_ln25_3, i1 %xor_ln25_2

]]></Node>
<StgValue><ssdm name="and_ln25_6"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:11 %and_ln25_7 = and i1 %and_ln25_6, i1 %icmp_ln24_2

]]></Node>
<StgValue><ssdm name="and_ln25_7"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:12 %or_ln24_1 = or i1 %icmp_ln23_3, i1 %and_ln24_1

]]></Node>
<StgValue><ssdm name="or_ln24_1"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:13 %absXGreaterEqual_2 = or i1 %or_ln24_1, i1 %and_ln25_7

]]></Node>
<StgValue><ssdm name="absXGreaterEqual_2"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:14 %xor_ln27_2 = xor i1 %absXGreaterEqual_2, i1 %x_sign_3

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:15 %not_y_sign = xor i1 %x_sign_3, i1 1

]]></Node>
<StgValue><ssdm name="not_y_sign"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end14.i:16 %retval_1_i20 = and i1 %xor_ln27_2, i1 %not_y_sign

]]></Node>
<StgValue><ssdm name="retval_1_i20"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end14.i:17 %br_ln1006 = br i1 %retval_1_i20, void %if.else22.i, void %if.then18.i

]]></Node>
<StgValue><ssdm name="br_ln1006"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
if.else22.i:0 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_regime_6, i32 5

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.else22.i:1 %icmp_ln25_4 = icmp_ult  i30 %y_mantissa, i30 842887333

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else22.i:2 %and_ln25_8 = and i1 %icmp_ln25_4, i1 %xor_ln25_2

]]></Node>
<StgValue><ssdm name="and_ln25_8"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else22.i:3 %and_ln25_9 = and i1 %and_ln25_8, i1 %icmp_ln24_2

]]></Node>
<StgValue><ssdm name="and_ln25_9"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else22.i:4 %absXGreaterEqual_3 = or i1 %tmp_49, i1 %and_ln25_9

]]></Node>
<StgValue><ssdm name="absXGreaterEqual_3"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else22.i:5 %xor_ln27_3 = xor i1 %absXGreaterEqual_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27_3"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else22.i:6 %retval_1_i31 = and i1 %x_sign_3, i1 %xor_ln27_3

]]></Node>
<StgValue><ssdm name="retval_1_i31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end14.i:1 %y_isZero = phi i1 %m_angle_isZero_1, void %if.then.i, i1 %m_angle_isZero_2, void %if.then10.i, i1 %m_angle_isZero, void %if.else.i

]]></Node>
<StgValue><ssdm name="y_isZero"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else22.i:7 %br_ln1009 = br i1 %retval_1_i31, void %_Z12pReduceAngle5POSITRb.1260.exit, void %if.then26.i

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="168" st_id="26" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then26.i:0 %call_ret7 = call i39 @positAdd, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa, i1 0, i1 0, i6 1, i1 0, i30 842887333

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="39">
<![CDATA[
if.then26.i:1 %m_angle_isZero_4 = extractvalue i39 %call_ret7

]]></Node>
<StgValue><ssdm name="m_angle_isZero_4"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="39">
<![CDATA[
if.then26.i:2 %m_angle_regime_3 = extractvalue i39 %call_ret7

]]></Node>
<StgValue><ssdm name="m_angle_regime_3"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="39">
<![CDATA[
if.then26.i:3 %m_angle_exponent_3 = extractvalue i39 %call_ret7

]]></Node>
<StgValue><ssdm name="m_angle_exponent_3"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="39">
<![CDATA[
if.then26.i:4 %m_angle_mantissa_4 = extractvalue i39 %call_ret7

]]></Node>
<StgValue><ssdm name="m_angle_mantissa_4"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="0"/>
<literal name="retval_1_i31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then26.i:5 %br_ln1013 = br void %_Z12pReduceAngle5POSITRb.1260.exit

]]></Node>
<StgValue><ssdm name="br_ln1013"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.then18.i:0 %call_ret6 = call i39 @positAdd, i1 0, i1 0, i6 1, i1 0, i30 842887333, i1 1, i1 %y_isZero, i6 %x_regime_6, i1 %x_exponent_4, i30 %y_mantissa

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="39">
<![CDATA[
if.then18.i:1 %result_isZero_5 = extractvalue i39 %call_ret6

]]></Node>
<StgValue><ssdm name="result_isZero_5"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="39">
<![CDATA[
if.then18.i:2 %result_regime_14 = extractvalue i39 %call_ret6

]]></Node>
<StgValue><ssdm name="result_regime_14"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="39">
<![CDATA[
if.then18.i:3 %result_exponent_1 = extractvalue i39 %call_ret6

]]></Node>
<StgValue><ssdm name="result_exponent_1"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="39">
<![CDATA[
if.then18.i:4 %result_mantissa_7 = extractvalue i39 %call_ret6

]]></Node>
<StgValue><ssdm name="result_mantissa_7"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="retval_1_i20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:5 %br_ln1009 = br void %_Z12pReduceAngle5POSITRb.1260.exit

]]></Node>
<StgValue><ssdm name="br_ln1009"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:0 %ref_tmp_1440_2 = phi i1 %result_isZero_5, void %if.then18.i, i1 %m_angle_isZero_4, void %if.then26.i, i1 %y_isZero, void %if.else22.i

]]></Node>
<StgValue><ssdm name="ref_tmp_1440_2"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:1 %ref_tmp_3_2 = phi i6 %result_regime_14, void %if.then18.i, i6 %m_angle_regime_3, void %if.then26.i, i6 %x_regime_6, void %if.else22.i

]]></Node>
<StgValue><ssdm name="ref_tmp_3_2"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:2 %ref_tmp_4_2 = phi i1 %result_exponent_1, void %if.then18.i, i1 %m_angle_exponent_3, void %if.then26.i, i1 %x_exponent_4, void %if.else22.i

]]></Node>
<StgValue><ssdm name="ref_tmp_4_2"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:3 %ref_tmp_5_2 = phi i30 %result_mantissa_7, void %if.then18.i, i30 %m_angle_mantissa_4, void %if.then26.i, i30 %y_mantissa, void %if.else22.i

]]></Node>
<StgValue><ssdm name="ref_tmp_5_2"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:4 %negate_write_assign = phi i1 1, void %if.then18.i, i1 1, void %if.then26.i, i1 0, void %if.else22.i

]]></Node>
<StgValue><ssdm name="negate_write_assign"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:5 %newret1 = insertvalue i39 <undef>, i1 %ref_tmp_1440_2

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:6 %newret3 = insertvalue i39 %newret1, i6 %ref_tmp_3_2

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:7 %newret5 = insertvalue i39 %newret3, i1 %ref_tmp_4_2

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="39" op_0_bw="39" op_1_bw="30">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:8 %newret7 = insertvalue i39 %newret5, i30 %ref_tmp_5_2

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:9 %newret9 = insertvalue i39 %newret7, i1 %negate_write_assign

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="39">
<![CDATA[
_Z12pReduceAngle5POSITRb.1260.exit:10 %ret_ln852 = ret i39 %newret9

]]></Node>
<StgValue><ssdm name="ret_ln852"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
