Analysis & Synthesis Status : Successful - Wed Sep  4 22:16:08 2024
Quartus Prime Version : 23.1std.0 Build 991 11/28/2023 SC Lite Edition
Revision Name : sign_addsub_test
Top-level Entity Name : tt_um_sign_addsub
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 43
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
