Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Fri Apr 07 12:28:03 2017
| Host         : ENGR-ECE232PC22 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file shift_timing_summary_routed.rpt -rpx shift_timing_summary_routed.rpx
| Design       : shift
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.692        0.000                      0                    2        0.183        0.000                      0                    2        4.146        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
C      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C                   8.692        0.000                      0                    2        0.183        0.000                      0                    2        4.146        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        8.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 tmp_reg[6]_srl6/CLK
                            (rising edge-triggered cell SRL16E clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C rise@10.000ns - C rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.569     4.369    C_IBUF_BUFG
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.345     5.714 r  tmp_reg[6]_srl6/Q
                         net (fo=1, routed)           0.000     5.714    tmp_reg[6]_srl6_n_0
    SLICE_X2Y101         FDRE                                         r  tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         10.000    10.000 r  
    L22                                               0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.461    14.034    C_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  tmp_reg[7]/C
                         clock pessimism              0.336    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.072    14.406    tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C rise@10.000ns - C rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.379ns (48.046%)  route 0.410ns (51.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.369ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.569     4.369    C_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.379     4.748 r  tmp_reg[0]/Q
                         net (fo=1, routed)           0.410     5.158    tmp_reg_n_0_[0]
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         10.000    10.000 r  
    L22                                               0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.461    14.034    C_IBUF_BUFG
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/CLK
                         clock pessimism              0.308    14.341    
                         clock uncertainty           -0.035    14.306    
    SLICE_X2Y101         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050    14.256    tmp_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  9.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.870%)  route 0.160ns (53.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.656     1.561    C_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  tmp_reg[0]/Q
                         net (fo=1, routed)           0.160     1.862    tmp_reg_n_0_[0]
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.930     2.087    C_IBUF_BUFG
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/CLK
                         clock pessimism             -0.509     1.577    
    SLICE_X2Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.679    tmp_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 tmp_reg[6]_srl6/CLK
                            (rising edge-triggered cell SRL16E clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.656     1.561    C_IBUF_BUFG
    SLICE_X2Y101         SRL16E                                       r  tmp_reg[6]_srl6/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     2.051 r  tmp_reg[6]_srl6/Q
                         net (fo=1, routed)           0.000     2.051    tmp_reg[6]_srl6_n_0
    SLICE_X2Y101         FDRE                                         r  tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    L22                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  C_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.930     2.087    C_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  tmp_reg[7]/C
                         clock pessimism             -0.525     1.561    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.681    tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y100   tmp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y101   tmp_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y101   tmp_reg[6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y101   tmp_reg[6]_srl6/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y100   tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y101   tmp_reg[7]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y100   tmp_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y101   tmp_reg[7]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y101   tmp_reg[6]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X2Y101   tmp_reg[6]_srl6/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y100   tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y101   tmp_reg[7]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y100   tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y101   tmp_reg[7]/C



