{
  "module_name": "mlx4-abi.h",
  "hash_id": "5ec2affaa72413c206d941466d6a65d12d3cbb7f19a905998211a9ff59d58c0f",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/rdma/mlx4-abi.h",
  "human_readable_source": " \n \n\n#ifndef MLX4_ABI_USER_H\n#define MLX4_ABI_USER_H\n\n#include <linux/types.h>\n\n \n\n#define MLX4_IB_UVERBS_NO_DEV_CAPS_ABI_VERSION\t3\n#define MLX4_IB_UVERBS_ABI_VERSION\t\t4\n\n \n\nstruct mlx4_ib_alloc_ucontext_resp_v3 {\n\t__u32\tqp_tab_size;\n\t__u16\tbf_reg_size;\n\t__u16\tbf_regs_per_page;\n};\n\nenum {\n\tMLX4_USER_DEV_CAP_LARGE_CQE\t= 1L << 0,\n};\n\nstruct mlx4_ib_alloc_ucontext_resp {\n\t__u32\tdev_caps;\n\t__u32\tqp_tab_size;\n\t__u16\tbf_reg_size;\n\t__u16\tbf_regs_per_page;\n\t__u32\tcqe_size;\n};\n\nstruct mlx4_ib_alloc_pd_resp {\n\t__u32\tpdn;\n\t__u32\treserved;\n};\n\nstruct mlx4_ib_create_cq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n};\n\nstruct mlx4_ib_create_cq_resp {\n\t__u32\tcqn;\n\t__u32\treserved;\n};\n\nstruct mlx4_ib_resize_cq {\n\t__aligned_u64 buf_addr;\n};\n\nstruct mlx4_ib_create_srq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n};\n\nstruct mlx4_ib_create_srq_resp {\n\t__u32\tsrqn;\n\t__u32\treserved;\n};\n\nstruct mlx4_ib_create_qp_rss {\n\t__aligned_u64 rx_hash_fields_mask;  \n\t__u8    rx_hash_function;  \n\t__u8    reserved[7];\n\t__u8    rx_hash_key[40];\n\t__u32   comp_mask;\n\t__u32   reserved1;\n};\n\nstruct mlx4_ib_create_qp {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u8\tlog_sq_bb_count;\n\t__u8\tlog_sq_stride;\n\t__u8\tsq_no_prefetch;\n\t__u8\treserved;\n\t__u32\tinl_recv_sz;\n};\n\nstruct mlx4_ib_create_wq {\n\t__aligned_u64 buf_addr;\n\t__aligned_u64 db_addr;\n\t__u8\tlog_range_size;\n\t__u8\treserved[3];\n\t__u32   comp_mask;\n};\n\nstruct mlx4_ib_modify_wq {\n\t__u32\tcomp_mask;\n\t__u32\treserved;\n};\n\nstruct mlx4_ib_create_rwq_ind_tbl_resp {\n\t__u32\tresponse_length;\n\t__u32\treserved;\n};\n\n \nenum mlx4_ib_rx_hash_function_flags {\n\tMLX4_IB_RX_HASH_FUNC_TOEPLITZ\t= 1 << 0,\n};\n\n \nenum mlx4_ib_rx_hash_fields {\n\tMLX4_IB_RX_HASH_SRC_IPV4\t= 1 << 0,\n\tMLX4_IB_RX_HASH_DST_IPV4\t= 1 << 1,\n\tMLX4_IB_RX_HASH_SRC_IPV6\t= 1 << 2,\n\tMLX4_IB_RX_HASH_DST_IPV6\t= 1 << 3,\n\tMLX4_IB_RX_HASH_SRC_PORT_TCP\t= 1 << 4,\n\tMLX4_IB_RX_HASH_DST_PORT_TCP\t= 1 << 5,\n\tMLX4_IB_RX_HASH_SRC_PORT_UDP\t= 1 << 6,\n\tMLX4_IB_RX_HASH_DST_PORT_UDP\t= 1 << 7,\n\tMLX4_IB_RX_HASH_INNER\t\t= 1ULL << 31,\n};\n\nstruct mlx4_ib_rss_caps {\n\t__aligned_u64 rx_hash_fields_mask;  \n\t__u8 rx_hash_function;  \n\t__u8 reserved[7];\n};\n\nenum query_device_resp_mask {\n\tMLX4_IB_QUERY_DEV_RESP_MASK_CORE_CLOCK_OFFSET = 1UL << 0,\n};\n\nstruct mlx4_ib_tso_caps {\n\t__u32 max_tso;  \n\t \n\t__u32 supported_qpts;\n};\n\nstruct mlx4_uverbs_ex_query_device_resp {\n\t__u32\t\t\tcomp_mask;\n\t__u32\t\t\tresponse_length;\n\t__aligned_u64\t\thca_core_clock_offset;\n\t__u32\t\t\tmax_inl_recv_sz;\n\t__u32\t\t\treserved;\n\tstruct mlx4_ib_rss_caps\trss_caps;\n\tstruct mlx4_ib_tso_caps tso_caps;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}