{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1473709023943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1473709023944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "a2dv2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"a2dv2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473709024022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473709024104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473709024104 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 7 10 0 0 " "Implementing clock multiplication of 7, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1473709024154 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1473709024154 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473709024434 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1473709024434 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473709024674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473709024674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1473709024674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1473709024674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27154 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473709024704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27156 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473709024704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27158 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473709024704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27160 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1473709024704 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1473709024704 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1473709024704 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1473709025017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "141 141 " "No exact pin location assignment(s) for 141 pins of 141 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1473709025617 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473709026527 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1473709026527 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1473709026527 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1473709026527 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1473709026587 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1473709026597 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1473709026597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1473709026597 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1473709026747 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1473709026757 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  28.571 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  28.571 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473709026757 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1473709026757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473709027387 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473709027387 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2252 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473709027387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473709027387 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 7124 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473709027387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1473709027387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 17600 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473709027387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 17614 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473709027387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:lfsr_20_26_20adaptive\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 8199 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1473709027387 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1473709027387 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 12423 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1473709027387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1473709028377 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473709028397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473709028397 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473709028417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473709028457 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1473709028487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1473709028487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1473709028497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1473709028887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1473709028897 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473709028897 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 22 0 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 22 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1473709028907 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "117 unused 3.3V 4 99 14 " "Number of I/O pins in group: 117 (unused VREF, 3.3V VCCIO, 4 input, 99 output, 14 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1473709028907 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1473709028907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1473709028907 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 24 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1473709028907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1473709028907 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1473709028907 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473709029417 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1473709029437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473709030647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473709032477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473709032567 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473709036427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473709036427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473709037717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1473709041657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473709041657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1473709042187 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1473709042187 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1473709042187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473709042197 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.64 " "Total time spent on timing analysis during the Fitter is 3.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1473709042527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473709042607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473709043327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473709043327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473709044167 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473709045697 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1473709046517 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL M2 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 506 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL M1 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 507 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 2.5 V A8 " "Pin KEY\[0\] uses I/O standard 2.5 V at A8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 375 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 2.5 V B8 " "Pin KEY\[1\] uses I/O standard 2.5 V at B8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 2.5 V D11 " "Pin KEY\[2\] uses I/O standard 2.5 V at D11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 377 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 2.5 V D12 " "Pin KEY\[3\] uses I/O standard 2.5 V at D12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 378 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 2.5 V A13 " "Pin SW\[0\] uses I/O standard 2.5 V at A13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 379 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 2.5 V C16 " "Pin SW\[1\] uses I/O standard 2.5 V at C16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 380 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 2.5 V D3 " "Pin SW\[2\] uses I/O standard 2.5 V at D3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 381 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 2.5 V M6 " "Pin SW\[3\] uses I/O standard 2.5 V at M6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 382 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 2.5 V D14 " "Pin SW\[4\] uses I/O standard 2.5 V at D14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 383 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 2.5 V D6 " "Pin SW\[5\] uses I/O standard 2.5 V at D6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 384 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 2.5 V E16 " "Pin SW\[6\] uses I/O standard 2.5 V at E16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 385 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 2.5 V E15 " "Pin SW\[7\] uses I/O standard 2.5 V at E15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 386 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 2.5 V C9 " "Pin SW\[8\] uses I/O standard 2.5 V at C9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 387 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 2.5 V T2 " "Pin SW\[9\] uses I/O standard 2.5 V at T2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 388 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 2.5 V C6 " "Pin SW\[10\] uses I/O standard 2.5 V at C6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 389 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 2.5 V E10 " "Pin SW\[11\] uses I/O standard 2.5 V at E10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 390 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 2.5 V B13 " "Pin SW\[12\] uses I/O standard 2.5 V at B13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 391 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 2.5 V N3 " "Pin SW\[13\] uses I/O standard 2.5 V at N3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 392 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 2.5 V D8 " "Pin SW\[14\] uses I/O standard 2.5 V at D8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 393 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 2.5 V B1 " "Pin SW\[15\] uses I/O standard 2.5 V at B1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 394 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 2.5 V D15 " "Pin SW\[16\] uses I/O standard 2.5 V at D15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 395 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 2.5 V A4 " "Pin SW\[17\] uses I/O standard 2.5 V at A4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 396 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL B3 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 510 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL B6 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 513 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL T4 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 509 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL B14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 397 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL P3 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 398 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL C15 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 399 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL P2 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 400 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A7 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 512 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL E9 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 401 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL F3 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 402 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R1 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 403 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL E6 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 404 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL A11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 405 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL B4 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 406 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL E11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 407 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL T3 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 408 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 505 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1473709046557 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1473709046557 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "14 " "Following 14 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 509 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 397 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 398 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 399 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 400 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 512 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 401 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 402 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 403 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 404 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 405 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 406 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 407 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 408 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473709046557 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1473709046557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg " "Generated suppressed messages file C:/Users/arya1080/Downloads/From saurabh/fpga-spreadspectrum-adaptivefilt/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473709047247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1661 " "Peak virtual memory: 1661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473709049397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:37:29 2016 " "Processing ended: Mon Sep 12 13:37:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473709049397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473709049397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473709049397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473709049397 ""}
