lbl_80148D10:
/* 80148D10  80 C3 05 78 */	lwz r6, 0x578(r3)
/* 80148D14  88 06 00 10 */	lbz r0, 0x10(r6)
/* 80148D18  2C 00 00 02 */	cmpwi r0, 2
/* 80148D1C  41 82 00 18 */	beq lbl_80148D34
/* 80148D20  40 80 00 A8 */	bge lbl_80148DC8
/* 80148D24  2C 00 00 00 */	cmpwi r0, 0
/* 80148D28  40 80 00 18 */	bge lbl_80148D40
/* 80148D2C  48 00 00 9C */	b lbl_80148DC8
/* 80148D30  48 00 00 98 */	b lbl_80148DC8
lbl_80148D34:
/* 80148D34  88 06 00 11 */	lbz r0, 0x11(r6)
/* 80148D38  54 03 FF FE */	rlwinm r3, r0, 0x1f, 0x1f, 0x1f
/* 80148D3C  4E 80 00 20 */	blr 
lbl_80148D40:
/* 80148D40  38 60 00 00 */	li r3, 0
/* 80148D44  7C 64 1B 78 */	mr r4, r3
/* 80148D48  38 A0 00 01 */	li r5, 1
/* 80148D4C  88 06 00 11 */	lbz r0, 0x11(r6)
/* 80148D50  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 80148D54  40 82 00 18 */	bne lbl_80148D6C
/* 80148D58  C0 42 99 D8 */	lfs f2, lit_4116(r2)
/* 80148D5C  C0 06 00 18 */	lfs f0, 0x18(r6)
/* 80148D60  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 80148D64  41 82 00 08 */	beq lbl_80148D6C
/* 80148D68  7C 65 1B 78 */	mr r5, r3
lbl_80148D6C:
/* 80148D6C  54 A0 06 3F */	clrlwi. r0, r5, 0x18
/* 80148D70  41 82 00 28 */	beq lbl_80148D98
/* 80148D74  C0 06 00 18 */	lfs f0, 0x18(r6)
/* 80148D78  FC 00 02 10 */	fabs f0, f0
/* 80148D7C  FC 40 00 18 */	frsp f2, f0
/* 80148D80  C0 0D 8C 00 */	lfs f0, G_CM3D_F_ABS_MIN(r13)
/* 80148D84  FC 02 00 40 */	fcmpo cr0, f2, f0
/* 80148D88  7C 00 00 26 */	mfcr r0
/* 80148D8C  54 00 0F FF */	rlwinm. r0, r0, 1, 0x1f, 0x1f
/* 80148D90  41 82 00 08 */	beq lbl_80148D98
/* 80148D94  38 80 00 01 */	li r4, 1
lbl_80148D98:
/* 80148D98  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 80148D9C  41 82 00 24 */	beq lbl_80148DC0
/* 80148DA0  FC 00 0A 10 */	fabs f0, f1
/* 80148DA4  FC 20 00 18 */	frsp f1, f0
/* 80148DA8  C0 0D 8C 00 */	lfs f0, G_CM3D_F_ABS_MIN(r13)
/* 80148DAC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80148DB0  7C 00 00 26 */	mfcr r0
/* 80148DB4  54 00 0F FF */	rlwinm. r0, r0, 1, 0x1f, 0x1f
/* 80148DB8  40 82 00 08 */	bne lbl_80148DC0
/* 80148DBC  38 60 00 01 */	li r3, 1
lbl_80148DC0:
/* 80148DC0  54 63 06 3E */	clrlwi r3, r3, 0x18
/* 80148DC4  4E 80 00 20 */	blr 
lbl_80148DC8:
/* 80148DC8  38 60 00 00 */	li r3, 0
/* 80148DCC  4E 80 00 20 */	blr 
