gpasm-2.0.0_beta2 (Aug 27 2017)_divuint.asm       2017-9-12  18:09:48          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 11 2017) (MINGW32)
                      00004 ; This file was generated Tue Sep 12 18:09:48 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuint.c"
                      00009         list    p=3264
                      00010         radix dec
                      00011         include "3264.inc"
                      00001                 LIST
                      00002 ;mc32p64.inc    Standard Header File, Version 1.00 by Sinomcu
                      00374                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern PSAVE
                      00017         extern SSAVE
                      00018         extern WSAVE
                      00019         extern STK12
                      00020         extern STK11
                      00021         extern STK10
                      00022         extern STK09
                      00023         extern STK08
                      00024         extern STK07
                      00025         extern STK06
                      00026         extern STK05
                      00027         extern STK04
                      00028         extern STK03
                      00029         extern STK02
                      00030         extern STK01
                      00031         extern STK00
                      00032 ;--------------------------------------------------------
                      00033 ; global declarations
                      00034 ;--------------------------------------------------------
                      00035         global  __divuint
                      00036 
                      00037 ;--------------------------------------------------------
                      00038 ; global definitions
                      00039 ;--------------------------------------------------------
                      00040 ;--------------------------------------------------------
                      00041 ; absolute symbol definitions
                      00042 ;--------------------------------------------------------
                      00043 ;--------------------------------------------------------
                      00044 ; compiler-defined variables
                      00045 ;--------------------------------------------------------
                      00046 UDL__divuint_0  udata
0000                  00047 r0x1001 res     1
0000                  00048 r0x1000 res     1
0001                  00049 r0x1003 res     1
0001                  00050 r0x1002 res     1
0002                  00051 r0x1004 res     1
0002                  00052 r0x1005 res     1
0003                  00053 r0x1006 res     1
0003                  00054 r0x1007 res     1
0004                  00055 r0x1009 res     1
                      00056 ;--------------------------------------------------------
                      00057 ; initialized data
                      00058 ;--------------------------------------------------------
                      00059 
                      00060 ;@Allocation info for local variables in function '_divuint'
                      00061 ;@_divuint b                         Allocated to registers r0x1003 r0x1002 ;size:2
                      00062 ;@_divuint a                         Allocated to registers r0x1001 r0x1000 ;size:2
                      00063 ;@_divuint result                    Allocated to registers r0x1004 r0x1005 ;size:2
                      00064 ;@_divuint mask                      Allocated to registers r0x1006 r0x1007 ;size:2
                      00065 ;@end Allocation info for local variables in function '_divuint';
                      00066 
                      00067 ;--------------------------------------------------------
                      00068 ; overlayable items in internal ram 
                      00069 ;--------------------------------------------------------
                      00070 ;       udata_ovr
                      00071 ;--------------------------------------------------------
                      00072 ; code
                      00073 ;--------------------------------------------------------
                      00074 code__divuint   code
                      00075 ;***
                      00076 ;  pBlock Stats: dbName = C
                      00077 ;***
                      00078 ;entry:  __divuint      ;Function start
                      00079 ; 2 exit points
                      00080 ;has an exit
                      00081 ;15 compiler assigned registers:
                      00082 ;   r0x1000
                      00083 ;   STK00
                      00084 ;   r0x1001
                      00085 ;   STK01
                      00086 ;   r0x1002
                      00087 ;   STK02
                      00088 ;   r0x1003
                      00089 ;   r0x1004
                      00090 ;   r0x1005
                      00091 ;   r0x1006
                      00092 ;   r0x1007
                      00093 ;   r0x1008
                      00094 ;   r0x1009
                      00095 ;   r0x100A
                      00096 ;   r0x100B
                      00097 ;; Starting pCode block
                      00098 ;;[ICODE] ../libsdcc/_divuint.c:30:  _entry($12) :
                      00099 ;;[ICODE] ../libsdcc/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00100 __divuint       ;Function start
                      00101 ; 2 exit points
                      00102 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00103 ;       .line   30; "../libsdcc/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   5600           00104         MOVRA   r0x1000
0001   5800           00105         MOVAR   STK00
0002   5600           00106         MOVRA   r0x1001
                      00107 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   5800           00108         MOVAR   STK01
0004   5600           00109         MOVRA   r0x1002
0005   5800           00110         MOVAR   STK02
0006   5600           00111         MOVRA   r0x1003
                      00112 ;;[ICODE] ../libsdcc/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00113 ;       .line   32; "../libsdcc/_divuint.c"     unsigned int result = 0;
0007   7600           00114         CLRR    r0x1004
0008   7600           00115         CLRR    r0x1005
                      00116 ;;[ICODE] ../libsdcc/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00117 ;       .line   33; "../libsdcc/_divuint.c"     unsigned int mask = 0x01;
0009   3C01           00118         MOVAI   0x01
000A   5600           00119         MOVRA   r0x1006
000B   7600           00120         CLRR    r0x1007
                      00121 ;;[ICODE] ../libsdcc/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00122 ;       .line   36; "../libsdcc/_divuint.c"     if (!b) return (unsigned int)-1;
000C   5800           00123         MOVAR   r0x1003
000D   5C00           00124         ORAR    r0x1002
000E   E5B7           00125         JBSET   STATUS,2
000F   A000           00126         GOTO    _00107_DS_
                      00127 ;;[ICODE] ../libsdcc/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   3CFF           00128         MOVAI   0xff
0011   5600           00129         MOVRA   STK00
0012   3CFF           00130         MOVAI   0xff
0013   A000           00131         GOTO    _00115_DS_
                      00132 ;;[ICODE] ../libsdcc/_divuint.c:40:  _whilecontinue_0($3) :
                      00133 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00134 _00107_DS_
                      00135 ;       .line   40; "../libsdcc/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   5800           00136         MOVAR   r0x1003
                      00137 ;;1     MOVRA   r0x1008
0015   5800           00138         MOVAR   r0x1002
0016   5600           00139         MOVRA   r0x1009
                      00140 ;;1     CLRR    r0x100A
                      00141 ;;1     CLRR    r0x100B
                      00142 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   FE00           00143         JBCLR   r0x1009,7
0018   A000           00144         GOTO    _00112_DS_
                      00145 ;;[ICODE] ../libsdcc/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00146 ;;[ICODE] ../libsdcc/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00147 ;       .line   41; "../libsdcc/_divuint.c"     b <<= 1;
0019   D1B7           00148         BCLR    STATUS,0
001A   5200           00149         RLR     r0x1003
001B   5200           00150         RLR     r0x1002
                      00151 ;;[ICODE] ../libsdcc/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00152 ;       .line   42; "../libsdcc/_divuint.c"     mask <<= 1;
001C   D1B7           00153         BCLR    STATUS,0
001D   5200           00154         RLR     r0x1006
001E   5200           00155         RLR     r0x1007
                      00156 ;;[ICODE] ../libsdcc/_divuint.c:42:      goto _whilecontinue_0($3)
001F   A000           00157         GOTO    _00107_DS_
                      00158 ;;[ICODE] ../libsdcc/_divuint.c:47:  _whilecontinue_1($8) :
                      00159 ;;[ICODE] ../libsdcc/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00160 _00112_DS_
                      00161 ;       .line   47; "../libsdcc/_divuint.c"     while (mask) {
0020   5800           00162         MOVAR   r0x1006
0021   5C00           00163         ORAR    r0x1007
0022   F5B7           00164         JBCLR   STATUS,2
0023   A000           00165         GOTO    _00114_DS_
                      00166 ;;[ICODE] ../libsdcc/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00167 ;       .line   48; "../libsdcc/_divuint.c"     if (a >= b) {
0024   5800           00168         MOVAR   r0x1002
0025   4800           00169         RSUBAR  r0x1000
0026   E5B7           00170         JBSET   STATUS,2
0027   A000           00171         GOTO    _00129_DS_
0028   5800           00172         MOVAR   r0x1003
0029   4800           00173         RSUBAR  r0x1001
002A                  00174 _00129_DS_
002A   E1B7           00175         JBSET   STATUS,0
002B   A000           00176         GOTO    _00111_DS_
                      00177 ;;genSkipc:3192: created from rifx:00CC608C
                      00178 ;;[ICODE] ../libsdcc/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00179 ;;[ICODE] ../libsdcc/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00180 ;       .line   49; "../libsdcc/_divuint.c"     result += mask;
002C   5800           00181         MOVAR   r0x1006
002D   7E00           00182         ADDRA   r0x1004
002E   5800           00183         MOVAR   r0x1007
002F   F1B7           00184         JBCLR   STATUS,0
0030   6000           00185         JZAR    r0x1007
0031   7E00           00186         ADDRA   r0x1005
                      00187 ;;[ICODE] ../libsdcc/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00188 ;       .line   50; "../libsdcc/_divuint.c"     a -= b;
0032   5800           00189         MOVAR   r0x1003
0033   4A00           00190         RSUBRA  r0x1001
0034   5800           00191         MOVAR   r0x1002
0035   E1B7           00192         JBSET   STATUS,0
0036   6000           00193         JZAR    r0x1002
0037   4A00           00194         RSUBRA  r0x1000
                      00195 ;;[ICODE] ../libsdcc/_divuint.c:50:  _iffalse_1($7) :
                      00196 ;;[ICODE] ../libsdcc/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00197 ;;shiftRight_Left2ResultLit:5213: shCount=1, size=2, sign=0, same=1, offr=0
0038                  00198 _00111_DS_
                      00199 ;       .line   52; "../libsdcc/_divuint.c"     b >>= 1;
0038   D1B7           00200         BCLR    STATUS,0
0039   4E00           00201         RRR     r0x1002
003A   4E00           00202         RRR     r0x1003
                      00203 ;;[ICODE] ../libsdcc/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00204 ;;shiftRight_Left2ResultLit:5213: shCount=1, size=2, sign=0, same=1, offr=0
                      00205 ;       .line   53; "../libsdcc/_divuint.c"     mask >>= 1;
003B   D1B7           00206         BCLR    STATUS,0
003C   4E00           00207         RRR     r0x1007
003D   4E00           00208         RRR     r0x1006
                      00209 ;;[ICODE] ../libsdcc/_divuint.c:53:      goto _whilecontinue_1($8)
003E   A000           00210         GOTO    _00112_DS_
                      00211 ;;[ICODE] ../libsdcc/_divuint.c:53:  _whilebreak_1($10) :
                      00212 ;;[ICODE] ../libsdcc/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
003F                  00213 _00114_DS_
                      00214 ;       .line   56; "../libsdcc/_divuint.c"     return result;
003F   5800           00215         MOVAR   r0x1004
0040   5600           00216         MOVRA   STK00
0041   5800           00217         MOVAR   r0x1005
                      00218 ;;[ICODE] ../libsdcc/_divuint.c:56:  _return($11) :
                      00219 ;;[ICODE] ../libsdcc/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0042                  00220 _00115_DS_
0042   000C           00221         RETURN  
                      00222 ; exit point of __divuint
                      00223 
                      00224 
                      00225 ;       code size estimation:
                      00226 ;          67+    0 =    67 instructions (  134 byte)
                      00227 
                      00228         end
gpasm-2.0.0_beta2 (Aug 27 2017)_divuint.asm       2017-9-12  18:09:48          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001EC
ADCR1                             000001ED
ADEOC                             00000001
ADIE                              00000006
ADIF                              00000006
ADIOS0                            00000000
ADIOS1                            00000001
ADIOS3                            00000003
ADIOS4                            00000004
ADIOS5                            00000005
ADIOS7                            00000007
ADOIS2                            00000002
ADOIS6                            00000006
ADON                              00000000
ADRH                              000001EE
ADRL                              000001EF
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CLKS                              00000002
DC                                00000001
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
GIE                               00000007
HAAS                              00000006
HBB                               00000005
HCF                               00000007
HEN                               00000001
HFEN                              00000000
HIBYTE                            000001B3
HTX                               00000004
I2CADDR                           000001F1
I2CCR                             000001F0
I2CDATA                           000001F2
I2CIE                             00000005
I2CIF                             00000005
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
IOP2                              000001C8
IOP3                              000001CC
LFEN                              00000001
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OEP2                              000001C9
OEP3                              000001CD
OSCM                              000001BC
P00                               00000000
P00OE                             00000000
P00PU                             00000000
P01                               00000001
P01OE                             00000001
P01PU                             00000001
P02                               00000002
P02OE                             00000002
P02PU                             00000002
P03                               00000003
P03OE                             00000003
P03PU                             00000003
P04                               00000004
P04OE                             00000004
P04PU                             00000004
P05                               00000005
P05OE                             00000005
P05PU                             00000005
P06                               00000006
P06OE                             00000006
P07                               00000007
P07OE                             00000007
P10                               00000000
P10OE                             00000000
P10PU                             00000000
P11                               00000001
P11OE                             00000001
P11PU                             00000001
P12                               00000002
P12OE                             00000002
P12PU                             00000002
P13                               00000003
P13OE                             00000003
P13PU                             00000003
P14                               00000004
P14OE                             00000004
P14PU                             00000004
P15                               00000005
P15OE                             00000005
P15PU                             00000005
P16                               00000006
P16OE                             00000006
P16PU                             00000006
P17                               00000007
P17OE                             00000007
P17PU                             00000007
P20                               00000000
P20OE                             00000000
P20PU                             00000000
P21                               00000001
P21OE                             00000001
P21PU                             00000001
P22                               00000002
P22OE                             00000002
P22PU                             00000002
P23                               00000003
P23OE                             00000003
P23PU                             00000003
P24                               00000004
P24OE                             00000004
P24PU                             00000004
P25                               00000005
P25OE                             00000005
P25PU                             00000005
P26                               00000006
P26OE                             00000006
P26PU                             00000006
P27                               00000007
P27OE                             00000007
P27PU                             00000007
P30                               00000000
P30OE                             00000000
P30PU                             00000000
P31                               00000001
P31OE                             00000001
P31PU                             00000001
PCL                               000001B6
PD                                00000004
PSAVE                             00000000
PUP0                              000001C2
PUP1                              000001C6
PUP2                              000001CA
PUP3                              000001CE
PWM0OE                            00000006
PWM1OE                            00000006
RXAK                              00000000
SRW                               00000002
SSAVE                             00000000
STATUS                            000001B7
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
STK07                             00000000
STK08                             00000000
STK09                             00000000
STK10                             00000000
STK11                             00000000
STK12                             00000000
T0CNT                             000001D1
T0CR                              000001D0
T0DATA                            000001D3
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001D2
T1CNT                             000001D5
T1CR                              000001D4
T1DATA                            000001D7
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001D6
T2CNTH                            000001D9
T2CNTL                            000001DA
T2CR                              000001D8
T2IE                              00000004
T2IF                              00000004
T2LOADH                           000001DB
T2LOADL                           000001DC
T2MOD                             00000005
TC0EN                             00000007
TC1EN                             00000007
TC2EN                             00000007
TK0CLR                            00000003
TK0CNTH                           000001E2
TK0CNTL                           000001E3
TK0CRH                            000001E0
TK0CRL                            000001E1
TK0IE                             00000006
TK0IF                             00000007
TK0JE                             00000005
TK0RCE                            00000004
TK1CLR                            00000003
TK1CNTH                           000001E6
TK1CNTL                           000001E7
TK1CRH                            000001E4
TK1CRL                            000001E5
TK1IE                             00000006
TK1IF                             00000007
TK1JE                             00000005
TK1RCE                            00000004
TK2CLR                            00000003
TK2CNTH                           000001EA
TK2CNTL                           000001EB
TK2CRH                            000001E8
TK2CRL                            000001E9
TK2IE                             00000006
TK2IF                             00000007
TK2JE                             00000005
TK2RCE                            00000004
TO                                00000005
TXAK                              00000003
WSAVE                             00000000
Z                                 00000002
_00107_DS_                        00000014
_00111_DS_                        00000038
_00112_DS_                        00000020
_00114_DS_                        0000003F
_00115_DS_                        00000042
_00129_DS_                        0000002A
_CONFIG0                          00008000
_CONFIG1                          00008001
_CP_ALL                           00007FFF
_FCPU_128T                        0000FFEF
_FCPU_16T                         0000FFBF
_FCPU_256T                        0000FFFF
_FCPU_2T                          0000FF8F
_FCPU_32T                         0000FFCF
_FCPU_4T                          0000FF9F
_FCPU_64T                         0000FFDF
_FCPU_8T                          0000FFAF
_HRC_LRC                          0000FCFF
_HRC_LXT                          0000FDFF
_HXT_LRC                          0000FEFF
_MCLR_OFF                         0000FF7F
_MCLR_ON                          0000FFFF
_PTWRT_16_1024                    0000FFF7
_PTWRT_16_16                      0000DFF7
_PTWRT_256_256                    0000DFFF
_PTWRT_256_4096                   0000FFFF
_PTWRT_4_4                        0000DFF3
_PTWRT_4_512                      0000FFF3
_PTWRT_64_2048                    0000FFFB
_PTWRT_64_64                      0000DFFB
_VLVR_160                         0000E3FF
_VLVR_185                         0000E7FF
_VLVR_205                         0000EBFF
_VLVR_218                         0000EFFF
_VLVR_232                         0000F3FF
_VLVR_245                         0000F7FF
_VLVR_305                         0000FBFF
_VLVR_360                         0000FFFF
_WDT_ALWAYS_OFF                   0000FFFC
_WDT_ALWAYS_ON                    0000FFFF
_WDT_SLEEP_OFF                    0000FFFD
__32P64                           00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

