
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sun Mar 12 21:00:20 2023
Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setEditMode -type regular
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt
**ERROR: (IMPCCOPT-2403):	Cannot run 'create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt' as no delay corners are defined.

<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat fullchip
#% Begin load design ... (date=03/12 21:02:04, mem=487.7M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 12 20:34:42 2023'.
% Begin Load MMMC data ... (date=03/12 21:02:05, mem=489.5M)
% End Load MMMC data ... (date=03/12 21:02:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=489.7M, current mem=489.7M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar 12 21:02:05 2023
viaInitial ends at Sun Mar 12 21:02:05 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=29.0M, fe_cpu=0.58min, fe_real=1.80min, fe_mem=751.6M) ***
% Begin Load netlist data ... (date=03/12 21:02:08, mem=515.7M)
*** Begin netlist parsing (mem=751.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 769.621M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=769.6M) ***
% End Load netlist data ... (date=03/12 21:02:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=545.4M, current mem=545.4M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 54854 stdCell insts.

*** Memory Usage v#1 (Current mem = 857.547M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:36.7, real=0:01:50, peak res=798.5M, current mem=798.5M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=817.9M, current mem=817.9M)
Current (total cpu=0:00:36.9, real=0:01:50, peak res=817.9M, current mem=817.9M)
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/12 21:02:10, mem=844.4M)
% End Load MMMC data post ... (date=03/12 21:02:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.4M, current mem=843.4M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.fp.gz (mem = 1085.5M).
% Begin Load floorplan data ... (date=03/12 21:02:10, mem=843.5M)
*info: reset 58994 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 1386400 1379200)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 12 20:34:38 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=846.3M, current mem=846.3M)
Set (core_instance) in guide (34800 39600 1319200 1263600)
There are 1494 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/12 21:02:11, total cpu=0:00:00.2, real=0:00:01.0, peak res=848.5M, current mem=848.5M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/12 21:02:11, mem=848.8M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/12 21:02:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=860.7M, current mem=860.7M)
Loading place ...
% Begin Load placement data ... (date=03/12 21:02:11, mem=860.7M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 12 20:34:38 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1103.3M) ***
Total net length = 1.069e+06 (4.803e+05 5.891e+05) (ext = 3.765e+04)
% End Load placement data ... (date=03/12 21:02:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=869.7M, current mem=868.3M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1101.3M) ***
% Begin Load routing data ... (date=03/12 21:02:12, mem=869.1M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 12 20:34:38 2023 Format: 19.1) ...
*** Total 58768 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.6 real=0:00:00.0 mem=1163.9M) ***
% End Load routing data ... (date=03/12 21:02:12, total cpu=0:00:00.6, real=0:00:00.0, peak res=933.3M, current mem=932.0M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.prop
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Completed restoreProperty (cpu=0:00:00.1 real=0:00:01.0 mem=1169.9M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/fullchip.congmap.gz ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/12 21:02:14, mem=962.5M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/12 21:02:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=962.7M, current mem=962.7M)
% Begin load AAE data ... (date=03/12 21:02:14, mem=962.7M)
AAE DB initialization (MEM=1225.38 CPU=0:00:00.6 REAL=0:00:01.0) 
% End load AAE data ... (date=03/12 21:02:15, total cpu=0:00:00.9, real=0:00:01.0, peak res=977.2M, current mem=977.2M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/12 21:02:15, total cpu=0:00:09.4, real=0:00:11.0, peak res=977.4M, current mem=972.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file .//constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: .//constraints/fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/12 21:02:41, mem=1041.2M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 11824 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=1333.2M, init mem=1338.3M)
*info: Placed = 54854         
*info: Unplaced = 0           
Placement Density:61.65%(277920/450775)
Placement Density (including fixed std cells):61.65%(277920/450775)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=1333.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Estimated cell power/ground rail width = 0.365 um
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 450774.720um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------------
Layer    Via Cell            Res.     Cap.     RC       Top of Stack
Range                        (Ohm)    (fF)     (fs)     Only
--------------------------------------------------------------------
M1-M2    VIA12_1cut          1.500    0.017    0.025    false
M2-M3    VIA23_1cut          1.500    0.015    0.023    false
M3-M4    VIA34_1cut          1.500    0.015    0.023    false
M4-M5    VIA45_1cut          1.500    0.015    0.023    false
M5-M6    VIA56_1cut          1.500    0.014    0.021    false
M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
--------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:03.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:03.0)

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-12 21:02:52 (2023-Mar-13 04:02:52 GMT)
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 10%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 20%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 30%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 40%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 50%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 60%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 70%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 80%
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT): 90%

Finished Levelizing
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT)

Starting Activity Propagation
2023-Mar-12 21:02:53 (2023-Mar-13 04:02:53 GMT)
2023-Mar-12 21:02:54 (2023-Mar-13 04:02:54 GMT): 10%
2023-Mar-12 21:02:54 (2023-Mar-13 04:02:54 GMT): 20%

Finished Activity Propagation
2023-Mar-12 21:02:55 (2023-Mar-13 04:02:55 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.1 real=0:00:00.1)
Found 2048 advancing pin insertion delay (17.321% of 11824 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 11824 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1477.41 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1477.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58766  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 58766 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1494 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.22% V. EstWL: 1.050390e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57272 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.223521e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        21( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       194( 0.13%)         1( 0.00%)   ( 0.13%) 
[NR-eGR]      M8  (8)       324( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              547( 0.05%)         2( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201705
[NR-eGR]     M2  (2V) length: 3.995205e+05um, number of vias: 286269
[NR-eGR]     M3  (3H) length: 4.644452e+05um, number of vias: 22691
[NR-eGR]     M4  (4V) length: 2.119969e+05um, number of vias: 10890
[NR-eGR]     M5  (5H) length: 6.132040e+04um, number of vias: 8206
[NR-eGR]     M6  (6V) length: 1.612102e+04um, number of vias: 7801
[NR-eGR]     M7  (7H) length: 4.164960e+04um, number of vias: 9331
[NR-eGR]     M8  (8V) length: 6.506372e+04um, number of vias: 0
[NR-eGR] Total length: 1.260117e+06um, number of vias: 546893
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.061310e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.94 sec, Real: 2.94 sec, Curr Mem: 1522.42 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.0 real=0:00:03.0)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 450774.720um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11824
  Delay constrained sinks:     11824
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11824 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.7 real=0:00:07.7)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1422.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.720um^2
      hp wire lengths  : top=0.000um, trunk=4539.000um, leaf=11726.300um, total=16265.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 141 CKBD1: 1 
    Bottom-up phase done. (took cpu=0:00:06.2 real=0:00:06.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:20 mem=1626.1M) ***
Total net bbox length = 1.084e+06 (4.879e+05 5.966e+05) (ext = 2.241e+04)
Move report: Detail placement moves 1833 insts, mean move: 1.12 um, max move: 7.20 um
	Max move on inst (core_instance/mac_array_instance/CTS_ccl_a_buf_00481): (290.80, 242.20) --> (290.80, 235.00)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1626.1MB
Summary Report:
Instances move: 1833 (out of 54996 movable)
Instances flipped: 0
Mean displacement: 1.12 um
Max displacement: 7.20 um (Instance: core_instance/mac_array_instance/CTS_ccl_a_buf_00481) (290.8, 242.2) -> (290.8, 235)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 1.085e+06 (4.883e+05 5.969e+05) (ext = 2.241e+04)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1626.1MB
*** Finished refinePlace (0:01:22 mem=1626.1M) ***
    Moved 705, flipped 183 and cell swapped 0 of 11966 clock instance(s) during refinement.
    The largest move was 7.2 microns for core_instance/mac_array_instance/CTS_ccl_a_buf_00481.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.4 real=0:00:03.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,0.9)               1
    [0.9,1.6)               0
    [1.6,2.3)               0
    [2.3,3)                 0
    [3,3.7)                12
    [3.7,4.4)               0
    [4.4,5.1)               0
    [5.1,5.8)               0
    [5.8,6.5)               0
    [6.5,7.2)               1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (290.800,242.200)    (290.800,235.000)    CTS_ccl_a_buf_00481 (a lib_cell CKBD16) at (290.800,235.000), in power domain auto-default
         3.6         (514.000,231.400)    (514.000,227.800)    CTS_ccl_a_buf_00270 (a lib_cell CKBD16) at (514.000,227.800), in power domain auto-default
         3.6         (104.200,119.800)    (104.200,116.200)    CTS_ccl_a_buf_00076 (a lib_cell CKBD16) at (104.200,116.200), in power domain auto-default
         3.6         (105.400,242.200)    (105.400,245.800)    CTS_ccl_a_buf_00106 (a lib_cell CKBD16) at (105.400,245.800), in power domain auto-default
         3.6         (410.200,62.200)     (410.200,65.800)     CTS_ccl_a_buf_00448 (a lib_cell CKBD16) at (410.200,65.800), in power domain auto-default
         3.6         (436.800,238.600)    (436.800,235.000)    CTS_ccl_a_buf_00438 (a lib_cell CKBD16) at (436.800,235.000), in power domain auto-default
         3.6         (290.800,242.200)    (290.800,245.800)    CTS_ccl_a_buf_00351 (a lib_cell CKBD16) at (290.800,245.800), in power domain auto-default
         3.6         (104.200,242.200)    (104.200,238.600)    CTS_ccl_a_buf_00455 (a lib_cell CKBD16) at (104.200,238.600), in power domain auto-default
         3.6         (411.600,382.600)    (411.600,379.000)    CTS_ccl_a_buf_00475 (a lib_cell CKBD16) at (411.600,379.000), in power domain auto-default
         3.6         (290.800,242.200)    (290.800,238.600)    CTS_ccl_buf_00483 (a lib_cell CKBD16) at (290.800,238.600), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:04.5 real=0:00:04.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1422.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.720um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.891pF, leaf=7.292pF, total=8.183pF
      wire lengths     : top=0.000um, trunk=5742.100um, leaf=42302.975um, total=48045.075um
      hp wire lengths  : top=0.000um, trunk=4549.800um, leaf=11749.000um, total=16298.800um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=18 avg=0.064ns sd=0.021ns min=0.004ns max=0.097ns {7 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.083ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 93 <= 0.094ns, 23 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 141 CKBD1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.451, max=0.539, avg=0.478, sd=0.022], skew [0.088 vs 0.057*], 85.5% {0.453, 0.511} (wid=0.057 ws=0.026) (gid=0.487 gs=0.073)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.451, max=0.539, avg=0.478, sd=0.022], skew [0.088 vs 0.057*], 85.5% {0.453, 0.511} (wid=0.057 ws=0.026) (gid=0.487 gs=0.073)
    Legalizer API calls during this step: 2520 succeeded with high effort: 2520 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:11.3 real=0:00:11.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1659.14 MB )
[NR-eGR] Read 7628 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1659.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7628
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58908  numIgnoredNets=58765
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.627620e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 93 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.650540e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 87 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 87 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.049760e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 30 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 30 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.239156e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201989
[NR-eGR]     M2  (2V) length: 3.890679e+05um, number of vias: 278687
[NR-eGR]     M3  (3H) length: 4.663516e+05um, number of vias: 28683
[NR-eGR]     M4  (4V) length: 2.263937e+05um, number of vias: 11101
[NR-eGR]     M5  (5H) length: 6.247160e+04um, number of vias: 8260
[NR-eGR]     M6  (6V) length: 1.623002e+04um, number of vias: 7801
[NR-eGR]     M7  (7H) length: 4.164960e+04um, number of vias: 9331
[NR-eGR]     M8  (8V) length: 6.506372e+04um, number of vias: 0
[NR-eGR] Total length: 1.267228e+06um, number of vias: 545852
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.772390e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12108
[NR-eGR]     M2  (2V) length: 1.074600e+04um, number of vias: 14294
[NR-eGR]     M3  (3H) length: 2.129110e+04um, number of vias: 6158
[NR-eGR]     M4  (4V) length: 1.442660e+04um, number of vias: 211
[NR-eGR]     M5  (5H) length: 1.151200e+03um, number of vias: 54
[NR-eGR]     M6  (6V) length: 1.090000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.772390e+04um, number of vias: 32825
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.772390e+04um, number of vias: 32825
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.45 sec, Real: 1.44 sec, Curr Mem: 1593.14 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/.rgfDkgiTH
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.6)
    Routing using eGR only done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=143, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1623.52 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1623.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 32650
[NR-eGR] Read numTotalNets=58908  numIgnoredNets=143
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 58765 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1494 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.20% V. EstWL: 1.050408e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57271 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.186873e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        20( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       214( 0.15%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]      M8  (8)       290( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              536( 0.05%)         3( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.56 seconds, mem = 1642.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201989
[NR-eGR]     M2  (2V) length: 3.767675e+05um, number of vias: 276986
[NR-eGR]     M3  (3H) length: 4.459287e+05um, number of vias: 30900
[NR-eGR]     M4  (4V) length: 2.345779e+05um, number of vias: 12300
[NR-eGR]     M5  (5H) length: 8.323000e+04um, number of vias: 8379
[NR-eGR]     M6  (6V) length: 2.027905e+04um, number of vias: 7810
[NR-eGR]     M7  (7H) length: 4.167280e+04um, number of vias: 9335
[NR-eGR]     M8  (8V) length: 6.510214e+04um, number of vias: 0
[NR-eGR] Total length: 1.267558e+06um, number of vias: 547699
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.28 seconds, mem = 1616.4M
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)
    Congestion Repair done. (took cpu=0:00:03.0 real=0:00:03.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.4 real=0:00:05.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=54996 and nets=63141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1621.520M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1422.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.720um^2
    cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
    sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.911pF, leaf=7.449pF, total=8.360pF
    wire lengths     : top=0.000um, trunk=5742.100um, leaf=42302.975um, total=48045.075um
    hp wire lengths  : top=0.000um, trunk=4549.800um, leaf=11749.000um, total=16298.800um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=18 avg=0.064ns sd=0.021ns min=0.004ns max=0.098ns {7 <= 0.063ns, 8 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 141 CKBD1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.454, max=0.539, avg=0.481, sd=0.021], skew [0.086 vs 0.057*], 85.6% {0.457, 0.514} (wid=0.057 ws=0.026) (gid=0.488 gs=0.073)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.454, max=0.539, avg=0.481, sd=0.021], skew [0.086 vs 0.057*], 85.6% {0.457, 0.514} (wid=0.057 ws=0.026) (gid=0.488 gs=0.073)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.5 real=0:00:07.4)
  Stage::Clustering done. (took cpu=0:00:18.8 real=0:00:18.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1422.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.720um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.911pF, leaf=7.449pF, total=8.360pF
      wire lengths     : top=0.000um, trunk=5742.100um, leaf=42302.975um, total=48045.075um
      hp wire lengths  : top=0.000um, trunk=4549.800um, leaf=11749.000um, total=16298.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=18 avg=0.064ns sd=0.021ns min=0.004ns max=0.098ns {7 <= 0.063ns, 8 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 141 CKBD1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.454, max=0.539], skew [0.086 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.454, max=0.539], skew [0.086 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1422.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1422.720um^2
      cell capacitance : b=0.777pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.777pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.911pF, leaf=7.449pF, total=8.360pF
      wire lengths     : top=0.000um, trunk=5742.100um, leaf=42302.975um, total=48045.075um
      hp wire lengths  : top=0.000um, trunk=4549.800um, leaf=11749.000um, total=16298.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=18 avg=0.064ns sd=0.021ns min=0.004ns max=0.098ns {7 <= 0.063ns, 8 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 141 CKBD1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.454, max=0.539, avg=0.481, sd=0.021], skew [0.086 vs 0.057*], 85.6% {0.457, 0.514} (wid=0.057 ws=0.026) (gid=0.488 gs=0.073)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.454, max=0.539, avg=0.481, sd=0.021], skew [0.086 vs 0.057*], 85.6% {0.457, 0.514} (wid=0.057 ws=0.026) (gid=0.488 gs=0.073)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.910pF, leaf=7.449pF, total=8.359pF
      wire lengths     : top=0.000um, trunk=5735.500um, leaf=42302.975um, total=48038.475um
      hp wire lengths  : top=0.000um, trunk=4065.600um, leaf=11749.000um, total=15814.600um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.910pF, leaf=7.449pF, total=8.359pF
      wire lengths     : top=0.000um, trunk=5735.500um, leaf=42302.975um, total=48038.475um
      hp wire lengths  : top=0.000um, trunk=4065.600um, leaf=11749.000um, total=15814.600um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.910pF, leaf=7.449pF, total=8.359pF
      wire lengths     : top=0.000um, trunk=5735.500um, leaf=42302.975um, total=48038.475um
      hp wire lengths  : top=0.000um, trunk=4065.600um, leaf=11749.000um, total=15814.600um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.910pF, leaf=7.449pF, total=8.359pF
      wire lengths     : top=0.000um, trunk=5735.500um, leaf=42302.975um, total=48038.475um
      hp wire lengths  : top=0.000um, trunk=4065.600um, leaf=11749.000um, total=15814.600um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.390, max=0.476], skew [0.086 vs 0.057*]
    Legalizer API calls during this step: 39 succeeded with high effort: 39 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.448pF, total=8.348pF
      wire lengths     : top=0.000um, trunk=5674.700um, leaf=42295.176um, total=47969.876um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.390, max=0.471, avg=0.417, sd=0.021], skew [0.080 vs 0.057*], 85.7% {0.393, 0.451} (wid=0.051 ws=0.026) (gid=0.430 gs=0.073)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.390, max=0.471, avg=0.417, sd=0.021], skew [0.080 vs 0.057*], 85.7% {0.393, 0.451} (wid=0.051 ws=0.026) (gid=0.430 gs=0.073)
    Legalizer API calls during this step: 157 succeeded with high effort: 157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:22.6 real=0:00:22.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1412.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1412.640um^2
      cell capacitance : b=0.771pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.771pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.900pF, leaf=7.448pF, total=8.348pF
      wire lengths     : top=0.000um, trunk=5674.700um, leaf=42295.176um, total=47969.876um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=17 avg=0.066ns sd=0.017ns min=0.035ns max=0.098ns {7 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 140 CKBD1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.390, max=0.471], skew [0.080 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.390, max=0.471], skew [0.080 vs 0.057*]
    Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
      cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5667.800um, leaf=42295.176um, total=47962.976um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.019ns min=0.035ns max=0.098ns {5 <= 0.063ns, 4 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD8: 2 CKBD1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.430, max=0.488], skew [0.058 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.430, max=0.488], skew [0.058 vs 0.057*]
    Legalizer API calls during this step: 300 succeeded with high effort: 300 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.3 real=0:00:02.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
      cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5671.400um, leaf=42295.176um, total=47966.576um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=17 avg=0.075ns sd=0.019ns min=0.035ns max=0.098ns {5 <= 0.063ns, 4 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 131 CKBD12: 7 CKBD8: 2 CKBD1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.431, max=0.488, avg=0.462, sd=0.017], skew [0.057 vs 0.057], 100% {0.431, 0.488} (wid=0.051 ws=0.026) (gid=0.456 gs=0.058)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.431, max=0.488, avg=0.462, sd=0.017], skew [0.057 vs 0.057], 100% {0.431, 0.488} (wid=0.051 ws=0.026) (gid=0.456 gs=0.058)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Reducing Power done. (took cpu=0:00:03.1 real=0:00:03.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.3 real=0:00:01.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 143 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
          cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
          wire lengths     : top=0.000um, trunk=5671.400um, leaf=42295.176um, total=47966.576um
          hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.019ns min=0.035ns max=0.098ns {5 <= 0.063ns, 4 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 131 CKBD12: 7 CKBD8: 2 CKBD1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
          cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
          wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
          hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.5 real=0:00:01.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
          cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
          wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
          hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.8 real=0:00:03.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
    cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
    cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
    sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
    wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
    hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
          cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
          wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
          hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488], skew [0.032 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 31 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488, avg=0.473, sd=0.006], skew [0.032 vs 0.057], 100% {0.456, 0.488} (wid=0.051 ws=0.026) (gid=0.456 gs=0.034)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.456, max=0.488, avg=0.473, sd=0.006], skew [0.032 vs 0.057], 100% {0.456, 0.488} (wid=0.051 ws=0.026) (gid=0.456 gs=0.034)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Balancing done. (took cpu=0:00:06.1 real=0:00:06.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 143 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.457, max=0.487], skew [0.030 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.457, max=0.487], skew [0.030 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1384.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1384.200um^2
      cell capacitance : b=0.757pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.757pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5670.200um, leaf=42295.176um, total=47965.376um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=17 avg=0.078ns sd=0.017ns min=0.035ns max=0.098ns {4 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 131 CKBD12: 6 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.457, max=0.487, avg=0.473, sd=0.006], skew [0.030 vs 0.057], 100% {0.457, 0.487} (wid=0.051 ws=0.026) (gid=0.455 gs=0.033)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.457, max=0.487, avg=0.473, sd=0.006], skew [0.030 vs 0.057], 100% {0.457, 0.487} (wid=0.051 ws=0.026) (gid=0.455 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.075pF fall=11.842pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=12.070pF fall=11.838pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1375.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1375.560um^2
      cell capacitance : b=0.752pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.752pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5671.700um, leaf=42295.176um, total=47966.876um
      hp wire lengths  : top=0.000um, trunk=4021.200um, leaf=11749.800um, total=15771.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=17 avg=0.082ns sd=0.016ns min=0.035ns max=0.101ns {2 <= 0.063ns, 5 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 127 CKBD12: 10 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.454, max=0.491, avg=0.474, sd=0.007], skew [0.036 vs 0.057], 100% {0.454, 0.491} (wid=0.051 ws=0.026) (gid=0.454 gs=0.027)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.454, max=0.491, avg=0.474, sd=0.007], skew [0.036 vs 0.057], 100% {0.454, 0.491} (wid=0.051 ws=0.026) (gid=0.454 gs=0.027)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.488 -> 0.491}Legalizer API calls during this step: 289 succeeded with high effort: 289 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.2 real=0:00:02.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.898pF, leaf=7.448pF, total=8.346pF
      wire lengths     : top=0.000um, trunk=5673.500um, leaf=42295.176um, total=47968.676um
      hp wire lengths  : top=0.000um, trunk=4015.800um, leaf=11749.800um, total=15765.600um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=17 avg=0.081ns sd=0.016ns min=0.036ns max=0.101ns {3 <= 0.063ns, 4 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.093ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 30 <= 0.100ns, 9 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.443, max=0.479, avg=0.462, sd=0.007], skew [0.037 vs 0.057], 100% {0.443, 0.479} (wid=0.050 ws=0.026) (gid=0.442 gs=0.027)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.443, max=0.479, avg=0.462, sd=0.007], skew [0.037 vs 0.057], 100% {0.443, 0.479} (wid=0.050 ws=0.026) (gid=0.442 gs=0.027)
    Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.4 real=0:00:00.4)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=10, resolved=129, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=96, accepted=19
        Max accepted move=97.200um, total accepted move=350.200um, average move=18.431um
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=23, resolved=113, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=23, ignoredLeafDriver=0, worse=59, accepted=25
        Max accepted move=67.400um, total accepted move=403.600um, average move=16.144um
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=54, resolved=74, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=30, ignoredLeafDriver=0, worse=25, accepted=18
        Max accepted move=27.200um, total accepted move=214.000um, average move=11.889um
        Legalizer API calls during this step: 310 succeeded with high effort: 310 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.1 real=0:00:04.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=24, resolved=15, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=3, accepted=2
        Max accepted move=10.400um, total accepted move=17.600um, average move=8.800um
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=21, resolved=6, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 626 succeeded with high effort: 626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.0 real=0:00:01.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=0, resolved=15, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=3
        Max accepted move=3.000um, total accepted move=4.000um, average move=1.333um
        Move for wirelength. considered=142, filtered=142, permitted=141, cannotCompute=0, computed=141, moveTooSmall=0, resolved=11, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
        cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
        cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
        sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.793pF, leaf=7.452pF, total=8.246pF
        wire lengths     : top=0.000um, trunk=5005.899um, leaf=42311.367um, total=47317.266um
        hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.036ns max=0.099ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.085ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 26 <= 0.100ns, 14 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.437, max=0.479, avg=0.457, sd=0.006], skew [0.042 vs 0.057], 100% {0.437, 0.479} (wid=0.050 ws=0.025) (gid=0.437 gs=0.025)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.437, max=0.479, avg=0.457, sd=0.006], skew [0.042 vs 0.057], 100% {0.437, 0.479} (wid=0.050 ws=0.025) (gid=0.437 gs=0.025)
      Legalizer API calls during this step: 1118 succeeded with high effort: 1118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:06.8 real=0:00:06.9)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 143 , Succeeded = 28 , Wirelength increased = 113 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.784pF, leaf=7.450pF, total=8.235pF
      wire lengths     : top=0.000um, trunk=4948.498um, leaf=42299.365um, total=47247.863um
      hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.036ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 86 <= 0.094ns, 26 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.436, max=0.479, avg=0.456, sd=0.006], skew [0.043 vs 0.057], 100% {0.436, 0.479} (wid=0.049 ws=0.024) (gid=0.437 gs=0.026)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.436, max=0.479, avg=0.456, sd=0.006], skew [0.043 vs 0.057], 100% {0.436, 0.479} (wid=0.049 ws=0.024) (gid=0.437 gs=0.026)
    Legalizer API calls during this step: 1118 succeeded with high effort: 1118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:08.1 real=0:00:08.1)
  Total capacitance is (rise=20.306pF fall=20.074pF), of which (rise=8.235pF fall=8.235pF) is wire, and (rise=12.071pF fall=11.839pF) is gate.
  Stage::Polishing done. (took cpu=0:00:11.9 real=0:00:11.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:57 mem=1680.7M) ***
Total net bbox length = 1.085e+06 (4.882e+05 5.969e+05) (ext = 2.289e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1680.7MB
Summary Report:
Instances move: 0 (out of 54995 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.085e+06 (4.882e+05 5.969e+05) (ext = 2.289e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1680.7MB
*** Finished refinePlace (0:01:57 mem=1680.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 11965 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Implementation done. (took cpu=0:00:21.9 real=0:00:21.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       142 (unrouted=142, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 142 nets for routing of which 142 have one or more fixed wires.
(ccopt eGR): Start to route 142 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1680.68 MB )
[NR-eGR] Read 7628 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1680.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7628
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58907  numIgnoredNets=58765
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 142 clock nets ( 142 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 142 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 142 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.562280e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 79 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.131780e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 74 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 74 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.546300e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.140318e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201987
[NR-eGR]     M2  (2V) length: 3.766741e+05um, number of vias: 276943
[NR-eGR]     M3  (3H) length: 4.460955e+05um, number of vias: 30958
[NR-eGR]     M4  (4V) length: 2.343899e+05um, number of vias: 12259
[NR-eGR]     M5  (5H) length: 8.269780e+04um, number of vias: 8378
[NR-eGR]     M6  (6V) length: 2.028165e+04um, number of vias: 7810
[NR-eGR]     M7  (7H) length: 4.167280e+04um, number of vias: 9335
[NR-eGR]     M8  (8V) length: 6.510214e+04um, number of vias: 0
[NR-eGR] Total length: 1.266914e+06um, number of vias: 547670
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.707970e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12106
[NR-eGR]     M2  (2V) length: 1.065260e+04um, number of vias: 14251
[NR-eGR]     M3  (3H) length: 2.145790e+04um, number of vias: 6216
[NR-eGR]     M4  (4V) length: 1.423860e+04um, number of vias: 170
[NR-eGR]     M5  (5H) length: 6.190000e+02um, number of vias: 53
[NR-eGR]     M6  (6V) length: 1.116000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.707970e+04um, number of vias: 32796
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.707970e+04um, number of vias: 32796
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.41 sec, Curr Mem: 1626.68 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/.rgfiW9i4P
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
Set FIXED routing status on 142 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       142 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=142, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:01.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=54995 and nets=63140 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1626.676M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
          cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=7.519pF, total=8.296pF
          wire lengths     : top=0.000um, trunk=4947.900um, leaf=42131.800um, total=47079.700um
          hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.016ns min=0.037ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
          cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=7.519pF, total=8.296pF
          wire lengths     : top=0.000um, trunk=4947.900um, leaf=42131.800um, total=47079.700um
          hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.016ns min=0.037ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 330 long paths. The largest offset applied was 0.009ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       11824      330        2.791%      0.009ns       0.478ns         0.469ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        12
            0.000        0.005       153
            0.005      and above     165
          -------------------------------
          
          Mean=0.004ns Median=0.005ns Std.Dev=0.003ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 128, numSkippedDueToCloseToSkewTarget = 11
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
          cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=7.519pF, total=8.296pF
          wire lengths     : top=0.000um, trunk=4947.900um, leaf=42131.800um, total=47079.700um
          hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.016ns min=0.037ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.7)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 142, tested: 142, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
          cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=7.519pF, total=8.296pF
          wire lengths     : top=0.000um, trunk=4947.900um, leaf=42131.800um, total=47079.700um
          hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.016ns min=0.037ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 5 insts, 10 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
          cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
          cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
          sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.777pF, leaf=7.519pF, total=8.296pF
          wire lengths     : top=0.000um, trunk=4947.900um, leaf=42131.800um, total=47079.700um
          hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.600um, total=15724.400um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=17 avg=0.075ns sd=0.016ns min=0.037ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.104ns {0 <= 0.063ns, 0 <= 0.084ns, 89 <= 0.094ns, 25 <= 0.100ns, 11 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.434, max=0.478, avg=0.456, sd=0.007], skew [0.045 vs 0.057], 100% {0.434, 0.478} (wid=0.048 ws=0.025) (gid=0.439 gs=0.028)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:04 mem=1664.8M) ***
Total net bbox length = 1.085e+06 (4.882e+05 5.969e+05) (ext = 2.289e+04)
Move report: Detail placement moves 742 insts, mean move: 0.95 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U230): (501.60, 494.20) --> (505.00, 492.40)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1664.8MB
Summary Report:
Instances move: 742 (out of 54995 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 5.20 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U230) (501.6, 494.2) -> (505, 492.4)
	Length: 17 sites, height: 1 rows, site name: core, cell type: INVD12
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.085e+06 (4.884e+05 5.970e+05) (ext = 2.289e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1664.8MB
*** Finished refinePlace (0:02:06 mem=1664.8M) ***
  Moved 180, flipped 3 and cell swapped 0 of 11965 clock instance(s) during refinement.
  The largest move was 2.6 microns for core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.0 real=0:00:03.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:09.2 real=0:00:09.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       142 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=142, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 142 nets for routing of which 142 have one or more fixed wires.
(ccopt eGR): Start to route 142 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1672.83 MB )
[NR-eGR] Read 7628 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1672.83 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7628
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=58907  numIgnoredNets=58765
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 142 clock nets ( 142 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 142 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 142 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.560480e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 80 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 80 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.154280e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 76 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 76 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.623880e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 28 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 28 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.140858e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201987
[NR-eGR]     M2  (2V) length: 3.766795e+05um, number of vias: 276967
[NR-eGR]     M3  (3H) length: 4.461059e+05um, number of vias: 30948
[NR-eGR]     M4  (4V) length: 2.343637e+05um, number of vias: 12257
[NR-eGR]     M5  (5H) length: 8.269320e+04um, number of vias: 8377
[NR-eGR]     M6  (6V) length: 2.028165e+04um, number of vias: 7810
[NR-eGR]     M7  (7H) length: 4.167280e+04um, number of vias: 9335
[NR-eGR]     M8  (8V) length: 6.510214e+04um, number of vias: 0
[NR-eGR] Total length: 1.266899e+06um, number of vias: 547681
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.706470e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12106
[NR-eGR]     M2  (2V) length: 1.065800e+04um, number of vias: 14275
[NR-eGR]     M3  (3H) length: 2.146830e+04um, number of vias: 6206
[NR-eGR]     M4  (4V) length: 1.421240e+04um, number of vias: 168
[NR-eGR]     M5  (5H) length: 6.144000e+02um, number of vias: 52
[NR-eGR]     M6  (6V) length: 1.116000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.706470e+04um, number of vias: 32807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.706470e+04um, number of vias: 32807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.46 sec, Real: 1.46 sec, Curr Mem: 1632.83 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/.rgfJgDBJd
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 142 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 142 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/12 21:04:01, mem=1329.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 12 21:04:01 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=63140)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 12 21:04:03 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63138 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1435.48 (MB), peak = 1465.77 (MB)
#Merging special wires: starts on Sun Mar 12 21:04:30 2023 with memory = 1435.89 (MB), peak = 1465.77 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
#reading routing guides ......
#
#Finished routing data preparation on Sun Mar 12 21:04:30 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 33.98 (MB)
#Total memory = 1436.15 (MB)
#Peak memory = 1465.77 (MB)
#
#
#Start global routing on Sun Mar 12 21:04:30 2023
#
#
#Start global routing initialization on Sun Mar 12 21:04:30 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar 12 21:04:30 2023
#
#Start routing resource analysis on Sun Mar 12 21:04:30 2023
#
#Routing resource analysis is done on Sun Mar 12 21:04:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3367          80       53130    65.99%
#  M2             V        3382          84       53130     0.86%
#  M3             H        3447           0       53130     0.01%
#  M4             V        3402          64       53130     0.00%
#  M5             H        3447           0       53130     0.00%
#  M6             V        3466           0       53130     0.00%
#  M7             H         862           0       53130     0.00%
#  M8             V         866           0       53130     0.00%
#  --------------------------------------------------------------
#  Total                  22240       0.82%      425040     8.36%
#
#  142 nets (0.22%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 12 21:04:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.45 (MB), peak = 1465.77 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sun Mar 12 21:04:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.91 (MB), peak = 1465.77 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1455.91 (MB), peak = 1465.77 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1457.95 (MB), peak = 1465.77 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4233 (skipped).
#Total number of selected nets for routing = 142.
#Total number of unselected nets (but routable) for routing = 58765 (skipped).
#Total number of nets in the design = 63140.
#
#58765 skipped nets do not have any wires.
#142 routable nets have only global wires.
#142 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                142               0  
#------------------------------------------------
#        Total                142               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                142         1494           57271  
#-------------------------------------------------------------
#        Total                142         1494           57271  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2           11(0.02%)   (0.02%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     11(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 142
#Total wire length = 45102 um.
#Total half perimeter of net bounding box = 16388 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9702 um.
#Total wire length on LAYER M3 = 20547 um.
#Total wire length on LAYER M4 = 14115 um.
#Total wire length on LAYER M5 = 627 um.
#Total wire length on LAYER M6 = 111 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25652
#Up-Via Summary (total 25652):
#           
#-----------------------
# M1              12106
# M2               8663
# M3               4707
# M4                133
# M5                 43
#-----------------------
#                 25652 
#
#Total number of involved priority nets 142
#Maximum src to sink distance for priority net 504.2
#Average of max src_to_sink distance for priority net 97.9
#Average of ave src_to_sink distance for priority net 53.3
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 25.75 (MB)
#Total memory = 1461.91 (MB)
#Peak memory = 1465.77 (MB)
#
#Finished global routing on Sun Mar 12 21:04:40 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1451.19 (MB), peak = 1465.77 (MB)
#Start Track Assignment.
#Done with 5473 horizontal wires in 2 hboxes and 6824 vertical wires in 2 hboxes.
#Done with 5356 horizontal wires in 2 hboxes and 6676 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 142
#Total wire length = 49314 um.
#Total half perimeter of net bounding box = 16388 um.
#Total wire length on LAYER M1 = 4124 um.
#Total wire length on LAYER M2 = 9542 um.
#Total wire length on LAYER M3 = 20140 um.
#Total wire length on LAYER M4 = 14757 um.
#Total wire length on LAYER M5 = 625 um.
#Total wire length on LAYER M6 = 125 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25652
#Up-Via Summary (total 25652):
#           
#-----------------------
# M1              12106
# M2               8663
# M3               4707
# M4                133
# M5                 43
#-----------------------
#                 25652 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1466.28 (MB), peak = 1466.35 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 64.33 (MB)
#Total memory = 1466.35 (MB)
#Peak memory = 1466.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.7% of the total area was rechecked for DRC, and 55.1% required routing.
#   number of violations = 0
#cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1488.06 (MB), peak = 1488.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 142
#Total wire length = 47169 um.
#Total half perimeter of net bounding box = 16388 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 786 um.
#Total wire length on LAYER M3 = 23138 um.
#Total wire length on LAYER M4 = 22602 um.
#Total wire length on LAYER M5 = 581 um.
#Total wire length on LAYER M6 = 62 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36961
#Total number of multi-cut vias = 140 (  0.4%)
#Total number of single cut vias = 36821 ( 99.6%)
#Up-Via Summary (total 36961):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11966 ( 98.8%)       140 (  1.2%)      12106
# M2             12097 (100.0%)         0 (  0.0%)      12097
# M3             12631 (100.0%)         0 (  0.0%)      12631
# M4               111 (100.0%)         0 (  0.0%)        111
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                36821 ( 99.6%)       140 (  0.4%)      36961 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -9.98 (MB)
#Total memory = 1456.38 (MB)
#Peak memory = 1488.49 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = -9.98 (MB)
#Total memory = 1456.38 (MB)
#Peak memory = 1488.49 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:45
#Elapsed time = 00:01:45
#Increased memory = 110.75 (MB)
#Total memory = 1439.71 (MB)
#Peak memory = 1489.38 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 21:05:45 2023
#
% End globalDetailRoute (date=03/12 21:05:46, total cpu=0:01:45, real=0:01:45, peak res=1489.4M, current mem=1439.1M)
        NanoRoute done. (took cpu=0:01:45 real=0:01:45)
      Clock detailed routing done.
Checking guided vs. routed lengths for 142 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          108
       100.000     200.000           27
       200.000     300.000            5
       300.000     400.000            1
       400.000     500.000            0
       500.000     600.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          107
        0.000      2.000           16
        2.000      4.000            6
        4.000      6.000            6
        6.000      8.000            4
        8.000     10.000            1
       10.000     12.000            1
       12.000     14.000            0
       14.000     16.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/ofifo_inst/CTS_7 (101 terminals)
    Guided length:  max path =    73.800um, total =   313.399um
    Routed length:  max path =    68.800um, total =   388.620um
    Deviation:      max path =    -6.775%,  total =    24.002%

    Net core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_2 (73 terminals)
    Guided length:  max path =   114.600um, total =   247.000um
    Routed length:  max path =   113.600um, total =   303.610um
    Deviation:      max path =    -0.873%,  total =    22.919%

    Net core_instance/psum_mem_instance/CTS_10 (101 terminals)
    Guided length:  max path =    72.600um, total =   338.799um
    Routed length:  max path =    69.800um, total =   416.000um
    Deviation:      max path =    -3.857%,  total =    22.787%

    Net core_instance/CTS_33 (101 terminals)
    Guided length:  max path =    77.000um, total =   340.599um
    Routed length:  max path =    77.000um, total =   415.550um
    Deviation:      max path =     0.000%,  total =    22.006%

    Net core_instance/CTS_62 (101 terminals)
    Guided length:  max path =    77.600um, total =   349.000um
    Routed length:  max path =    74.800um, total =   425.240um
    Deviation:      max path =    -3.608%,  total =    21.845%

    Net core_instance/kmem_instance/CTS_1 (101 terminals)
    Guided length:  max path =    69.400um, total =   315.498um
    Routed length:  max path =    65.800um, total =   384.200um
    Deviation:      max path =    -5.187%,  total =    21.776%

    Net core_instance/CTS_20 (101 terminals)
    Guided length:  max path =    56.200um, total =   336.098um
    Routed length:  max path =    58.800um, total =   409.195um
    Deviation:      max path =     4.626%,  total =    21.749%

    Net core_instance/CTS_55 (101 terminals)
    Guided length:  max path =    74.999um, total =   338.599um
    Routed length:  max path =    75.000um, total =   411.750um
    Deviation:      max path =     0.001%,  total =    21.604%

    Net core_instance/ofifo_inst/CTS_4 (100 terminals)
    Guided length:  max path =    82.998um, total =   357.698um
    Routed length:  max path =    78.000um, total =   433.040um
    Deviation:      max path =    -6.022%,  total =    21.063%

    Net core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_1 (84 terminals)
    Guided length:  max path =    76.399um, total =   306.399um
    Routed length:  max path =    74.600um, total =   370.840um
    Deviation:      max path =    -2.355%,  total =    21.032%

Set FIXED routing status on 142 net(s)
Set FIXED placed status on 141 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1749.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1779.92 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 142  Num Prerouted Wires = 35333
[NR-eGR] Read numTotalNets=58907  numIgnoredNets=142
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 58765 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1494 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.21% V. EstWL: 1.050498e+05um
[NR-eGR] 
[NR-eGR] Layer group 2: route 57271 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.187228e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        16( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        20( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       214( 0.15%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]      M8  (8)       300( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              555( 0.05%)         3( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 201987
[NR-eGR]     M2  (2V) length: 3.759843e+05um, number of vias: 276051
[NR-eGR]     M3  (3H) length: 4.461225e+05um, number of vias: 36155
[NR-eGR]     M4  (4V) length: 2.331667e+05um, number of vias: 12384
[NR-eGR]     M5  (5H) length: 8.476110e+04um, number of vias: 8331
[NR-eGR]     M6  (6V) length: 2.077226e+04um, number of vias: 7811
[NR-eGR]     M7  (7H) length: 4.167980e+04um, number of vias: 9344
[NR-eGR]     M8  (8V) length: 6.504512e+04um, number of vias: 0
[NR-eGR] Total length: 1.267532e+06um, number of vias: 552063
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.76 sec, Real: 2.76 sec, Curr Mem: 1767.83 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.1 real=0:00:03.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       142 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=142, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:50 real=0:01:50)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=54995 and nets=63140 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1754.832M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after routing clock trees:
    cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
    cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
    cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
    sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
    wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
    hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
  Clock DAG net violations after routing clock trees:
    Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
  CCOpt::Phase::Routing done. (took cpu=0:01:52 real=0:01:52)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 142, tested: 142, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
      wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
      hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Upsizing to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 142, tested: 142, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
      wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
      hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
    Clock DAG net violations PostConditioning after DRV fixing:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 142, nets tested: 142, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
      wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
      hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Buffering to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
      cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
      cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
      sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
      wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
      hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:02 mem=1782.1M) ***
Total net bbox length = 1.085e+06 (4.884e+05 5.970e+05) (ext = 2.289e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1782.1MB
Summary Report:
Instances move: 0 (out of 54995 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.085e+06 (4.884e+05 5.970e+05) (ext = 2.289e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1782.1MB
*** Finished refinePlace (0:04:04 mem=1782.1M) ***
    Moved 0, flipped 0 and cell swapped 0 of 11965 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       142 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=142, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 62998 (unrouted=4233, trialRouted=58765, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4233, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after post-conditioning:
    cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
    cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
    cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
    sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
    wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
    hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:05.8 real=0:00:05.8)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        141     1377.720       0.753
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            141     1377.720       0.753
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4953.800
  Leaf      42215.600
  Total     47169.400
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3717.800
  Leaf       12006.200
  Total      15724.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.753    0.781     1.534
  Leaf     11.318    7.521    18.839
  Total    12.071    8.301    20.373
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.318     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      0.000    [0.000]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       17      0.076       0.016      0.037    0.098    {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}            -
  Leaf        0.105      125      0.094       0.004      0.084    0.103    {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     128      1290.240
  CKBD12    buffer       9        71.280
  CKBD8     buffer       2        11.520
  CKBD4     buffer       1         3.240
  CKBD1     buffer       1         1.440
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.433     0.478     0.044       0.057         0.024           0.011           0.456        0.006     100% {0.433, 0.478}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.433     0.478     0.044       0.057         0.024           0.011           0.456        0.006     100% {0.433, 0.478}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=141, i=0, icg=0, nicg=0, l=0, total=141
  cell areas       : b=1377.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1377.720um^2
  cell capacitance : b=0.753pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.753pF
  sink capacitance : count=11824, total=11.318pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.781pF, leaf=7.521pF, total=8.301pF
  wire lengths     : top=0.000um, trunk=4953.800um, leaf=42215.600um, total=47169.400um
  hp wire lengths  : top=0.000um, trunk=3717.800um, leaf=12006.200um, total=15724.000um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF sum=0.000pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=17 avg=0.076ns sd=0.016ns min=0.037ns max=0.098ns {3 <= 0.063ns, 8 <= 0.084ns, 4 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=125 avg=0.094ns sd=0.004ns min=0.084ns max=0.103ns {0 <= 0.063ns, 0 <= 0.084ns, 85 <= 0.094ns, 27 <= 0.100ns, 13 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 128 CKBD12: 9 CKBD8: 2 CKBD4: 1 CKBD1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.433, max=0.478, avg=0.456, sd=0.006], skew [0.044 vs 0.057], 100% {0.433, 0.478} (wid=0.047 ws=0.024) (gid=0.439 gs=0.029)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,25.000), in power domain auto-default. Achieved capacitance of 0.084pF.
Type 'man IMPCCOPT-1033' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.4 real=0:00:02.4)
Runtime done. (took cpu=0:03:19 real=0:03:18)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS          52.39 (Init 7.58, Construction 12.84, Implementation 21.44, eGRPC 3.69, PostConditioning 4.14, Other 2.69)
Clock Runtime:  (65%) CTS services     121.88 (RefinePlace 8.53, EarlyGlobalClock 5.68, NanoRoute 104.94, ExtractRC 2.73, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS         11.61 (Init 3.70, CongRepair/EGR-DP 6.11, TimingUpdate 1.80, Other 0.00)
Clock Runtime: (100%) Total            185.89

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1417.8M, totSessionCpu=0:04:08 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1420.6M, totSessionCpu=0:04:18 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1778.1M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=1910.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1916.0M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1916)
Total number of fetched objects 58929
End delay calculation. (MEM=1935.51 CPU=0:00:09.1 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1908.43 CPU=0:00:11.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:14.0 totSessionCpu=0:04:35 mem=1908.4M)
** Profile ** Overall slacks :  cpu=0:00:14.7, mem=1908.4M
** Profile ** DRVs :  cpu=0:00:01.5, mem=1908.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.010  | -1.010  |  0.111  |
|           TNS (ns):| -1789.5 | -1789.5 |  0.000  |
|    Violating Paths:|  2479   |  2479   |    0    |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.960%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1908.4M
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1497.7M, totSessionCpu=0:04:37 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 54995

Instance distribution across the VT partitions:

 LVT : inst = 27593 (50.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 27593 (50.2%)

 HVT : inst = 27402 (49.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27402 (49.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1854.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1854.4M) ***
*** Starting optimizing excluded clock nets MEM= 1854.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1854.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 142 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:39.8/0:06:07.4 (0.8), mem = 1854.4M
(I,S,L,T): WC_VIEW: 174.114, 71.9095, 2.72316, 248.746
(I,S,L,T): WC_VIEW: 174.114, 71.9095, 2.72316, 248.746
*** DrvOpt [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:04:47.2/0:06:14.8 (0.8), mem = 1862.4M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.010
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 142 nets with fixed/cover wires excluded.
Info: 142 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:49.4/0:06:17.1 (0.8), mem = 1862.4M
(I,S,L,T): WC_VIEW: 174.114, 71.9095, 2.72316, 248.746
*info: 142 clock nets excluded
*info: 2 special nets excluded.
*info: 228 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.010 TNS Slack -1789.530 Density 61.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.111|    0.000|
|reg2reg   |-1.010|-1789.530|
|HEPG      |-1.010|-1789.530|
|All Paths |-1.010|-1789.530|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -1.010ns TNS -1789.530ns; HEPG WNS -1.010ns TNS -1789.530ns; all paths WNS -1.010ns TNS -1789.530ns; Real time 0:04:11
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.010|   -1.010|-1789.530|-1789.530|    61.96%|   0:00:00.0| 1897.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.996|   -0.996|-1786.512|-1786.512|    61.96%|   0:00:01.0| 1935.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.983|   -0.983|-1765.079|-1765.079|    61.96%|   0:00:00.0| 1935.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.966|   -0.966|-1752.327|-1752.327|    61.98%|   0:00:01.0| 1935.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.957|   -0.957|-1746.749|-1746.749|    61.98%|   0:00:02.0| 1935.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.953|   -0.953|-1742.396|-1742.396|    61.98%|   0:00:01.0| 1935.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.949|   -0.949|-1740.023|-1740.023|    61.98%|   0:00:02.0| 1936.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.944|   -0.944|-1736.154|-1736.154|    61.99%|   0:00:01.0| 1936.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.938|   -0.938|-1728.825|-1728.825|    61.99%|   0:00:01.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.938|   -0.938|-1723.405|-1723.405|    62.00%|   0:00:02.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.938|   -0.938|-1723.225|-1723.225|    62.00%|   0:00:01.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.929|   -0.929|-1719.174|-1719.174|    62.02%|   0:00:00.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.929|   -0.929|-1714.207|-1714.207|    62.03%|   0:00:03.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.925|   -0.925|-1710.899|-1710.899|    62.05%|   0:00:01.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1709.304|-1709.304|    62.05%|   0:00:02.0| 1950.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1707.143|-1707.143|    62.07%|   0:00:01.0| 1951.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1706.849|-1706.849|    62.07%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1706.098|-1706.098|    62.07%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1705.485|-1705.485|    62.07%|   0:00:00.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.925|   -0.925|-1700.787|-1700.787|    62.08%|   0:00:02.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.925|   -0.925|-1697.140|-1697.140|    62.11%|   0:00:01.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.925|   -0.925|-1696.473|-1696.473|    62.11%|   0:00:01.0| 1952.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.925|   -0.925|-1696.340|-1696.340|    62.11%|   0:00:00.0| 1954.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.925|   -0.925|-1696.239|-1696.239|    62.12%|   0:00:01.0| 1954.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.925|   -0.925|-1693.359|-1693.359|    62.13%|   0:00:02.0| 1954.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.925|   -0.925|-1692.641|-1692.641|    62.13%|   0:00:01.0| 1954.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.925|   -0.925|-1688.912|-1688.912|    62.16%|   0:00:01.0| 1955.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.925|   -0.925|-1688.824|-1688.824|    62.16%|   0:00:01.0| 1955.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.925|   -0.925|-1688.578|-1688.578|    62.18%|   0:00:00.0| 1955.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.925|   -0.925|-1688.354|-1688.354|    62.18%|   0:00:01.0| 1957.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.925|   -0.925|-1688.332|-1688.332|    62.19%|   0:00:00.0| 1957.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.925|   -0.925|-1684.567|-1684.567|    62.20%|   0:00:03.0| 1959.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.925|   -0.925|-1683.354|-1683.354|    62.20%|   0:00:00.0| 1959.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.925|   -0.925|-1679.489|-1679.489|    62.24%|   0:00:02.0| 1959.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.925|   -0.925|-1678.416|-1678.416|    62.25%|   0:00:02.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.925|   -0.925|-1678.073|-1678.073|    62.26%|   0:00:00.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.925|   -0.925|-1674.480|-1674.480|    62.27%|   0:00:03.0| 1960.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1672.967|-1672.967|    62.28%|   0:00:01.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1672.882|-1672.882|    62.29%|   0:00:01.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1671.830|-1671.830|    62.30%|   0:00:01.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1671.668|-1671.668|    62.30%|   0:00:00.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1671.640|-1671.640|    62.32%|   0:00:02.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1671.590|-1671.590|    62.32%|   0:00:00.0| 1962.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.925|   -0.925|-1668.287|-1668.287|    62.33%|   0:00:02.0| 1963.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1668.229|-1668.229|    62.33%|   0:00:00.0| 1963.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1667.717|-1667.717|    62.35%|   0:00:01.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1667.708|-1667.708|    62.35%|   0:00:00.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1667.620|-1667.620|    62.34%|   0:00:00.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1667.318|-1667.318|    62.35%|   0:00:01.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1667.282|-1667.282|    62.35%|   0:00:02.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1665.383|-1665.383|    62.38%|   0:00:01.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1664.739|-1664.739|    62.38%|   0:00:00.0| 1964.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.925|   -0.925|-1662.697|-1662.697|    62.39%|   0:00:04.0| 1965.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.925|   -0.925|-1661.459|-1661.459|    62.41%|   0:00:02.0| 1965.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.925|   -0.925|-1660.929|-1660.929|    62.43%|   0:00:01.0| 1965.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_19_/D                                       |
|  -0.925|   -0.925|-1660.417|-1660.417|    62.44%|   0:00:03.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.925|   -0.925|-1660.074|-1660.074|    62.43%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.925|   -0.925|-1659.760|-1659.760|    62.45%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1659.481|-1659.481|    62.45%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1658.668|-1658.668|    62.46%|   0:00:01.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1658.634|-1658.634|    62.46%|   0:00:00.0| 1967.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1658.631|-1658.631|    62.46%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1658.251|-1658.251|    62.47%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.925|   -0.925|-1657.504|-1657.504|    62.47%|   0:00:02.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1655.413|-1655.413|    62.51%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1655.321|-1655.321|    62.51%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1655.105|-1655.105|    62.51%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1654.166|-1654.166|    62.52%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1654.026|-1654.026|    62.52%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1653.850|-1653.850|    62.52%|   0:00:00.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1653.845|-1653.845|    62.53%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
|  -0.925|   -0.925|-1653.104|-1653.104|    62.53%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1652.326|-1652.326|    62.55%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1652.195|-1652.195|    62.55%|   0:00:01.0| 1968.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1651.787|-1651.787|    62.56%|   0:00:01.0| 1969.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1651.713|-1651.713|    62.56%|   0:00:00.0| 1969.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1651.586|-1651.586|    62.57%|   0:00:00.0| 1969.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1651.101|-1651.101|    62.57%|   0:00:01.0| 1969.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -0.925|   -0.925|-1650.515|-1650.515|    62.57%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1650.416|-1650.416|    62.57%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.687|-1649.687|    62.59%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.668|-1649.668|    62.59%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.540|-1649.540|    62.59%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.430|-1649.430|    62.59%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.391|-1649.391|    62.60%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.925|   -0.925|-1649.120|-1649.120|    62.60%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1649.064|-1649.064|    62.61%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1648.957|-1648.957|    62.61%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1648.865|-1648.865|    62.62%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.925|   -0.925|-1648.721|-1648.721|    62.62%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1648.655|-1648.655|    62.62%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1648.643|-1648.643|    62.62%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.925|   -0.925|-1648.123|-1648.123|    62.62%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.925|   -0.925|-1647.555|-1647.555|    62.63%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.925|   -0.925|-1647.266|-1647.266|    62.64%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.925|   -0.925|-1647.200|-1647.200|    62.64%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.925|   -0.925|-1647.129|-1647.129|    62.65%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.925|   -0.925|-1646.134|-1646.134|    62.65%|   0:00:01.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.925|   -0.925|-1645.846|-1645.846|    62.66%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.925|   -0.925|-1645.786|-1645.786|    62.66%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.925|   -0.925|-1645.532|-1645.532|    62.66%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.925|   -0.925|-1645.038|-1645.038|    62.66%|   0:00:02.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.925|   -0.925|-1644.921|-1644.921|    62.67%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.925|   -0.925|-1644.857|-1644.857|    62.67%|   0:00:00.0| 1972.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.925|   -0.925|-1644.631|-1644.631|    62.67%|   0:00:02.0| 1973.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.925|   -0.925|-1644.543|-1644.543|    62.67%|   0:00:00.0| 1973.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
|  -0.925|   -0.925|-1644.556|-1644.556|    62.71%|   0:00:05.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.925|   -0.925|-1644.482|-1644.482|    62.71%|   0:00:00.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.925|   -0.925|-1643.491|-1643.491|    62.71%|   0:00:01.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.925|   -0.925|-1643.346|-1643.346|    62.72%|   0:00:00.0| 1974.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.925|   -0.925|-1643.092|-1643.092|    62.73%|   0:00:03.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.925|   -0.925|-1642.837|-1642.837|    62.73%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.925|   -0.925|-1642.650|-1642.650|    62.74%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.925|   -0.925|-1642.623|-1642.623|    62.74%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.925|   -0.925|-1642.275|-1642.275|    62.74%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.925|   -0.925|-1642.135|-1642.135|    62.75%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.925|   -0.925|-1642.088|-1642.088|    62.75%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.925|   -0.925|-1641.949|-1641.949|    62.75%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.806|-1641.806|    62.75%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.797|-1641.797|    62.75%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.794|-1641.794|    62.75%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.735|-1641.735|    62.75%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.701|-1641.701|    62.76%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.457|-1641.457|    62.76%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.411|-1641.411|    62.76%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.925|   -0.925|-1641.067|-1641.067|    62.76%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.925|   -0.925|-1640.954|-1640.954|    62.76%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.925|   -0.925|-1640.821|-1640.821|    62.76%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.925|   -0.925|-1640.540|-1640.540|    62.76%|   0:00:01.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.925|   -0.925|-1640.521|-1640.521|    62.76%|   0:00:00.0| 1975.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.925|   -0.925|-1640.309|-1640.309|    62.77%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.925|   -0.925|-1640.306|-1640.306|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.925|   -0.925|-1639.692|-1639.692|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.925|   -0.925|-1639.561|-1639.561|    62.77%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.925|   -0.925|-1639.284|-1639.284|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.925|   -0.925|-1639.281|-1639.281|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_6_/D                                        |
|  -0.925|   -0.925|-1639.215|-1639.215|    62.77%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.925|   -0.925|-1639.114|-1639.114|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.925|   -0.925|-1639.109|-1639.109|    62.77%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.925|   -0.925|-1638.450|-1638.450|    62.77%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.925|   -0.925|-1638.355|-1638.355|    62.78%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.925|   -0.925|-1638.347|-1638.347|    62.78%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.925|   -0.925|-1637.841|-1637.841|    62.78%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.925|   -0.925|-1637.699|-1637.699|    62.78%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.925|   -0.925|-1637.369|-1637.369|    62.78%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.925|   -0.925|-1637.237|-1637.237|    62.78%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.925|   -0.925|-1636.233|-1636.233|    62.78%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.925|   -0.925|-1636.197|-1636.197|    62.79%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.925|   -0.925|-1636.146|-1636.146|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.925|   -0.925|-1636.098|-1636.098|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1636.037|-1636.037|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.668|-1635.668|    62.79%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.566|-1635.566|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.427|-1635.427|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.384|-1635.384|    62.79%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.354|-1635.354|    62.79%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.925|   -0.925|-1635.252|-1635.252|    62.80%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.925|   -0.925|-1634.990|-1634.990|    62.80%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.925|   -0.925|-1634.930|-1634.930|    62.80%|   0:00:00.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.925|   -0.925|-1634.509|-1634.509|    62.80%|   0:00:01.0| 1976.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.925|   -0.925|-1634.504|-1634.504|    62.80%|   0:00:01.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -0.925|   -0.925|-1634.450|-1634.450|    62.80%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
|  -0.925|   -0.925|-1635.191|-1635.191|    62.80%|   0:00:01.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.925|   -0.925|-1635.184|-1635.184|    62.80%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.925|   -0.925|-1635.088|-1635.088|    62.80%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.925|   -0.925|-1634.463|-1634.463|    62.81%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1634.162|-1634.162|    62.81%|   0:00:01.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1633.813|-1633.813|    62.81%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1633.395|-1633.395|    62.81%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.925|   -0.925|-1633.104|-1633.104|    62.81%|   0:00:01.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.925|   -0.925|-1632.785|-1632.785|    62.82%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.453|-1632.453|    62.82%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.426|-1632.426|    62.82%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.247|-1632.247|    62.82%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.246|-1632.246|    62.82%|   0:00:00.0| 1977.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.057|-1632.057|    62.82%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.412|-1632.412|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.925|   -0.925|-1632.348|-1632.348|    62.83%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.191|-1632.191|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.925|   -0.925|-1632.168|-1632.168|    62.83%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.925|   -0.925|-1631.923|-1631.923|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.925|   -0.925|-1631.890|-1631.890|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.925|   -0.925|-1631.816|-1631.816|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.925|   -0.925|-1631.815|-1631.815|    62.83%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.925|   -0.925|-1631.802|-1631.802|    62.83%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.925|   -0.925|-1631.441|-1631.441|    62.84%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.925|   -0.925|-1631.200|-1631.200|    62.84%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.925|   -0.925|-1630.923|-1630.923|    62.84%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.925|   -0.925|-1630.778|-1630.778|    62.84%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.925|   -0.925|-1631.382|-1631.382|    62.84%|   0:00:02.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.371|-1631.371|    62.85%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.346|-1631.346|    62.85%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.298|-1631.298|    62.85%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.249|-1631.249|    62.85%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.196|-1631.196|    62.85%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.180|-1631.180|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.925|   -0.925|-1631.036|-1631.036|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.925|   -0.925|-1630.978|-1630.978|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.925|   -0.925|-1630.866|-1630.866|    62.86%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.925|   -0.925|-1630.666|-1630.666|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.925|   -0.925|-1630.506|-1630.506|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -0.925|   -0.925|-1630.028|-1630.028|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.925|   -0.925|-1629.874|-1629.874|    62.86%|   0:00:00.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.925|   -0.925|-1629.213|-1629.213|    62.87%|   0:00:01.0| 1978.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.925|   -0.925|-1629.035|-1629.035|    62.87%|   0:00:00.0| 1979.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -0.925|   -0.925|-1629.016|-1629.016|    62.87%|   0:00:01.0| 1979.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.925|   -0.925|-1628.853|-1628.853|    62.88%|   0:00:00.0| 1979.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.925|   -0.925|-1628.852|-1628.852|    62.88%|   0:00:00.0| 1979.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.925|   -0.925|-1628.854|-1628.854|    62.88%|   0:00:00.0| 1979.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:14 real=0:02:14 mem=1979.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:14 real=0:02:14 mem=1979.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.111|    0.000|
|reg2reg   |-0.925|-1628.854|
|HEPG      |-0.925|-1628.854|
|All Paths |-0.925|-1628.854|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.925ns TNS -1628.855ns; HEPG WNS -0.925ns TNS -1628.855ns; all paths WNS -0.925ns TNS -1628.855ns; Real time 0:06:25
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1628.854 Density 62.88
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:14.6/0:08:42.3 (0.8), mem = 1979.7M
(I,S,L,T): WC_VIEW: 175.988, 73.4951, 2.77874, 252.262
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.925  TNS Slack -1628.854 Density 62.88
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    62.88%|        -|  -0.925|-1628.854|   0:00:00.0| 1979.7M|
|    62.79%|      184|  -0.925|-1629.005|   0:00:05.0| 1979.7M|
|    61.95%|     3440|  -0.921|-1632.974|   0:00:30.0| 1986.1M|
|    61.95%|       11|  -0.921|-1632.965|   0:00:01.0| 1989.5M|
|    61.95%|        0|  -0.921|-1632.965|   0:00:01.0| 1989.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.921  TNS Slack -1632.965 Density 61.95
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 142 constrained nets 
Layer 7 has 1317 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.3) (real = 0:00:40.0) **
(I,S,L,T): WC_VIEW: 174.611, 72.451, 2.71406, 249.776
*** AreaOpt [finish] : cpu/real = 0:00:39.6/0:00:39.6 (1.0), totSession cpu/real = 0:07:54.2/0:09:21.8 (0.8), mem = 1989.5M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=1981.50M, totSessionCpu=0:07:54).
*** Starting refinePlace (0:07:55 mem=1981.5M) ***
Total net bbox length = 1.092e+06 (4.924e+05 5.991e+05) (ext = 2.289e+04)
Density distribution unevenness ratio = 24.611%
Iteration 10: Total net bbox = 2.885e+05 (1.27e+05 1.62e+05)
              Est.  stn bbox = 3.546e+05 (1.58e+05 1.96e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2025.3M
Iteration 11: Total net bbox = 2.930e+05 (1.29e+05 1.64e+05)
              Est.  stn bbox = 3.594e+05 (1.61e+05 1.99e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2026.3M
Iteration 12: Total net bbox = 2.952e+05 (1.30e+05 1.65e+05)
              Est.  stn bbox = 3.616e+05 (1.62e+05 2.00e+05)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 2027.3M
Density distribution unevenness ratio = 24.602%
Move report: Timing Driven Placement moves 9056 insts, mean move: 2.38 um, max move: 20.00 um
	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_141_0): (409.40, 276.40) --> (400.20, 265.60)
	Runtime: CPU: 0:00:07.1 REAL: 0:00:08.0 MEM: 2027.3MB
Move report: Detail placement moves 11383 insts, mean move: 0.65 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_491_0): (537.60, 353.80) --> (541.40, 352.00)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2027.3MB
Summary Report:
Instances move: 15981 (out of 55732 movable)
Instances flipped: 86
Mean displacement: 1.70 um
Max displacement: 20.40 um (Instance: core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RC_141_0) (409.4, 276.4) -> (399.8, 265.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.100e+06 (4.999e+05 6.003e+05) (ext = 2.288e+04)
Runtime: CPU: 0:00:09.6 REAL: 0:00:10.0 MEM: 2027.3MB
*** Finished refinePlace (0:08:05 mem=2027.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2027.3M)


Density : 0.6195
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:12.0 mem=2027.3M) ***
** GigaOpt Optimizer WNS Slack -0.921 TNS Slack -1632.965 Density 61.95
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.012|    0.000|
|reg2reg   |-0.921|-1632.965|
|HEPG      |-0.921|-1632.965|
|All Paths |-0.921|-1632.965|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 142 constrained nets 
Layer 7 has 1317 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:07 real=0:03:08 mem=2027.3M) ***

(I,S,L,T): WC_VIEW: 174.611, 72.4469, 2.71406, 249.772
*** SetupOpt [finish] : cpu/real = 0:03:17.4/0:03:18.3 (1.0), totSession cpu/real = 0:08:06.8/0:09:35.4 (0.8), mem = 2008.2M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 142 nets with fixed/cover wires excluded.
Info: 142 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:07.2/0:09:35.8 (0.8), mem = 1931.2M
(I,S,L,T): WC_VIEW: 174.611, 72.4469, 2.71406, 249.772
*info: 142 clock nets excluded
*info: 2 special nets excluded.
*info: 228 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.921 TNS Slack -1632.965 Density 61.95
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   | 0.012|    0.000|
|reg2reg   |-0.921|-1632.965|
|HEPG      |-0.921|-1632.965|
|All Paths |-0.921|-1632.965|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.921ns TNS -1632.965ns; HEPG WNS -0.921ns TNS -1632.965ns; all paths WNS -0.921ns TNS -1632.965ns; Real time 0:07:29
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.921|   -0.921|-1632.965|-1632.965|    61.95%|   0:00:00.0| 1969.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.915|   -0.915|-1630.399|-1630.399|    61.95%|   0:00:13.0| 2009.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.915|   -0.915|-1629.756|-1629.756|    61.95%|   0:00:24.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.909|   -0.909|-1629.701|-1629.701|    61.96%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.909|   -0.909|-1629.138|-1629.138|    61.96%|   0:00:19.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.909|   -0.909|-1628.901|-1628.901|    61.96%|   0:00:03.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.906|   -0.906|-1629.122|-1629.122|    61.97%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.906|   -0.906|-1627.808|-1627.808|    61.97%|   0:00:14.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.906|   -0.906|-1627.781|-1627.781|    61.97%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.898|   -0.898|-1627.440|-1627.440|    61.97%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.897|   -0.897|-1626.708|-1626.708|    61.97%|   0:01:26.0| 2015.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.897|   -0.897|-1626.492|-1626.492|    61.97%|   0:00:01.0| 2015.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.890|   -0.890|-1624.755|-1624.755|    61.98%|   0:00:11.0| 2015.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.888|   -0.888|-1623.044|-1623.044|    61.98%|   0:01:27.0| 2015.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.887|   -0.887|-1622.417|-1622.417|    61.98%|   0:00:34.0| 2015.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.887|   -0.887|-1620.580|-1620.580|    62.01%|   0:00:07.0| 2016.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.884|   -0.884|-1621.732|-1621.732|    62.01%|   0:00:03.0| 2016.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.884|   -0.884|-1620.912|-1620.912|    62.02%|   0:00:17.0| 2016.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.882|   -0.882|-1620.613|-1620.613|    62.02%|   0:00:01.0| 2016.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.882|   -0.882|-1620.620|-1620.620|    62.02%|   0:00:34.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.882|   -0.882|-1620.378|-1620.378|    62.02%|   0:00:17.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.882|   -0.882|-1619.789|-1619.789|    62.02%|   0:00:05.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.881|   -0.881|-1618.454|-1618.454|    62.05%|   0:00:01.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.876|   -0.876|-1617.570|-1617.570|    62.05%|   0:00:00.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.876|   -0.876|-1616.791|-1616.791|    62.06%|   0:00:14.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.876|   -0.876|-1616.642|-1616.642|    62.06%|   0:00:00.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.875|   -0.875|-1615.948|-1615.948|    62.10%|   0:00:02.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.873|   -0.873|-1615.599|-1615.599|    62.11%|   0:00:01.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.872|   -0.872|-1614.724|-1614.724|    62.12%|   0:00:03.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.872|   -0.872|-1614.674|-1614.674|    62.12%|   0:00:00.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.871|   -0.871|-1614.050|-1614.050|    62.14%|   0:00:03.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.871|   -0.871|-1613.562|-1613.562|    62.14%|   0:00:02.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.869|   -0.869|-1613.584|-1613.584|    62.16%|   0:00:03.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.869|   -0.869|-1612.317|-1612.317|    62.16%|   0:00:02.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.868|   -0.868|-1612.553|-1612.553|    62.18%|   0:00:03.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.868|   -0.868|-1612.169|-1612.169|    62.18%|   0:00:01.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.868|   -0.868|-1612.160|-1612.160|    62.18%|   0:00:00.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.867|   -0.867|-1611.978|-1611.978|    62.19%|   0:00:02.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.867|   -0.867|-1611.918|-1611.918|    62.19%|   0:00:00.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.867|   -0.867|-1611.894|-1611.894|    62.19%|   0:00:00.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -0.864|   -0.864|-1611.408|-1611.408|    62.20%|   0:00:01.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.864|   -0.864|-1610.492|-1610.492|    62.21%|   0:00:06.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.864|   -0.864|-1610.051|-1610.051|    62.21%|   0:00:00.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.864|   -0.864|-1609.723|-1609.723|    62.21%|   0:00:01.0| 2026.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.863|   -0.863|-1611.392|-1611.392|    62.24%|   0:00:03.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.861|   -0.861|-1610.926|-1610.926|    62.24%|   0:00:02.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.860|   -0.860|-1610.774|-1610.774|    62.24%|   0:00:03.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.860|   -0.860|-1610.585|-1610.585|    62.24%|   0:00:03.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.860|   -0.860|-1609.959|-1609.959|    62.24%|   0:00:02.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.860|   -0.860|-1608.060|-1608.060|    62.28%|   0:00:10.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.860|   -0.860|-1607.823|-1607.823|    62.28%|   0:00:01.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.859|   -0.859|-1607.698|-1607.698|    62.28%|   0:00:01.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.859|   -0.859|-1607.303|-1607.303|    62.28%|   0:00:02.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.858|   -0.858|-1607.400|-1607.400|    62.29%|   0:00:08.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.858|   -0.858|-1607.163|-1607.163|    62.29%|   0:00:03.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_18_/D                                      |
|  -0.857|   -0.857|-1607.353|-1607.353|    62.31%|   0:00:04.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.857|   -0.857|-1607.215|-1607.215|    62.31%|   0:00:02.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.856|   -0.856|-1608.324|-1608.324|    62.33%|   0:00:02.0| 2028.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.856|   -0.856|-1608.017|-1608.017|    62.35%|   0:00:05.0| 2034.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.856|   -0.856|-1607.907|-1607.907|    62.35%|   0:00:01.0| 2034.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.857|   -0.857|-1607.077|-1607.077|    62.40%|   0:00:09.0| 2034.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 60291
End delay calculation. (MEM=0 CPU=0:00:09.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:11.7 REAL=0:00:12.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:16.9/0:00:16.8 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 4 and inserted 38 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.702|   -0.702|-1293.432|-1297.187|    62.43%|   0:00:38.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.699|   -0.699|-1293.091|-1296.845|    62.43%|   0:00:02.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.697|   -0.697|-1292.283|-1296.038|    62.43%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.693|   -0.693|-1293.185|-1296.939|    62.43%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.692|   -0.692|-1292.436|-1296.190|    62.43%|   0:00:02.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.689|   -0.689|-1292.877|-1296.631|    62.43%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.687|   -0.687|-1291.872|-1295.627|    62.43%|   0:00:10.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.683|   -0.683|-1291.934|-1295.688|    62.43%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.681|   -0.681|-1291.632|-1295.386|    62.44%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.677|   -0.677|-1289.654|-1293.408|    62.44%|   0:00:02.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.674|   -0.674|-1288.004|-1291.759|    62.44%|   0:00:11.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.673|   -0.673|-1287.817|-1291.572|    62.44%|   0:00:08.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.671|   -0.671|-1287.253|-1291.007|    62.44%|   0:00:03.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.671|   -0.671|-1287.531|-1291.285|    62.44%|   0:00:11.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.669|   -0.669|-1286.894|-1290.649|    62.44%|   0:00:06.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.669|   -0.669|-1286.865|-1290.619|    62.44%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.663|   -0.663|-1286.520|-1290.274|    62.45%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.661|   -0.661|-1284.182|-1287.937|    62.45%|   0:00:06.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.660|   -0.660|-1282.989|-1286.743|    62.46%|   0:00:11.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.659|   -0.659|-1281.901|-1285.656|    62.46%|   0:00:12.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.658|   -0.658|-1280.468|-1284.223|    62.46%|   0:00:12.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.657|   -0.657|-1278.668|-1282.422|    62.47%|   0:00:13.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.655|   -0.655|-1276.986|-1280.740|    62.47%|   0:00:12.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.654|   -0.654|-1276.505|-1280.259|    62.47%|   0:00:06.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.653|   -0.653|-1276.216|-1279.970|    62.47%|   0:00:09.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.652|   -0.652|-1275.522|-1279.276|    62.47%|   0:00:12.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.651|   -0.651|-1274.510|-1278.265|    62.48%|   0:00:21.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.651|   -0.651|-1273.165|-1276.919|    62.48%|   0:00:47.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.651|   -0.651|-1273.112|-1276.867|    62.48%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.649|   -0.649|-1270.317|-1274.071|    62.52%|   0:00:02.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.649|   -0.649|-1268.486|-1272.240|    62.53%|   0:00:22.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.649|   -0.649|-1268.446|-1272.200|    62.53%|   0:00:00.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.648|   -0.648|-1267.206|-1270.960|    62.56%|   0:00:01.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.647|   -0.647|-1266.840|-1270.595|    62.56%|   0:00:04.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.645|   -0.645|-1265.970|-1269.724|    62.56%|   0:00:19.0| 2132.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.644|   -0.644|-1265.786|-1269.540|    62.60%|   0:00:11.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.644|   -0.644|-1265.132|-1268.886|    62.60%|   0:00:13.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.643|   -0.643|-1265.371|-1269.125|    62.61%|   0:00:01.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.643|   -0.643|-1264.678|-1268.433|    62.61%|   0:00:07.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.643|   -0.643|-1263.774|-1267.528|    62.61%|   0:00:22.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.643|   -0.643|-1263.661|-1267.415|    62.61%|   0:00:00.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.641|   -0.641|-1262.675|-1266.429|    62.63%|   0:00:01.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.641|   -0.641|-1262.278|-1266.033|    62.63%|   0:00:27.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.641|   -0.641|-1261.731|-1265.486|    62.63%|   0:00:07.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.639|   -0.639|-1261.378|-1265.132|    62.65%|   0:00:02.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.639|   -0.639|-1260.402|-1264.157|    62.65%|   0:00:30.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.639|   -0.639|-1260.257|-1264.011|    62.69%|   0:00:02.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.639|   -0.639|-1260.622|-1264.376|    62.71%|   0:00:05.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.639|   -0.639|-1258.914|-1262.668|    62.77%|   0:00:19.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.639|   -0.639|-1258.122|-1261.876|    62.81%|   0:00:09.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.639|   -0.639|-1258.110|-1261.865|    62.82%|   0:00:01.0| 2161.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 40 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.465|   -0.465|-1106.375|-1157.085|    62.82%|   0:00:18.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.463|   -0.463|-1106.219|-1156.928|    62.82%|   0:00:14.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.461|   -0.461|-1105.986|-1156.696|    62.82%|   0:00:03.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.461|   -0.461|-1105.966|-1156.676|    62.82%|   0:00:03.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.459|   -0.459|-1105.606|-1156.316|    62.83%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.458|   -0.458|-1105.491|-1156.201|    62.83%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.458|   -0.458|-1105.456|-1156.166|    62.83%|   0:00:19.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.457|   -0.457|-1105.201|-1155.911|    62.83%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.456|   -0.456|-1104.764|-1155.474|    62.83%|   0:00:10.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.456|   -0.456|-1104.665|-1155.375|    62.84%|   0:00:30.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.455|   -0.455|-1104.969|-1155.679|    62.84%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.454|   -0.454|-1104.911|-1155.621|    62.84%|   0:00:22.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.453|   -0.453|-1104.916|-1155.626|    62.84%|   0:00:06.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.453|   -0.453|-1104.880|-1155.590|    62.84%|   0:00:28.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.453|   -0.453|-1104.613|-1155.322|    62.85%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.453|   -0.453|-1104.612|-1155.322|    62.85%|   0:00:00.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.454|   -0.454|-1104.195|-1154.905|    62.87%|   0:00:05.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.455|   -0.455|-1104.037|-1154.747|    62.89%|   0:00:02.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.455|   -0.455|-1103.988|-1154.698|    62.89%|   0:00:00.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.455|   -0.455|-1103.920|-1154.630|    62.89%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.453|   -0.453|-1103.750|-1154.460|    62.90%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.452|   -0.452|-1103.583|-1154.293|    62.90%|   0:00:06.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.451|   -0.451|-1103.615|-1154.325|    62.90%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.451|   -0.451|-1103.439|-1154.149|    62.90%|   0:00:10.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.451|   -0.451|-1103.408|-1154.118|    62.90%|   0:00:02.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.450|   -0.450|-1103.350|-1154.060|    62.90%|   0:00:00.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.450|   -0.450|-1103.272|-1153.982|    62.90%|   0:00:06.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.450|   -0.450|-1103.250|-1153.960|    62.90%|   0:00:00.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.451|   -0.451|-1103.075|-1153.785|    62.91%|   0:00:02.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.451|   -0.451|-1103.064|-1153.774|    62.92%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.452|   -0.452|-1103.064|-1153.774|    62.92%|   0:00:01.0| 2180.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:19:05 real=0:19:05 mem=2180.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.379|   -0.452| -50.710|-1153.774|    62.92%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[159]                                           |
|  -0.359|   -0.451| -49.948|-1153.012|    62.92%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[130]                                           |
|  -0.352|   -0.451| -49.715|-1152.779|    62.92%|   0:00:01.0| 2180.4M|   WC_VIEW|  default| out[36]                                            |
|  -0.344|   -0.451| -49.445|-1152.509|    62.92%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[34]                                            |
|  -0.335|   -0.451| -49.174|-1152.238|    62.93%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[57]                                            |
|  -0.329|   -0.451| -48.553|-1151.617|    62.93%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[159]                                           |
|  -0.329|   -0.451| -48.292|-1151.356|    62.94%|   0:00:01.0| 2180.4M|   WC_VIEW|  default| out[159]                                           |
|  -0.330|   -0.452| -48.292|-1151.356|    62.94%|   0:00:00.0| 2180.4M|   WC_VIEW|  default| out[159]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=2180.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:19:07 real=0:19:07 mem=2180.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.330|  -48.292|
|reg2reg   |-0.452|-1103.064|
|HEPG      |-0.452|-1103.064|
|All Paths |-0.452|-1151.356|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.451ns TNS -1103.057ns; HEPG WNS -0.451ns TNS -1103.057ns; all paths WNS -0.451ns TNS -1151.349ns; Real time 0:26:37
** GigaOpt Optimizer WNS Slack -0.452 TNS Slack -1151.356 Density 62.94
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:25.1/0:28:53.7 (0.9), mem = 2180.4M
(I,S,L,T): WC_VIEW: 177.35, 74.0363, 2.77497, 254.162
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.452  TNS Slack -1151.356 Density 62.94
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    62.94%|        -|  -0.452|-1151.356|   0:00:00.0| 2180.4M|
|    62.86%|      138|  -0.451|-1149.235|   0:00:06.0| 2180.4M|
|    62.34%|     2487|  -0.447|-1163.031|   0:00:27.0| 2182.6M|
|    62.33%|       23|  -0.447|-1163.015|   0:00:01.0| 2184.9M|
|    62.33%|        0|  -0.447|-1163.015|   0:00:01.0| 2184.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.447  TNS Slack -1163.015 Density 62.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 1161 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.2) (real = 0:00:37.0) **
(I,S,L,T): WC_VIEW: 175.959, 73.1302, 2.72579, 251.815
*** AreaOpt [finish] : cpu/real = 0:00:37.6/0:00:37.6 (1.0), totSession cpu/real = 0:28:02.7/0:29:31.2 (1.0), mem = 2184.9M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:37, mem=2180.88M, totSessionCpu=0:28:03).
*** Starting refinePlace (0:28:03 mem=2180.9M) ***
Total net bbox length = 1.108e+06 (5.046e+05 6.038e+05) (ext = 2.289e+04)
Density distribution unevenness ratio = 24.597%
Density distribution unevenness ratio = 24.380%
Move report: Timing Driven Placement moves 23159 insts, mean move: 3.17 um, max move: 40.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1830_0): (305.00, 334.00) --> (340.40, 339.40)
	Runtime: CPU: 0:00:14.6 REAL: 0:00:15.0 MEM: 2225.7MB
Move report: Detail placement moves 15453 insts, mean move: 0.57 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U764): (298.40, 188.20) --> (300.40, 191.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2225.7MB
Summary Report:
Instances move: 26911 (out of 56586 movable)
Instances flipped: 324
Mean displacement: 2.86 um
Max displacement: 40.80 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_17568_0) (331.4, 442) -> (343.4, 470.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.117e+06 (5.150e+05 6.015e+05) (ext = 2.289e+04)
Runtime: CPU: 0:00:16.3 REAL: 0:00:16.0 MEM: 2225.7MB
*** Finished refinePlace (0:28:20 mem=2225.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2225.7M)


Density : 0.6245
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.4 real=0:00:19.0 mem=2225.7M) ***
** GigaOpt Optimizer WNS Slack -0.447 TNS Slack -1166.240 Density 62.45
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.330|  -48.292|
|reg2reg   |-0.447|-1117.949|
|HEPG      |-0.447|-1117.949|
|All Paths |-0.447|-1166.240|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.447ns TNS -1117.943ns; HEPG WNS -0.447ns TNS -1117.943ns; all paths WNS -0.447ns TNS -1166.235ns; Real time 0:27:33
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.447|   -0.447|-1117.949|-1166.240|    62.45%|   0:00:00.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.448|   -0.448|-1115.755|-1164.047|    62.46%|   0:02:08.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.444|   -0.444|-1115.241|-1163.533|    62.46%|   0:00:08.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.443|   -0.443|-1114.859|-1163.151|    62.46%|   0:01:00.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.443|   -0.443|-1114.851|-1163.142|    62.46%|   0:00:24.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.441|   -0.441|-1115.027|-1163.319|    62.52%|   0:00:04.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1114.861|-1163.153|    62.55%|   0:00:34.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1110.318|-1158.609|    62.55%|   0:02:29.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1110.109|-1158.401|    62.55%|   0:00:13.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1109.998|-1158.290|    62.60%|   0:00:07.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1109.830|-1158.122|    62.60%|   0:00:03.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.435|   -0.435|-1109.836|-1158.128|    62.60%|   0:00:00.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.433|   -0.433|-1109.827|-1158.119|    62.71%|   0:01:54.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.433|   -0.433|-1109.762|-1158.054|    62.70%|   0:00:40.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.433|   -0.433|-1109.700|-1157.991|    62.70%|   0:00:00.0| 2225.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 23 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.428|   -0.428|-1032.125|-1080.807|    62.81%|   0:01:15.0| 2236.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_119_/E                          |
|  -0.425|   -0.425|-1026.850|-1075.531|    62.81%|   0:00:03.0| 2236.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.422|   -0.422|-1026.682|-1075.364|    62.81%|   0:00:29.0| 2236.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.418|   -0.418|-1027.882|-1076.563|    62.81%|   0:01:00.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.417|   -0.417|-1027.506|-1076.188|    62.80%|   0:01:41.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.414|   -0.414|-1027.357|-1076.039|    62.81%|   0:00:05.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.414|   -0.414|-1026.806|-1075.488|    62.81%|   0:00:16.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.414|   -0.414|-1026.565|-1075.247|    62.81%|   0:00:11.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.414|   -0.414|-1026.507|-1075.189|    62.81%|   0:00:00.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.413|   -0.413|-1026.475|-1075.157|    62.84%|   0:00:02.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.413|   -0.413|-1025.890|-1074.572|    62.85%|   0:00:00.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.413|   -0.413|-1025.723|-1074.405|    62.85%|   0:00:01.0| 2237.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 25 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.401|   -0.499| -956.315|-1030.056|    62.88%|   0:00:15.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.396|   -0.499| -946.916|-1020.658|    62.88%|   0:00:00.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.396|   -0.499| -933.911|-1007.653|    62.88%|   0:00:02.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.396|   -0.499| -933.819|-1007.561|    62.88%|   0:00:00.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.396|   -0.499| -936.126|-1009.867|    62.91%|   0:00:02.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.396|   -0.499| -936.072|-1009.813|    62.92%|   0:00:01.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.396|   -0.499| -936.085|-1009.826|    62.92%|   0:00:00.0| 2268.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:08 real=0:15:07 mem=2268.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.499| -73.742|-1009.826|    62.92%|   0:00:00.0| 2268.2M|   WC_VIEW|  default| out[136]                                           |
|  -0.494|   -0.494| -73.522|-1009.607|    62.92%|   0:00:00.0| 2268.2M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2268.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:09 real=0:15:07 mem=2268.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.494|  -73.522|
|reg2reg   |-0.396| -936.085|
|HEPG      |-0.396| -936.085|
|All Paths |-0.494|-1009.607|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.396ns TNS -936.082ns; HEPG WNS -0.396ns TNS -936.082ns; all paths WNS -0.494ns TNS -1009.604ns; Real time 0:42:42
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1009.607 Density 62.92
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:30.8/0:44:58.5 (1.0), mem = 2268.2M
(I,S,L,T): WC_VIEW: 176.978, 74.0788, 2.7519, 253.809
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.494  TNS Slack -1009.607 Density 62.92
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    62.92%|        -|  -0.494|-1009.607|   0:00:00.0| 2268.2M|
|    62.88%|       86|  -0.494|-1009.237|   0:00:06.0| 2268.2M|
|    62.60%|     1563|  -0.494|-1010.404|   0:00:21.0| 2270.4M|
|    62.60%|        7|  -0.494|-1010.404|   0:00:01.0| 2272.7M|
|    62.60%|        0|  -0.494|-1010.404|   0:00:00.0| 2272.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.494  TNS Slack -1010.404 Density 62.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 1137 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.7) (real = 0:00:30.0) **
(I,S,L,T): WC_VIEW: 176.197, 73.5368, 2.72775, 252.462
*** AreaOpt [finish] : cpu/real = 0:00:31.1/0:00:31.0 (1.0), totSession cpu/real = 0:44:01.9/0:45:29.5 (1.0), mem = 2272.7M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=2268.70M, totSessionCpu=0:44:02).
*** Starting refinePlace (0:44:03 mem=2268.7M) ***
Total net bbox length = 1.121e+06 (5.172e+05 6.040e+05) (ext = 2.289e+04)
Density distribution unevenness ratio = 24.381%
Density distribution unevenness ratio = 24.338%
Move report: Timing Driven Placement moves 15501 insts, mean move: 3.37 um, max move: 37.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2333_0): (290.80, 298.00) --> (320.80, 305.20)
	Runtime: CPU: 0:00:10.6 REAL: 0:00:11.0 MEM: 2310.8MB
Move report: Detail placement moves 9331 insts, mean move: 0.56 um, max move: 5.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U713): (192.60, 134.20) --> (191.20, 137.80)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2310.8MB
Summary Report:
Instances move: 17256 (out of 57105 movable)
Instances flipped: 115
Mean displacement: 3.14 um
Max displacement: 37.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2333_0) (290.8, 298) -> (321.2, 305.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.122e+06 (5.186e+05 6.038e+05) (ext = 2.288e+04)
Runtime: CPU: 0:00:12.3 REAL: 0:00:13.0 MEM: 2310.8MB
*** Finished refinePlace (0:44:15 mem=2310.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2310.8M)


Density : 0.6264
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.5 real=0:00:14.0 mem=2310.8M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1013.755 Density 62.64
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.494|  -73.522|
|reg2reg   |-0.400| -940.233|
|HEPG      |-0.400| -940.233|
|All Paths |-0.494|-1013.755|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.400ns TNS -940.229ns; HEPG WNS -0.400ns TNS -940.229ns; all paths WNS -0.494ns TNS -1013.751ns; Real time 0:43:28
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.400|   -0.494|-940.233|-1013.755|    62.64%|   0:00:00.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.395|   -0.494|-939.959|-1013.481|    62.64%|   0:00:41.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.395|   -0.494|-939.113|-1012.635|    62.64%|   0:01:00.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.393|   -0.494|-938.697|-1012.219|    62.64%|   0:00:21.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.395|   -0.494|-938.301|-1011.823|    62.64%|   0:00:38.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.393|   -0.494|-938.260|-1011.782|    62.64%|   0:00:01.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.395|   -0.494|-938.210|-1011.733|    62.64%|   0:00:03.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.389|   -0.494|-937.995|-1011.517|    62.67%|   0:00:02.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-935.193|-1008.715|    62.67%|   0:03:13.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.389|   -0.494|-935.109|-1008.631|    62.67%|   0:00:01.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-934.977|-1008.500|    62.73%|   0:00:10.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-934.698|-1008.220|    62.73%|   0:02:08.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-934.696|-1008.218|    62.73%|   0:00:21.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-934.600|-1008.122|    62.79%|   0:00:07.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-934.170|-1007.692|    62.80%|   0:00:08.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.390|   -0.494|-935.314|-1008.836|    62.95%|   0:02:10.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.390|   -0.494|-935.314|-1008.837|    62.95%|   0:00:00.0| 2310.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:04 real=0:11:04 mem=2310.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.494| -73.522|-1008.837|    62.95%|   0:00:00.0| 2310.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.494|   -0.494| -73.522|-1008.837|    62.95%|   0:00:00.0| 2310.8M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2310.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:05 real=0:11:04 mem=2310.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.494|  -73.522|
|reg2reg   |-0.390| -935.314|
|HEPG      |-0.390| -935.314|
|All Paths |-0.494|-1008.837|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.390ns TNS -935.311ns; HEPG WNS -0.390ns TNS -935.311ns; all paths WNS -0.494ns TNS -1008.833ns; Real time 0:54:32
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1008.837 Density 62.95
*** Starting refinePlace (0:55:23 mem=2310.8M) ***
Total net bbox length = 1.125e+06 (5.202e+05 6.049e+05) (ext = 2.288e+04)
Density distribution unevenness ratio = 24.336%
Density distribution unevenness ratio = 24.283%
Move report: Timing Driven Placement moves 10384 insts, mean move: 2.98 um, max move: 31.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3181_0): (200.80, 125.20) --> (218.20, 139.60)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2314.7MB
Move report: Detail placement moves 13322 insts, mean move: 1.30 um, max move: 15.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_2333_0): (321.20, 305.20) --> (336.80, 305.20)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 2306.7MB
Summary Report:
Instances move: 17632 (out of 57466 movable)
Instances flipped: 13518
Mean displacement: 2.51 um
Max displacement: 30.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3181_0) (200.8, 125.2) -> (218.6, 137.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.101e+06 (4.943e+05 6.068e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 2306.7MB
*** Finished refinePlace (0:55:38 mem=2306.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2306.7M)


Density : 0.6295
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.3 real=0:00:18.0 mem=2306.7M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1009.761 Density 62.95
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.395|   -0.494|-936.239|-1009.761|    62.95%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.393|   -0.494|-935.615|-1009.138|    62.95%|   0:00:03.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.392|   -0.494|-935.713|-1009.236|    62.95%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.280|-1009.802|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.277|-1009.800|    62.95%|   0:00:01.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.327|-1009.849|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.292|-1009.815|    62.96%|   0:00:01.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.290|-1009.812|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.268|-1009.790|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.494|-936.268|-1009.790|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.4 real=0:00:05.0 mem=2306.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.494| -73.522|-1009.790|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.494|   -0.494| -73.522|-1009.790|    62.96%|   0:00:00.0| 2306.7M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2306.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.9 real=0:00:05.0 mem=2306.7M) ***
*** Starting refinePlace (0:55:47 mem=2306.7M) ***
Total net bbox length = 1.101e+06 (4.943e+05 6.068e+05) (ext = 2.287e+04)
Move report: Detail placement moves 2 insts, mean move: 4.00 um, max move: 4.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4363_FE_RN_832_0): (222.80, 242.20) --> (223.40, 238.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2306.7MB
Summary Report:
Instances move: 2 (out of 57480 movable)
Instances flipped: 0
Mean displacement: 4.00 um
Max displacement: 4.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC4363_FE_RN_832_0) (222.8, 242.2) -> (223.4, 238.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.101e+06 (4.943e+05 6.069e+05) (ext = 2.287e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2306.7MB
*** Finished refinePlace (0:55:49 mem=2306.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2306.7M)


Density : 0.6296
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:04.0 mem=2306.7M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1009.790 Density 62.96
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.494|  -73.522|
|reg2reg   |-0.391| -936.268|
|HEPG      |-0.391| -936.268|
|All Paths |-0.494|-1009.790|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 1126 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:47:33 real=0:47:31 mem=2306.7M) ***

(I,S,L,T): WC_VIEW: 176.92, 74.1729, 2.74583, 253.839
*** SetupOpt [finish] : cpu/real = 0:47:43.7/0:47:42.0 (1.0), totSession cpu/real = 0:55:50.9/0:57:17.7 (1.0), mem = 2271.6M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:51.2/0:57:18.1 (1.0), mem = 2178.6M
(I,S,L,T): WC_VIEW: 176.92, 74.1729, 2.74583, 253.839
*info: 268 clock nets excluded
*info: 2 special nets excluded.
*info: 228 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -1009.790 Density 62.96
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.494|  -73.522|
|reg2reg   |-0.391| -936.268|
|HEPG      |-0.391| -936.268|
|All Paths |-0.494|-1009.790|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.391ns TNS -936.264ns; HEPG WNS -0.391ns TNS -936.264ns; all paths WNS -0.494ns TNS -1009.786ns; Real time 0:55:12
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.391|   -0.494|-936.268|-1009.790|    62.96%|   0:00:00.0| 2217.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.388|   -0.494|-929.438|-1002.960|    62.96%|   0:04:17.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.388|   -0.494|-925.709| -999.232|    62.96%|   0:02:16.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.388|   -0.494|-918.195| -991.717|    62.97%|   0:00:00.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.387|   -0.494|-916.292| -989.815|    63.01%|   0:00:10.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.384|   -0.494|-910.046| -983.568|    63.01%|   0:03:16.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.384|   -0.494|-907.858| -981.380|    63.01%|   0:01:13.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.383|   -0.494|-907.359| -980.881|    63.07%|   0:00:08.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.383|   -0.494|-907.073| -980.595|    63.06%|   0:01:22.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.384|   -0.494|-906.442| -979.964|    63.09%|   0:00:10.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.384|   -0.494|-906.096| -979.618|    63.09%|   0:00:00.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.384|   -0.494|-905.263| -978.785|    63.09%|   0:01:10.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.384|   -0.494|-904.974| -978.496|    63.10%|   0:00:06.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
|  -0.385|   -0.494|-876.321| -949.843|    63.12%|   0:01:26.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.385|   -0.494|-875.968| -949.490|    63.12%|   0:00:04.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.385|   -0.494|-875.190| -948.712|    63.17%|   0:00:50.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-875.102| -948.624|    63.17%|   0:00:01.0| 2297.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-874.889| -948.411|    63.17%|   0:01:38.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-874.414| -947.936|    63.22%|   0:00:23.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-874.396| -947.918|    63.23%|   0:00:05.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-874.091| -947.613|    63.23%|   0:01:23.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-873.812| -947.334|    63.25%|   0:00:06.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-873.794| -947.316|    63.26%|   0:00:00.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.385|   -0.494|-861.691| -935.213|    63.27%|   0:00:05.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.385|   -0.494|-857.324| -930.847|    63.27%|   0:00:01.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.385|   -0.494|-856.568| -930.090|    63.29%|   0:00:00.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.385|   -0.494|-856.542| -930.065|    63.30%|   0:00:01.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.385|   -0.494|-856.533| -930.055|    63.30%|   0:00:01.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.385|   -0.494|-856.524| -930.046|    63.31%|   0:00:00.0| 2299.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.385|   -0.494|-844.061| -917.583|    63.32%|   0:00:05.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.385|   -0.494|-844.045| -917.567|    63.31%|   0:00:06.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.385|   -0.494|-843.719| -917.241|    63.32%|   0:00:01.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.385|   -0.494|-843.604| -917.127|    63.32%|   0:00:02.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.385|   -0.494|-843.562| -917.085|    63.32%|   0:00:03.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.385|   -0.494|-843.557| -917.079|    63.32%|   0:00:00.0| 2302.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.386|   -0.494|-826.862| -900.384|    63.33%|   0:00:05.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.386|   -0.494|-826.571| -900.093|    63.33%|   0:00:00.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.386|   -0.494|-826.046| -899.568|    63.34%|   0:00:01.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.386|   -0.494|-825.981| -899.503|    63.34%|   0:00:00.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.386|   -0.494|-814.037| -887.560|    63.36%|   0:00:11.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.386|   -0.494|-813.707| -887.229|    63.36%|   0:00:00.0| 2305.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-808.960| -882.482|    63.36%|   0:00:02.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-808.868| -882.390|    63.36%|   0:00:02.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-807.580| -881.102|    63.37%|   0:00:01.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.386|   -0.494|-807.392| -880.915|    63.37%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-807.297| -880.819|    63.37%|   0:00:01.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-807.175| -880.697|    63.37%|   0:00:00.0| 2306.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.386|   -0.494|-795.420| -868.943|    63.39%|   0:00:03.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.386|   -0.494|-795.317| -868.839|    63.39%|   0:00:00.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.386|   -0.494|-785.531| -859.053|    63.39%|   0:00:01.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.386|   -0.494|-785.498| -859.021|    63.39%|   0:00:00.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.386|   -0.494|-785.411| -858.933|    63.40%|   0:00:00.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.386|   -0.494|-773.748| -847.271|    63.40%|   0:00:03.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.386|   -0.494|-773.643| -847.166|    63.40%|   0:00:00.0| 2308.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.386|   -0.494|-772.376| -845.898|    63.41%|   0:00:02.0| 2309.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.386|   -0.494|-772.177| -845.699|    63.41%|   0:00:00.0| 2306.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.386|   -0.494|-771.827| -845.350|    63.41%|   0:00:03.0| 2308.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.386|   -0.494|-769.086| -842.608|    63.41%|   0:00:13.0| 2309.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.386|   -0.494|-768.507| -842.029|    63.42%|   0:00:00.0| 2309.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.386|   -0.494|-768.361| -841.883|    63.42%|   0:00:01.0| 2309.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.386|   -0.494|-753.521| -827.043|    63.42%|   0:00:02.0| 2310.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.386|   -0.494|-748.648| -822.170|    63.42%|   0:00:02.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.386|   -0.494|-748.098| -821.620|    63.42%|   0:00:00.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.386|   -0.494|-747.720| -821.242|    63.43%|   0:00:00.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.386|   -0.494|-747.717| -821.239|    63.43%|   0:00:00.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.387|   -0.494|-745.530| -819.052|    63.43%|   0:00:01.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.387|   -0.494|-744.616| -818.138|    63.44%|   0:00:00.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.387|   -0.494|-743.989| -817.511|    63.44%|   0:00:01.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.387|   -0.494|-743.973| -817.495|    63.44%|   0:00:00.0| 2311.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.387|   -0.494|-733.000| -806.523|    63.44%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-732.891| -806.414|    63.44%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-729.481| -803.003|    63.44%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-729.450| -802.972|    63.44%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-729.272| -802.794|    63.45%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-728.926| -802.449|    63.45%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-728.917| -802.440|    63.45%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.387|   -0.494|-714.130| -787.652|    63.45%|   0:00:06.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-713.749| -787.271|    63.45%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-713.505| -787.027|    63.46%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-713.499| -787.021|    63.46%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-710.376| -783.898|    63.46%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-710.170| -783.692|    63.46%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-710.153| -783.675|    63.46%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-703.325| -776.847|    63.47%|   0:00:03.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.387|   -0.494|-703.292| -776.815|    63.48%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.387|   -0.494|-703.269| -776.791|    63.48%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.387|   -0.494|-703.017| -776.539|    63.48%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.387|   -0.494|-702.895| -776.417|    63.48%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.387|   -0.494|-681.680| -755.202|    63.50%|   0:00:04.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_34_/E                             |
|  -0.387|   -0.494|-680.312| -753.834|    63.50%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_34_/E                             |
|  -0.387|   -0.494|-678.547| -752.070|    63.50%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.387|   -0.494|-677.005| -750.527|    63.50%|   0:00:03.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.387|   -0.494|-674.830| -748.352|    63.50%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.387|   -0.494|-674.210| -747.732|    63.52%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.387|   -0.494|-671.339| -744.862|    63.52%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.387|   -0.494|-671.199| -744.721|    63.53%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.387|   -0.494|-671.146| -744.668|    63.53%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.387|   -0.494|-671.105| -744.627|    63.53%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.387|   -0.494|-659.833| -733.355|    63.54%|   0:00:04.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-658.673| -732.195|    63.54%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-657.858| -731.380|    63.54%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.387|   -0.494|-657.848| -731.370|    63.54%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.387|   -0.494|-651.964| -725.486|    63.56%|   0:00:06.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.387|   -0.494|-648.654| -722.176|    63.56%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.387|   -0.494|-645.775| -719.297|    63.56%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.387|   -0.494|-643.833| -717.356|    63.57%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.387|   -0.494|-643.807| -717.329|    63.57%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.387|   -0.494|-635.565| -709.088|    63.57%|   0:00:03.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-635.078| -708.600|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-634.870| -708.393|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-634.666| -708.188|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-634.575| -708.097|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-634.495| -708.017|    63.57%|   0:00:07.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.387|   -0.494|-630.156| -703.678|    63.57%|   0:00:02.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.387|   -0.494|-629.954| -703.476|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.387|   -0.494|-629.796| -703.318|    63.57%|   0:00:01.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.387|   -0.494|-627.560| -701.082|    63.57%|   0:00:00.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.387|   -0.494|-619.918| -693.440|    63.58%|   0:00:07.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
|  -0.387|   -0.494|-616.545| -690.067|    63.58%|   0:00:04.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-614.954| -688.476|    63.59%|   0:00:02.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-614.836| -688.358|    63.59%|   0:00:01.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-612.180| -685.702|    63.59%|   0:00:04.0| 2334.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-609.831| -683.354|    63.59%|   0:00:07.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.387|   -0.494|-608.493| -682.015|    63.60%|   0:00:00.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.387|   -0.494|-607.562| -681.085|    63.60%|   0:00:06.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.387|   -0.494|-607.465| -680.988|    63.60%|   0:00:00.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.387|   -0.494|-607.456| -680.979|    63.60%|   0:00:01.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.387|   -0.494|-600.825| -674.347|    63.61%|   0:00:04.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_82_/E                           |
|  -0.387|   -0.494|-599.296| -672.819|    63.61%|   0:00:01.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-597.156| -670.679|    63.61%|   0:00:01.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-596.579| -670.102|    63.61%|   0:00:01.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-596.516| -670.039|    63.61%|   0:00:00.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-596.478| -670.000|    63.61%|   0:00:05.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-596.457| -669.979|    63.62%|   0:00:00.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-596.356| -669.878|    63.62%|   0:00:01.0| 2335.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.387|   -0.494|-586.250| -659.772|    63.62%|   0:00:06.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-584.006| -657.528|    63.62%|   0:00:00.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-582.883| -656.405|    63.63%|   0:00:01.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-581.935| -655.458|    63.64%|   0:00:01.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-581.514| -655.036|    63.64%|   0:00:00.0| 2350.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-575.549| -649.071|    63.65%|   0:00:11.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.387|   -0.494|-575.505| -649.027|    63.65%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.387|   -0.494|-570.161| -643.683|    63.66%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.387|   -0.494|-570.156| -643.678|    63.66%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.387|   -0.494|-549.363| -622.885|    63.68%|   0:00:11.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/E                             |
|  -0.387|   -0.494|-548.776| -622.299|    63.68%|   0:00:03.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.387|   -0.494|-548.434| -621.956|    63.68%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.387|   -0.494|-548.344| -621.867|    63.69%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.387|   -0.494|-548.288| -621.811|    63.69%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.387|   -0.494|-548.180| -621.702|    63.70%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.387|   -0.494|-548.177| -621.699|    63.70%|   0:00:04.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.387|   -0.494|-548.149| -621.671|    63.70%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.387|   -0.494|-548.094| -621.616|    63.70%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.387|   -0.494|-548.039| -621.561|    63.71%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.387|   -0.494|-543.588| -617.110|    63.71%|   0:00:09.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-542.981| -616.503|    63.71%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-542.149| -615.671|    63.71%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-540.856| -614.378|    63.71%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-540.346| -613.868|    63.72%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-540.336| -613.858|    63.72%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-540.328| -613.850|    63.72%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.387|   -0.494|-538.324| -611.847|    63.72%|   0:00:05.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
|  -0.387|   -0.494|-537.576| -611.098|    63.72%|   0:00:02.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
|  -0.387|   -0.494|-537.106| -610.628|    63.74%|   0:00:01.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_33_/E                           |
|  -0.387|   -0.494|-536.680| -610.203|    63.74%|   0:00:03.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.387|   -0.494|-536.599| -610.122|    63.74%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.387|   -0.494|-527.016| -600.538|    63.75%|   0:00:14.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/E                           |
|  -0.387|   -0.494|-525.684| -599.206|    63.75%|   0:00:00.0| 2369.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-518.984| -592.506|    63.76%|   0:00:04.0| 2367.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.387|   -0.494|-518.768| -592.290|    63.76%|   0:00:00.0| 2367.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.387|   -0.494|-518.527| -592.049|    63.76%|   0:00:03.0| 2367.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.387|   -0.494|-518.299| -591.822|    63.76%|   0:00:02.0| 2367.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
|  -0.387|   -0.494|-517.878| -591.400|    63.76%|   0:00:00.0| 2367.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.387|   -0.494|-512.827| -586.349|    63.76%|   0:00:03.0| 2386.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.387|   -0.494|-512.413| -585.935|    63.77%|   0:00:01.0| 2386.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.387|   -0.494|-512.351| -585.873|    63.77%|   0:00:00.0| 2386.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.387|   -0.494|-512.302| -585.825|    63.77%|   0:00:01.0| 2386.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.387|   -0.494|-501.144| -574.666|    63.78%|   0:00:08.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-501.124| -574.646|    63.78%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.387|   -0.494|-498.256| -571.778|    63.79%|   0:00:03.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_69_/E                             |
|  -0.387|   -0.494|-498.237| -571.759|    63.79%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_69_/E                             |
|  -0.387|   -0.494|-498.110| -571.632|    63.79%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_69_/E                             |
|  -0.387|   -0.494|-496.935| -570.457|    63.79%|   0:00:03.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-496.367| -569.889|    63.79%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_72_/E                             |
|  -0.387|   -0.494|-495.735| -569.257|    63.80%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-494.046| -567.568|    63.80%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/E                             |
|  -0.387|   -0.494|-493.917| -567.439|    63.80%|   0:00:02.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.387|   -0.494|-493.815| -567.337|    63.80%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-493.765| -567.287|    63.80%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-493.638| -567.160|    63.80%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-492.820| -566.342|    63.80%|   0:00:03.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-492.264| -565.786|    63.81%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.387|   -0.494|-492.147| -565.670|    63.80%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.387|   -0.494|-492.132| -565.654|    63.80%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.387|   -0.494|-492.020| -565.542|    63.81%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.387|   -0.494|-488.775| -562.297|    63.82%|   0:00:04.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/E                           |
|  -0.387|   -0.494|-488.381| -561.903|    63.82%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-486.509| -560.031|    63.83%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-484.874| -558.396|    63.82%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-482.653| -556.176|    63.84%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-482.653| -556.175|    63.84%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_11_/D                                      |
|  -0.387|   -0.494|-477.691| -551.213|    63.85%|   0:00:04.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.387|   -0.494|-476.657| -550.179|    63.86%|   0:00:03.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-476.626| -550.148|    63.86%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-476.578| -550.100|    63.86%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-476.461| -549.983|    63.87%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-476.063| -549.585|    63.87%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.387|   -0.494|-474.944| -548.466|    63.87%|   0:00:02.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.387|   -0.494|-474.789| -548.311|    63.87%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.387|   -0.494|-474.289| -547.811|    63.87%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.387|   -0.494|-474.256| -547.778|    63.87%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -0.387|   -0.494|-469.281| -542.803|    63.88%|   0:00:07.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.387|   -0.494|-468.403| -541.925|    63.88%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_23_/E                           |
|  -0.387|   -0.494|-465.989| -539.511|    63.88%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/E                           |
|  -0.387|   -0.494|-465.950| -539.473|    63.88%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/E                           |
|  -0.387|   -0.494|-465.936| -539.458|    63.89%|   0:00:02.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/E                           |
|  -0.387|   -0.494|-465.360| -538.882|    63.89%|   0:00:02.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/E                           |
|  -0.387|   -0.494|-465.078| -538.601|    63.89%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_16_/E                           |
|  -0.387|   -0.494|-461.341| -534.863|    63.89%|   0:00:04.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_59_/E                           |
|  -0.387|   -0.494|-461.147| -534.670|    63.89%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_59_/E                           |
|  -0.387|   -0.494|-460.917| -534.439|    63.90%|   0:00:03.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_59_/E                           |
|  -0.387|   -0.494|-460.900| -534.422|    63.90%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/E                           |
|  -0.387|   -0.494|-460.873| -534.395|    63.90%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/E                           |
|  -0.387|   -0.494|-458.915| -532.438|    63.91%|   0:00:12.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/E                           |
|  -0.387|   -0.494|-457.764| -531.286|    63.92%|   0:00:02.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_61_/E                           |
|  -0.387|   -0.494|-457.126| -530.648|    63.92%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_117_/E                          |
|  -0.387|   -0.494|-456.370| -529.893|    63.92%|   0:00:19.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_117_/E                          |
|  -0.387|   -0.494|-456.211| -529.734|    63.92%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_117_/E                          |
|  -0.387|   -0.494|-453.809| -527.331|    63.92%|   0:00:01.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_42_/E                           |
|  -0.387|   -0.494|-453.705| -527.227|    63.92%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.387|   -0.494|-453.629| -527.152|    63.92%|   0:00:00.0| 2372.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.387|   -0.494|-453.447| -526.969|    63.93%|   0:00:09.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.387|   -0.494|-452.070| -525.592|    63.94%|   0:00:02.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/E                            |
|  -0.387|   -0.494|-451.882| -525.404|    63.94%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/E                            |
|  -0.387|   -0.494|-451.781| -525.304|    63.94%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/E                            |
|  -0.387|   -0.494|-451.626| -525.148|    63.94%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/E                            |
|  -0.387|   -0.494|-451.367| -524.889|    63.94%|   0:00:01.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_5_/E                            |
|  -0.387|   -0.494|-451.178| -524.701|    63.94%|   0:00:03.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_38_/E                           |
|  -0.387|   -0.494|-451.005| -524.527|    63.94%|   0:00:02.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/E                            |
|  -0.387|   -0.494|-450.970| -524.492|    63.94%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/E                            |
|  -0.387|   -0.494|-454.423| -527.945|    63.95%|   0:00:05.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/E                            |
|  -0.387|   -0.494|-454.416| -527.938|    63.95%|   0:00:02.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/E                            |
|  -0.387|   -0.494|-454.346| -527.868|    63.95%|   0:00:00.0| 2375.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_7_/E                            |
|  -0.387|   -0.494|-453.753| -527.276|    63.96%|   0:00:06.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_115_/E                          |
|  -0.387|   -0.494|-453.049| -526.571|    63.96%|   0:00:10.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.387|   -0.494|-453.023| -526.546|    63.97%|   0:00:03.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.387|   -0.494|-452.741| -526.264|    63.97%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.387|   -0.494|-452.662| -526.184|    63.97%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.387|   -0.494|-452.601| -526.123|    63.97%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_114_/E                          |
|  -0.387|   -0.494|-452.565| -526.087|    63.98%|   0:00:02.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_42_/E                           |
|  -0.387|   -0.494|-451.283| -524.805|    63.99%|   0:00:02.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.387|   -0.494|-451.199| -524.722|    63.99%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_65_/E                             |
|  -0.387|   -0.494|-451.155| -524.677|    63.99%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_64_/E                             |
|  -0.387|   -0.494|-450.759| -524.281|    63.99%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.387|   -0.494|-450.595| -524.117|    64.00%|   0:00:08.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.475| -523.997|    64.00%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.384| -523.906|    64.00%|   0:00:02.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.289| -523.811|    64.03%|   0:00:02.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.282| -523.804|    64.03%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.257| -523.780|    64.03%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.181| -523.703|    64.04%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/E                           |
|  -0.387|   -0.494|-450.178| -523.700|    64.04%|   0:00:02.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -0.387|   -0.494|-450.135| -523.657|    64.04%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.387|   -0.494|-450.038| -523.560|    64.04%|   0:00:01.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.387|   -0.494|-450.038| -523.560|    64.04%|   0:00:00.0| 2414.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:27:33 real=0:27:32 mem=2414.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:27:33 real=0:27:32 mem=2414.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.494| -73.522|
|reg2reg   |-0.387|-450.038|
|HEPG      |-0.387|-450.038|
|All Paths |-0.494|-523.560|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.387ns TNS -450.036ns; HEPG WNS -0.387ns TNS -450.036ns; all paths WNS -0.494ns TNS -523.558ns; Real time 1:22:44
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -523.560 Density 64.04
*** Starting refinePlace (1:23:36 mem=2414.0M) ***
Total net bbox length = 1.116e+06 (5.021e+05 6.139e+05) (ext = 2.264e+04)
Density distribution unevenness ratio = 24.306%
Density distribution unevenness ratio = 24.075%
Move report: Timing Driven Placement moves 35153 insts, mean move: 3.00 um, max move: 39.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3707_0): (220.80, 154.00) --> (202.80, 175.60)
	Runtime: CPU: 0:00:20.3 REAL: 0:00:20.0 MEM: 2437.2MB
Move report: Detail placement moves 24713 insts, mean move: 0.95 um, max move: 14.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4049_0): (312.60, 208.00) --> (327.20, 208.00)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:07.0 MEM: 2437.2MB
Summary Report:
Instances move: 38951 (out of 58675 movable)
Instances flipped: 366
Mean displacement: 2.91 um
Max displacement: 45.20 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4049_0) (298.2, 224.2) -> (327.2, 208)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 1.114e+06 (4.993e+05 6.146e+05) (ext = 2.265e+04)
Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 2437.2MB
*** Finished refinePlace (1:24:04 mem=2437.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2437.2M)


Density : 0.6404
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:30.1 real=0:00:30.0 mem=2437.2M) ***
** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -529.845 Density 64.04
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.494| -73.522|
|reg2reg   |-0.400|-456.323|
|HEPG      |-0.400|-456.323|
|All Paths |-0.494|-529.845|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 1073 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:28:05 real=0:28:04 mem=2437.2M) ***

(I,S,L,T): WC_VIEW: 178.954, 75.7771, 2.8132, 257.545
*** SetupOpt [finish] : cpu/real = 0:28:16.0/0:28:14.6 (1.0), totSession cpu/real = 1:24:07.2/1:25:32.6 (1.0), mem = 2402.2M
End: GigaOpt Optimization in TNS mode
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:24:08.5/1:25:33.9 (1.0), mem = 2272.2M
(I,S,L,T): WC_VIEW: 178.954, 75.7771, 2.8132, 257.545
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.494  TNS Slack -529.845 Density 64.04
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.04%|        -|  -0.494|-529.845|   0:00:00.0| 2272.2M|
|    64.01%|      120|  -0.494|-529.685|   0:00:15.0| 2310.4M|
|    64.01%|      931|  -0.494|-527.415|   0:00:07.0| 2310.4M|
|    63.91%|      174|  -0.494|-526.603|   0:00:07.0| 2310.4M|
|    63.46%|     2226|  -0.494|-531.922|   0:00:23.0| 2312.6M|
|    63.45%|       23|  -0.494|-532.045|   0:00:02.0| 2314.9M|
|    63.45%|        1|  -0.494|-532.045|   0:00:01.0| 2314.9M|
|    63.45%|        0|  -0.494|-532.045|   0:00:01.0| 2314.9M|
|    63.45%|       13|  -0.494|-531.946|   0:00:00.0| 2314.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.494  TNS Slack -531.946 Density 63.45
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 127 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:59.4) (real = 0:00:59.0) **
*** Starting refinePlace (1:25:09 mem=2330.9M) ***
Total net bbox length = 1.113e+06 (4.994e+05 6.139e+05) (ext = 2.265e+04)
Move report: Detail placement moves 65 insts, mean move: 1.56 um, max move: 6.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_13557_0): (333.00, 343.00) --> (332.20, 337.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2334.0MB
Summary Report:
Instances move: 65 (out of 58356 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 6.20 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_13557_0) (333, 343) -> (332.2, 337.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.113e+06 (4.995e+05 6.140e+05) (ext = 2.265e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2334.0MB
*** Finished refinePlace (1:25:10 mem=2334.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2334.0M)


Density : 0.6345
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:04.0 mem=2334.0M) ***
(I,S,L,T): WC_VIEW: 177.702, 73.9567, 2.77188, 254.43
*** AreaOpt [finish] : cpu/real = 0:01:03.1/0:01:03.0 (1.0), totSession cpu/real = 1:25:11.6/1:26:36.9 (1.0), mem = 2334.0M
End: Area Reclaim Optimization (cpu=0:01:03, real=0:01:03, mem=2251.87M, totSessionCpu=1:25:12).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2277.16 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2277.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 142  Num Prerouted Wires = 35333
[NR-eGR] Read numTotalNets=62264  numIgnoredNets=142
[NR-eGR] There are 126 clock nets ( 126 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61996 
[NR-eGR] Rule id: 1  Nets: 126 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 127 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.543680e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 126 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.632600e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 61869 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.211566e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        32( 0.02%)        22( 0.02%)        10( 0.01%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               46( 0.00%)        22( 0.00%)        10( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 211444
[NR-eGR]     M2  (2V) length: 3.991982e+05um, number of vias: 290666
[NR-eGR]     M3  (3H) length: 4.780533e+05um, number of vias: 32733
[NR-eGR]     M4  (4V) length: 2.718580e+05um, number of vias: 6707
[NR-eGR]     M5  (5H) length: 9.601040e+04um, number of vias: 2145
[NR-eGR]     M6  (6V) length: 3.129339e+04um, number of vias: 1350
[NR-eGR]     M7  (7H) length: 7.600400e+03um, number of vias: 1853
[NR-eGR]     M8  (8V) length: 8.861400e+03um, number of vias: 0
[NR-eGR] Total length: 1.292875e+06um, number of vias: 546898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8.944000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.36 sec, Real: 3.36 sec, Curr Mem: 2231.30 MB )
Extraction called for design 'fullchip' of instances=58491 and nets=62493 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2217.301M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2227.04)
Total number of fetched objects 62286
End delay calculation. (MEM=2286.25 CPU=0:00:09.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2286.25 CPU=0:00:12.4 REAL=0:00:13.0)
Begin: GigaOpt postEco DRV Optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:35.8/1:27:01.1 (1.0), mem = 2286.2M
(I,S,L,T): WC_VIEW: 177.718, 74.5778, 2.77188, 255.068
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.50|  -572.63|       0|       0|       0|  63.45|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.50|  -572.63|       0|       0|       0|  63.45| 0:00:00.0|  2310.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 60 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=2310.4M) ***

(I,S,L,T): WC_VIEW: 177.718, 74.5778, 2.77188, 255.068
*** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 1:25:46.3/1:27:11.5 (1.0), mem = 2291.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.403 -> -0.420 (bump = 0.017)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:47.0/1:27:12.2 (1.0), mem = 2291.3M
(I,S,L,T): WC_VIEW: 177.718, 74.5778, 2.77188, 255.068
*info: 268 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -572.631 Density 63.45
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -74.040|
|reg2reg   |-0.411|-498.591|
|HEPG      |-0.411|-498.591|
|All Paths |-0.499|-572.631|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.411ns TNS -498.588ns; HEPG WNS -0.411ns TNS -498.588ns; all paths WNS -0.499ns TNS -572.628ns; Real time 1:25:05
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.411|   -0.499|-498.591| -572.631|    63.45%|   0:00:01.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.395|   -0.499|-497.169| -571.209|    63.45%|   0:00:02.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.395|   -0.499|-496.509| -570.549|    63.45%|   0:00:19.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.395|   -0.499|-495.554| -569.594|    63.45%|   0:00:01.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.394|   -0.499|-499.847| -573.887|    63.46%|   0:00:01.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.389|   -0.499|-498.669| -572.709|    63.46%|   0:00:01.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.389|   -0.499|-497.134| -571.174|    63.46%|   0:00:11.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.389|   -0.499|-505.842| -579.882|    63.48%|   0:00:02.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.387|   -0.499|-506.026| -580.065|    63.49%|   0:00:01.0| 2326.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.387|   -0.499|-506.774| -580.814|    63.51%|   0:00:06.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:44.9 real=0:00:45.0 mem=2329.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.499| -74.040| -580.814|    63.51%|   0:00:01.0| 2329.5M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -74.040| -580.814|    63.51%|   0:00:00.0| 2329.5M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2329.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:45.3 real=0:00:46.0 mem=2329.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -74.040|
|reg2reg   |-0.387|-506.774|
|HEPG      |-0.387|-506.774|
|All Paths |-0.499|-580.814|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.387ns TNS -506.769ns; HEPG WNS -0.387ns TNS -506.769ns; all paths WNS -0.499ns TNS -580.809ns; Real time 1:25:51
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -580.814 Density 63.51
*** Starting refinePlace (1:26:43 mem=2329.5M) ***
Total net bbox length = 1.114e+06 (4.997e+05 6.143e+05) (ext = 2.265e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2329.5MB
Summary Report:
Instances move: 0 (out of 58441 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.114e+06 (4.997e+05 6.143e+05) (ext = 2.265e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2329.5MB
*** Finished refinePlace (1:26:44 mem=2329.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2329.5M)


Density : 0.6351
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2329.5M) ***
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -580.814 Density 63.51
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -74.040|
|reg2reg   |-0.387|-506.774|
|HEPG      |-0.387|-506.774|
|All Paths |-0.499|-580.814|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 61 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:50.0 real=0:00:49.0 mem=2329.5M) ***

(I,S,L,T): WC_VIEW: 177.917, 74.6619, 2.77539, 255.355
*** SetupOpt [finish] : cpu/real = 0:00:59.7/0:00:59.7 (1.0), totSession cpu/real = 1:26:46.7/1:28:11.9 (1.0), mem = 2294.4M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.403 -> -0.398 (bump = -0.005)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -531.946 -> -580.814
Begin: GigaOpt TNS recovery
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:47.9/1:28:13.1 (1.0), mem = 2294.4M
(I,S,L,T): WC_VIEW: 177.917, 74.6619, 2.77539, 255.355
*info: 268 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -580.814 Density 63.51
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -74.040|
|reg2reg   |-0.387|-506.774|
|HEPG      |-0.387|-506.774|
|All Paths |-0.499|-580.814|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.387ns TNS -506.769ns; HEPG WNS -0.387ns TNS -506.769ns; all paths WNS -0.499ns TNS -580.809ns; Real time 1:26:06
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.387|   -0.499|-506.774| -580.814|    63.51%|   0:00:01.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.388|   -0.499|-503.632| -577.672|    63.52%|   0:00:13.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.388|   -0.499|-501.772| -575.812|    63.54%|   0:00:03.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.388|   -0.499|-501.724| -575.764|    63.54%|   0:00:01.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.388|   -0.499|-501.563| -575.603|    63.54%|   0:00:00.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.389|   -0.499|-500.654| -574.694|    63.55%|   0:00:05.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.389|   -0.499|-500.288| -574.328|    63.55%|   0:00:00.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.389|   -0.499|-500.236| -574.276|    63.55%|   0:00:02.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.389|   -0.499|-499.988| -574.028|    63.56%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.389|   -0.499|-499.076| -573.116|    63.56%|   0:00:04.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.391|   -0.499|-499.059| -573.099|    63.56%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.391|   -0.499|-499.015| -573.055|    63.57%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.391|   -0.499|-497.573| -571.613|    63.57%|   0:00:02.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.391|   -0.499|-497.106| -571.146|    63.57%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.391|   -0.499|-497.022| -571.062|    63.57%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -0.391|   -0.499|-495.536| -569.576|    63.57%|   0:00:03.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.391|   -0.499|-495.218| -569.258|    63.57%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.391|   -0.499|-495.149| -569.188|    63.57%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.391|   -0.499|-493.802| -567.842|    63.57%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.391|   -0.499|-493.141| -567.180|    63.58%|   0:00:03.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.391|   -0.499|-492.934| -566.974|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.391|   -0.499|-492.931| -566.971|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.391|   -0.499|-492.855| -566.895|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.391|   -0.499|-492.026| -566.065|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.391|   -0.499|-491.741| -565.781|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.391|   -0.499|-491.728| -565.768|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.391|   -0.499|-489.421| -563.461|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.391|   -0.499|-488.537| -562.576|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.391|   -0.499|-487.557| -561.597|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.391|   -0.499|-487.323| -561.363|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.391|   -0.499|-487.162| -561.202|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.391|   -0.499|-485.396| -559.436|    63.58%|   0:00:02.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.391|   -0.499|-485.342| -559.381|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.391|   -0.499|-485.318| -559.358|    63.58%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.391|   -0.499|-485.311| -559.351|    63.58%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.391|   -0.499|-483.632| -557.672|    63.58%|   0:00:02.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.391|   -0.499|-482.899| -556.939|    63.58%|   0:00:02.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.391|   -0.499|-482.785| -556.825|    63.59%|   0:00:01.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.391|   -0.499|-482.109| -556.149|    63.59%|   0:00:02.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.391|   -0.499|-481.947| -555.987|    63.59%|   0:00:00.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.391|   -0.499|-481.719| -555.758|    63.59%|   0:00:03.0| 2332.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.391|   -0.499|-481.950| -555.990|    63.59%|   0:00:04.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.391|   -0.499|-481.941| -555.981|    63.59%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.391|   -0.499|-481.933| -555.973|    63.59%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.391|   -0.499|-481.719| -555.759|    63.59%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.391|   -0.499|-481.051| -555.091|    63.60%|   0:00:02.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.391|   -0.499|-480.959| -554.999|    63.60%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.391|   -0.499|-481.343| -555.383|    63.60%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.391|   -0.499|-480.725| -554.765|    63.60%|   0:00:02.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.391|   -0.499|-480.582| -554.622|    63.60%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.391|   -0.499|-480.566| -554.606|    63.60%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.391|   -0.499|-480.252| -554.292|    63.61%|   0:00:02.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.391|   -0.499|-479.692| -553.732|    63.61%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.391|   -0.499|-479.117| -553.157|    63.61%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.391|   -0.499|-478.937| -552.977|    63.61%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.391|   -0.499|-478.856| -552.896|    63.61%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
|  -0.391|   -0.499|-478.780| -552.820|    63.62%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_96_/E                             |
|  -0.391|   -0.499|-477.506| -551.545|    63.62%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.391|   -0.499|-476.605| -550.645|    63.63%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.391|   -0.499|-476.599| -550.639|    63.63%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.391|   -0.499|-476.373| -550.413|    63.63%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.391|   -0.499|-476.333| -550.373|    63.63%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.391|   -0.499|-475.421| -549.461|    63.63%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.391|   -0.499|-474.548| -548.588|    63.63%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_98_/E                             |
|  -0.391|   -0.499|-474.407| -548.447|    63.64%|   0:00:05.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.391|   -0.499|-474.156| -548.196|    63.64%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.391|   -0.499|-473.939| -547.979|    63.64%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.391|   -0.499|-473.838| -547.878|    63.64%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.391|   -0.499|-473.280| -547.320|    63.64%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_76_/E                             |
|  -0.391|   -0.499|-472.984| -547.024|    63.64%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_76_/E                             |
|  -0.391|   -0.499|-472.894| -546.934|    63.65%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.391|   -0.499|-472.818| -546.858|    63.65%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.391|   -0.499|-472.779| -546.819|    63.65%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.391|   -0.499|-472.771| -546.811|    63.65%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.391|   -0.499|-472.780| -546.820|    63.65%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=2370.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.499| -74.040| -546.820|    63.65%|   0:00:01.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -73.136| -545.916|    63.66%|   0:00:00.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -73.130| -545.910|    63.66%|   0:00:00.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -71.867| -544.647|    63.68%|   0:00:02.0| 2370.7M|   WC_VIEW|  default| out[33]                                            |
|  -0.499|   -0.499| -71.867| -544.647|    63.68%|   0:00:00.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=2370.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:53 real=0:01:54 mem=2370.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -71.867|
|reg2reg   |-0.391|-472.780|
|HEPG      |-0.391|-472.780|
|All Paths |-0.499|-544.647|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.391ns TNS -472.775ns; HEPG WNS -0.391ns TNS -472.775ns; all paths WNS -0.499ns TNS -544.642ns; Real time 1:28:00
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -544.647 Density 63.68
*** Starting refinePlace (1:28:52 mem=2370.7M) ***
Total net bbox length = 1.115e+06 (5.001e+05 6.147e+05) (ext = 2.268e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2370.7MB
Summary Report:
Instances move: 0 (out of 58499 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.115e+06 (5.001e+05 6.147e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2370.7MB
*** Finished refinePlace (1:28:54 mem=2370.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2370.7M)


Density : 0.6368
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2370.7M) ***
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -544.647 Density 63.68
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -71.867|
|reg2reg   |-0.391|-472.780|
|HEPG      |-0.391|-472.780|
|All Paths |-0.499|-544.647|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:58 real=0:01:57 mem=2370.7M) ***

(I,S,L,T): WC_VIEW: 178.463, 74.8929, 2.79228, 256.148
*** SetupOpt [finish] : cpu/real = 0:02:07.9/0:02:07.9 (1.0), totSession cpu/real = 1:28:55.8/1:30:21.0 (1.0), mem = 2335.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.604%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:28:56.1/1:30:21.3 (1.0), mem = 2335.6M
(I,S,L,T): WC_VIEW: 178.463, 74.8929, 2.79228, 256.148
*info: 268 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
*info: 142 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -544.647 Density 63.68
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -71.867|
|reg2reg   |-0.391|-472.780|
|HEPG      |-0.391|-472.780|
|All Paths |-0.499|-544.647|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.391ns TNS -472.775ns; HEPG WNS -0.391ns TNS -472.775ns; all paths WNS -0.499ns TNS -544.642ns; Real time 1:28:14
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.391|   -0.499|-472.780| -544.647|    63.68%|   0:00:00.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.391|   -0.499|-472.740| -544.607|    63.68%|   0:00:04.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.391|   -0.499|-472.740| -544.607|    63.68%|   0:00:03.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.391|   -0.499|-472.740| -544.607|    63.68%|   0:00:02.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/E                           |
|  -0.391|   -0.499|-472.740| -544.607|    63.68%|   0:00:01.0| 2370.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.1 real=0:00:10.0 mem=2370.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.499| -71.867| -544.607|    63.68%|   0:00:00.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -71.867| -544.607|    63.68%|   0:00:00.0| 2370.7M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2370.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.5 real=0:00:10.0 mem=2370.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -71.867|
|reg2reg   |-0.391|-472.740|
|HEPG      |-0.391|-472.740|
|All Paths |-0.499|-544.607|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.391ns TNS -472.735ns; HEPG WNS -0.391ns TNS -472.735ns; all paths WNS -0.499ns TNS -544.602ns; Real time 1:28:25
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -544.607 Density 63.68
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.499| -71.867|
|reg2reg   |-0.391|-472.740|
|HEPG      |-0.391|-472.740|
|All Paths |-0.499|-544.607|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.5 real=0:00:11.0 mem=2370.7M) ***

(I,S,L,T): WC_VIEW: 178.463, 74.8929, 2.79227, 256.148
*** SetupOpt [finish] : cpu/real = 0:00:21.3/0:00:21.3 (1.0), totSession cpu/real = 1:29:17.4/1:30:42.5 (1.0), mem = 2335.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:25:13, real = 1:25:10, mem = 1876.0M, totSessionCpu=1:29:20 **
**optDesign ... cpu = 1:25:13, real = 1:25:10, mem = 1875.1M, totSessionCpu=1:29:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=2245.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2245.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2255.6M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2255.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.391  | -0.499  |
|           TNS (ns):|-544.602 |-472.735 | -71.867 |
|    Violating Paths:|  3651   |  3491   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.677%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2255.6M
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1877.86MB/3408.34MB/2036.59MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1878.12MB/3408.34MB/2036.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1878.12MB/3408.34MB/2036.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 22:31:13 (2023-Mar-13 05:31:13 GMT)
2023-Mar-12 22:31:13 (2023-Mar-13 05:31:13 GMT): 10%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 20%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 30%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 40%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 50%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 60%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 70%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 80%
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT): 90%

Finished Levelizing
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT)

Starting Activity Propagation
2023-Mar-12 22:31:14 (2023-Mar-13 05:31:14 GMT)
2023-Mar-12 22:31:15 (2023-Mar-13 05:31:15 GMT): 10%
2023-Mar-12 22:31:15 (2023-Mar-13 05:31:15 GMT): 20%

Finished Activity Propagation
2023-Mar-12 22:31:16 (2023-Mar-13 05:31:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1880.61MB/3408.34MB/2036.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 22:31:16 (2023-Mar-13 05:31:16 GMT)
 ... Calculating switching power
2023-Mar-12 22:31:17 (2023-Mar-13 05:31:17 GMT): 10%
2023-Mar-12 22:31:17 (2023-Mar-13 05:31:17 GMT): 20%
2023-Mar-12 22:31:17 (2023-Mar-13 05:31:17 GMT): 30%
2023-Mar-12 22:31:17 (2023-Mar-13 05:31:17 GMT): 40%
2023-Mar-12 22:31:17 (2023-Mar-13 05:31:17 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 22:31:18 (2023-Mar-13 05:31:18 GMT): 60%
2023-Mar-12 22:31:20 (2023-Mar-13 05:31:20 GMT): 70%
2023-Mar-12 22:31:21 (2023-Mar-13 05:31:21 GMT): 80%
2023-Mar-12 22:31:22 (2023-Mar-13 05:31:22 GMT): 90%

Finished Calculating power
2023-Mar-12 22:31:23 (2023-Mar-13 05:31:23 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1880.98MB/3408.34MB/2036.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1880.98MB/3408.34MB/2036.59MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=1881.04MB/3408.34MB/2036.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1881.04MB/3408.34MB/2036.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 22:31:23 (2023-Mar-13 05:31:23 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      184.27767313 	   66.0053%
Total Switching Power:      91.98760620 	   32.9485%
Total Leakage Power:         2.92070092 	    1.0461%
Total Power:               279.18597929
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         102.4       6.038      0.8028       109.2       39.12
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.533e-06
Combinational                      75.16       69.01       2.073       146.2       52.38
Clock (Combinational)              6.747       16.94     0.04513       23.74       8.502
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              184.3       91.99       2.921       279.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      184.3       91.99       2.921       279.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.747       16.94     0.04513       23.74       8.502
-----------------------------------------------------------------------------------------
Total                              6.747       16.94     0.04513       23.74       8.502
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00353 (CKBD16):           0.1728
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U73 (FA1D4):        0.0002672
*                Total Cap:      4.72164e-10 F
*                Total instances in design: 58634
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1892.95MB/3415.34MB/2036.59MB)


Phase 1 finished in (cpu = 0:00:12.4) (real = 0:00:12.0) **
Finished Timing Update in (cpu = 0:00:18.0) (real = 0:00:18.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 58 and inserted 0 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:31:40 mem=2445.5M) ***
Total net bbox length = 1.115e+06 (5.004e+05 6.147e+05) (ext = 2.268e+04)
Move report: Detail placement moves 1044 insts, mean move: 2.34 um, max move: 13.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_14186_0): (219.80, 91.00) --> (227.40, 85.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2445.5MB
Summary Report:
Instances move: 1044 (out of 58519 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 13.00 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_14186_0) (219.8, 91) -> (227.4, 85.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D0
Total net bbox length = 1.117e+06 (5.014e+05 6.158e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2445.5MB
*** Finished refinePlace (1:31:41 mem=2445.5M) ***
Finished re-routing un-routed nets (0:00:00.1 2445.5M)


Density : 0.6372
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (1:32:35 mem=2433.0M) ***
Total net bbox length = 1.117e+06 (5.014e+05 6.159e+05) (ext = 2.268e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2433.0MB
Summary Report:
Instances move: 0 (out of 58530 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.117e+06 (5.014e+05 6.159e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2433.0MB
*** Finished refinePlace (1:32:36 mem=2433.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2433.0M)


Density : 0.6374
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:37.7/1:34:02.6 (1.0), mem = 2433.0M
(I,S,L,T): WC_VIEW: 178.709, 75.0699, 2.79812, 256.577
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.588  TNS Slack -449.354 Density 63.74
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    63.74%|        -|  -0.588|-449.354|   0:00:00.0| 2433.0M|
|    63.74%|        0|  -0.588|-449.354|   0:00:01.0| 2433.0M|
|    63.68%|      182|  -0.588|-449.239|   0:00:32.0| 2391.5M|
|    63.68%|        7|  -0.588|-449.239|   0:00:02.0| 2391.5M|
|    63.68%|       13|  -0.588|-449.236|   0:00:15.0| 2405.1M|
|    63.67%|       10|  -0.588|-449.231|   0:00:14.0| 2415.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.588  TNS Slack -449.229 Density 63.67
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:08) (real = 0:01:07) **
(I,S,L,T): WC_VIEW: 178.623, 74.9371, 2.79589, 256.356
*** PowerOpt [finish] : cpu/real = 0:01:08.1/0:01:08.1 (1.0), totSession cpu/real = 1:33:45.8/1:35:10.7 (1.0), mem = 2415.1M
*** Starting refinePlace (1:33:47 mem=2415.1M) ***
Total net bbox length = 1.117e+06 (5.015e+05 6.156e+05) (ext = 2.268e+04)
Move report: Detail placement moves 263 insts, mean move: 1.78 um, max move: 9.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2293_0): (548.20, 384.40) --> (548.00, 375.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2415.1MB
Summary Report:
Instances move: 263 (out of 58307 movable)
Instances flipped: 0
Mean displacement: 1.78 um
Max displacement: 9.20 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2293_0) (548.2, 384.4) -> (548, 375.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 1.118e+06 (5.017e+05 6.159e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2415.1MB
*** Finished refinePlace (1:33:48 mem=2415.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2415.1M)


Density : 0.6367
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=2415.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:51.2/1:35:16.1 (1.0), mem = 2415.1M
(I,S,L,T): WC_VIEW: 178.623, 74.9371, 2.79589, 256.356
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -449.229 Density 63.67
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.408|-364.607|
|HEPG      |-0.408|-364.607|
|All Paths |-0.588|-449.229|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.408ns TNS -364.604ns; HEPG WNS -0.408ns TNS -364.604ns; all paths WNS -0.588ns TNS -449.226ns; Real time 1:33:08
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.408|   -0.588|-364.607| -449.229|    63.67%|   0:00:00.0| 2424.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-364.790| -449.412|    63.69%|   0:00:03.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-364.781| -449.403|    63.69%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-364.781| -449.403|    63.69%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=2462.8M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.588|   -0.588| -84.622| -449.403|    63.69%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.588|   -0.588| -84.622| -449.403|    63.69%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2462.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.3 real=0:00:04.0 mem=2462.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-364.781|
|HEPG      |-0.409|-364.781|
|All Paths |-0.588|-449.403|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.409ns TNS -364.777ns; HEPG WNS -0.409ns TNS -364.777ns; all paths WNS -0.588ns TNS -449.400ns; Real time 1:33:13
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -449.403 Density 63.69
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-364.781|
|HEPG      |-0.409|-364.781|
|All Paths |-0.588|-449.403|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=2462.8M) ***

(I,S,L,T): WC_VIEW: 178.661, 74.9769, 2.79672, 256.434
*** SetupOpt [finish] : cpu/real = 0:00:14.4/0:00:14.4 (1.0), totSession cpu/real = 1:34:05.6/1:35:30.5 (1.0), mem = 2453.2M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:06.3/1:35:31.2 (1.0), mem = 2453.2M
(I,S,L,T): WC_VIEW: 178.661, 74.9769, 2.79672, 256.434
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -449.403 Density 63.69
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-364.781|
|HEPG      |-0.409|-364.781|
|All Paths |-0.588|-449.403|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.409ns TNS -364.777ns; HEPG WNS -0.409ns TNS -364.777ns; all paths WNS -0.588ns TNS -449.400ns; Real time 1:33:23
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.409|   -0.588|-364.781| -449.403|    63.69%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-364.950| -449.572|    63.69%|   0:00:04.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.409|   -0.588|-364.187| -448.809|    63.69%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.409|   -0.588|-364.142| -448.764|    63.70%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.409|   -0.588|-364.137| -448.759|    63.70%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.409|   -0.588|-363.973| -448.595|    63.70%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.409|   -0.588|-363.931| -448.553|    63.70%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.409|   -0.588|-363.924| -448.547|    63.70%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.409|   -0.588|-363.898| -448.521|    63.70%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.409|   -0.588|-363.901| -448.523|    63.70%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.409|   -0.588|-363.866| -448.488|    63.70%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.409|   -0.588|-363.866| -448.488|    63.70%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.409|   -0.588|-363.762| -448.384|    63.70%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.409|   -0.588|-363.764| -448.386|    63.70%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.409|   -0.588|-363.116| -447.738|    63.70%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.409|   -0.588|-363.144| -447.766|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.409|   -0.588|-363.008| -447.630|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.409|   -0.588|-362.721| -447.343|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.409|   -0.588|-362.214| -446.836|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.409|   -0.588|-361.994| -446.616|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.409|   -0.588|-361.984| -446.606|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.409|   -0.588|-361.976| -446.598|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.409|   -0.588|-361.859| -446.481|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.409|   -0.588|-361.771| -446.393|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -0.409|   -0.588|-361.712| -446.334|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_18_/D                                       |
|  -0.409|   -0.588|-361.646| -446.268|    63.71%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.409|   -0.588|-361.643| -446.265|    63.71%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -0.409|   -0.588|-361.040| -445.663|    63.71%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.409|   -0.588|-361.029| -445.651|    63.71%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.409|   -0.588|-361.031| -445.653|    63.72%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.409|   -0.588|-360.971| -445.593|    63.72%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|  -0.409|   -0.588|-360.935| -445.557|    63.72%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|  -0.409|   -0.588|-360.929| -445.551|    63.72%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|  -0.409|   -0.588|-360.893| -445.515|    63.72%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.409|   -0.588|-360.787| -445.409|    63.72%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.409|   -0.588|-360.758| -445.380|    63.72%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.409|   -0.588|-360.751| -445.373|    63.72%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
|  -0.409|   -0.588|-360.772| -445.394|    63.72%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.409|   -0.588|-360.735| -445.357|    63.72%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.409|   -0.588|-360.699| -445.322|    63.73%|   0:00:04.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_74_/E                             |
|  -0.409|   -0.588|-360.157| -444.780|    63.73%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/E                           |
|  -0.409|   -0.588|-360.103| -444.725|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/E                           |
|  -0.409|   -0.588|-360.020| -444.642|    63.73%|   0:00:02.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.409|   -0.588|-359.939| -444.561|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.409|   -0.588|-359.932| -444.554|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.409|   -0.588|-359.928| -444.550|    63.73%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.409|   -0.588|-359.931| -444.553|    63.73%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_68_/E                           |
|  -0.409|   -0.588|-359.930| -444.553|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:44.6 real=0:00:44.0 mem=2462.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:45.2 real=0:00:45.0 mem=2462.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.930|
|HEPG      |-0.409|-359.930|
|All Paths |-0.588|-444.553|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.409ns TNS -359.928ns; HEPG WNS -0.409ns TNS -359.928ns; all paths WNS -0.588ns TNS -444.550ns; Real time 1:34:09
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -444.553 Density 63.73
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.930|
|HEPG      |-0.409|-359.930|
|All Paths |-0.588|-444.553|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:46.2 real=0:00:46.0 mem=2462.8M) ***

(I,S,L,T): WC_VIEW: 178.785, 75.05, 2.79994, 256.635
*** SetupOpt [finish] : cpu/real = 0:00:55.1/0:00:55.1 (1.0), totSession cpu/real = 1:35:01.4/1:36:26.3 (1.0), mem = 2453.2M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:35:03 mem=2453.2M) ***
Total net bbox length = 1.118e+06 (5.017e+05 6.159e+05) (ext = 2.268e+04)
Move report: Detail placement moves 392 insts, mean move: 2.58 um, max move: 9.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U852): (436.20, 497.80) --> (434.20, 505.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2453.2MB
Summary Report:
Instances move: 392 (out of 58307 movable)
Instances flipped: 0
Mean displacement: 2.58 um
Max displacement: 9.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U852) (436.2, 497.8) -> (434.2, 505)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.119e+06 (5.022e+05 6.164e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2453.2MB
*** Finished refinePlace (1:35:04 mem=2453.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2453.2M)


Density : 0.6373
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2453.2M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:06.6/1:36:31.4 (1.0), mem = 2453.2M
(I,S,L,T): WC_VIEW: 178.785, 75.05, 2.79994, 256.635
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -444.553 Density 63.73
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.930|
|HEPG      |-0.409|-359.930|
|All Paths |-0.588|-444.553|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.409ns TNS -359.928ns; HEPG WNS -0.409ns TNS -359.928ns; all paths WNS -0.588ns TNS -444.550ns; Real time 1:34:24
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.409|   -0.588|-359.930| -444.553|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-359.711| -444.333|    63.73%|   0:00:03.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-359.711| -444.334|    63.73%|   0:00:01.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:04.0 mem=2462.8M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.588|   -0.588| -84.622| -444.334|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.588|   -0.588| -84.622| -444.334|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2462.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:04.0 mem=2462.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.711|
|HEPG      |-0.409|-359.711|
|All Paths |-0.588|-444.334|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.409ns TNS -359.709ns; HEPG WNS -0.409ns TNS -359.709ns; all paths WNS -0.588ns TNS -444.331ns; Real time 1:34:28
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -444.334 Density 63.73
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -444.334 Density 63.73
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.711|
|HEPG      |-0.409|-359.711|
|All Paths |-0.588|-444.334|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.6 real=0:00:06.0 mem=2462.8M) ***

(I,S,L,T): WC_VIEW: 178.779, 75.0491, 2.80013, 256.628
*** SetupOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 1:35:21.4/1:36:46.2 (1.0), mem = 2453.2M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:23.6/1:36:48.4 (1.0), mem = 2453.2M
(I,S,L,T): WC_VIEW: 178.779, 75.0491, 2.80013, 256.628
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -444.334 Density 63.73
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-359.711|
|HEPG      |-0.409|-359.711|
|All Paths |-0.588|-444.334|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.409ns TNS -359.709ns; HEPG WNS -0.409ns TNS -359.709ns; all paths WNS -0.588ns TNS -444.331ns; Real time 1:34:41
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.409|   -0.588|-359.711| -444.334|    63.73%|   0:00:00.0| 2462.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.409|   -0.588|-361.954| -446.576|    63.73%|   0:00:12.0| 2460.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=2460.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.4 real=0:00:13.0 mem=2460.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-361.954|
|HEPG      |-0.409|-361.954|
|All Paths |-0.588|-446.576|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.409ns TNS -361.952ns; HEPG WNS -0.409ns TNS -361.952ns; all paths WNS -0.588ns TNS -446.574ns; Real time 1:34:54
** GigaOpt Optimizer WNS Slack -0.588 TNS Slack -446.576 Density 63.73
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.588| -84.622|
|reg2reg   |-0.409|-361.954|
|HEPG      |-0.409|-361.954|
|All Paths |-0.588|-446.576|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:13.4 real=0:00:14.0 mem=2460.8M) ***

(I,S,L,T): WC_VIEW: 178.794, 75.0831, 2.80024, 256.678
*** SetupOpt [finish] : cpu/real = 0:00:22.6/0:00:22.6 (1.0), totSession cpu/real = 1:35:46.2/1:37:11.0 (1.0), mem = 2451.2M
End: GigaOpt postEco optimization
*** Starting refinePlace (1:35:48 mem=2451.2M) ***
Total net bbox length = 1.119e+06 (5.023e+05 6.165e+05) (ext = 2.268e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2451.2MB
Summary Report:
Instances move: 0 (out of 58311 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.119e+06 (5.023e+05 6.165e+05) (ext = 2.268e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2451.2MB
*** Finished refinePlace (1:35:49 mem=2451.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2451.2M)


Density : 0.6373
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=2451.2M) ***
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:50.6/1:37:15.4 (1.0), mem = 2451.2M
(I,S,L,T): WC_VIEW: 178.794, 75.0831, 2.80024, 256.678
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.588|   -0.588|-446.576| -446.576|    63.73%|   0:00:00.0| 2460.8M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2460.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2460.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 63 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 178.794, 75.0831, 2.80024, 256.678
*** SetupOpt [finish] : cpu/real = 0:00:10.2/0:00:10.2 (1.0), totSession cpu/real = 1:36:00.7/1:37:25.5 (1.0), mem = 2451.2M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2023.80MB/3604.02MB/2044.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2023.80MB/3604.02MB/2044.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2023.80MB/3604.02MB/2044.00MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT)
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 10%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 20%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 30%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 40%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 50%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 60%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 70%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 80%
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT): 90%

Finished Levelizing
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT)

Starting Activity Propagation
2023-Mar-12 22:37:51 (2023-Mar-13 05:37:51 GMT)
2023-Mar-12 22:37:52 (2023-Mar-13 05:37:52 GMT): 10%
2023-Mar-12 22:37:53 (2023-Mar-13 05:37:53 GMT): 20%

Finished Activity Propagation
2023-Mar-12 22:37:54 (2023-Mar-13 05:37:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2024.02MB/3604.02MB/2044.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 22:37:54 (2023-Mar-13 05:37:54 GMT)
 ... Calculating switching power
2023-Mar-12 22:37:54 (2023-Mar-13 05:37:54 GMT): 10%
2023-Mar-12 22:37:54 (2023-Mar-13 05:37:54 GMT): 20%
2023-Mar-12 22:37:54 (2023-Mar-13 05:37:54 GMT): 30%
2023-Mar-12 22:37:55 (2023-Mar-13 05:37:55 GMT): 40%
2023-Mar-12 22:37:55 (2023-Mar-13 05:37:55 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 22:37:56 (2023-Mar-13 05:37:56 GMT): 60%
2023-Mar-12 22:37:57 (2023-Mar-13 05:37:57 GMT): 70%
2023-Mar-12 22:37:58 (2023-Mar-13 05:37:58 GMT): 80%
2023-Mar-12 22:37:59 (2023-Mar-13 05:37:59 GMT): 90%

Finished Calculating power
2023-Mar-12 22:38:00 (2023-Mar-13 05:38:00 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2024.03MB/3604.02MB/2044.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2024.03MB/3604.02MB/2044.00MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2024.03MB/3604.02MB/2044.00MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2024.03MB/3604.02MB/2044.00MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 22:38:00 (2023-Mar-13 05:38:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      183.80086391 	   65.9526%
Total Switching Power:      91.96193825 	   32.9984%
Total Leakage Power:         2.92363441 	    1.0491%
Total Power:               278.68643563
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         102.3       6.055      0.8018       109.2       39.18
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.545e-06
Combinational                       75.4       69.06       2.082       146.5       52.58
Clock (Combinational)               6.07       16.85     0.04013       22.96       8.238
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              183.8       91.96       2.924       278.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      183.8       91.96       2.924       278.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 6.07       16.85     0.04013       22.96       8.238
-----------------------------------------------------------------------------------------
Total                               6.07       16.85     0.04013       22.96       8.238
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00353 (CKBD16):           0.1728
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U73 (FA1D4):        0.0002672
*                Total Cap:      4.72468e-10 F
*                Total instances in design: 58426
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2025.83MB/3604.02MB/2044.00MB)

** Power Reclaim End WNS Slack -0.588  TNS Slack -446.576 
End: Power Optimization (cpu=0:06:37, real=0:06:36, mem=2266.88M, totSessionCpu=1:36:13).
**optDesign ... cpu = 1:32:06, real = 1:32:03, mem = 1898.2M, totSessionCpu=1:36:13 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=58426 and nets=62428 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2241.363M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2271.74 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2271.74 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 142  Num Prerouted Wires = 35333
[NR-eGR] Read numTotalNets=62199  numIgnoredNets=142
[NR-eGR] There are 126 clock nets ( 126 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 61931 
[NR-eGR] Rule id: 1  Nets: 126 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 63 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.399500e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 126 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.491840e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 61868 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.217250e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        32( 0.02%)        22( 0.02%)         9( 0.01%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               46( 0.00%)        22( 0.00%)         9( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.54 sec, Curr Mem: 2291.38 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2289.38)
Total number of fetched objects 62221
End delay calculation. (MEM=2319.97 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2319.97 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=1:36:34 mem=2320.0M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1972.04MB/3472.76MB/2044.00MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1972.04MB/3472.76MB/2044.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1972.04MB/3472.76MB/2044.00MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT)
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 10%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 20%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 30%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 40%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 50%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 60%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 70%
2023-Mar-12 22:38:24 (2023-Mar-13 05:38:24 GMT): 80%
2023-Mar-12 22:38:25 (2023-Mar-13 05:38:25 GMT): 90%

Finished Levelizing
2023-Mar-12 22:38:25 (2023-Mar-13 05:38:25 GMT)

Starting Activity Propagation
2023-Mar-12 22:38:25 (2023-Mar-13 05:38:25 GMT)
2023-Mar-12 22:38:25 (2023-Mar-13 05:38:25 GMT): 10%
2023-Mar-12 22:38:26 (2023-Mar-13 05:38:26 GMT): 20%

Finished Activity Propagation
2023-Mar-12 22:38:27 (2023-Mar-13 05:38:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1974.05MB/3472.76MB/2044.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 22:38:27 (2023-Mar-13 05:38:27 GMT)
 ... Calculating switching power
2023-Mar-12 22:38:27 (2023-Mar-13 05:38:27 GMT): 10%
2023-Mar-12 22:38:27 (2023-Mar-13 05:38:27 GMT): 20%
2023-Mar-12 22:38:28 (2023-Mar-13 05:38:28 GMT): 30%
2023-Mar-12 22:38:28 (2023-Mar-13 05:38:28 GMT): 40%
2023-Mar-12 22:38:28 (2023-Mar-13 05:38:28 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 22:38:29 (2023-Mar-13 05:38:29 GMT): 60%
2023-Mar-12 22:38:30 (2023-Mar-13 05:38:30 GMT): 70%
2023-Mar-12 22:38:31 (2023-Mar-13 05:38:31 GMT): 80%
2023-Mar-12 22:38:32 (2023-Mar-13 05:38:32 GMT): 90%

Finished Calculating power
2023-Mar-12 22:38:33 (2023-Mar-13 05:38:33 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1974.05MB/3472.76MB/2044.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1974.05MB/3472.76MB/2044.00MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:10, mem(process/total/peak)=1974.05MB/3472.76MB/2044.00MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1974.05MB/3472.76MB/2044.00MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 22:38:33 (2023-Mar-13 05:38:33 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      183.80078855 	   65.9526%
Total Switching Power:      91.96193825 	   32.9984%
Total Leakage Power:         2.92363441 	    1.0491%
Total Power:               278.68636029
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         102.3       6.055      0.8018       109.2       39.18
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.545e-06
Combinational                       75.4       69.06       2.082       146.5       52.58
Clock (Combinational)               6.07       16.85     0.04013       22.96       8.238
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              183.8       91.96       2.924       278.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      183.8       91.96       2.924       278.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 6.07       16.85     0.04013       22.96       8.238
-----------------------------------------------------------------------------------------
Total                               6.07       16.85     0.04013       22.96       8.238
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1986.14MB/3472.76MB/2044.00MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 1:32:38, real = 1:32:36, mem = 1910.5M, totSessionCpu=1:36:46 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:32:39, real = 1:32:36, mem = 1899.6M, totSessionCpu=1:36:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=2266.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=2266.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2276.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2268.0M
** Profile ** DRVs :  cpu=0:00:02.9, mem=2266.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.587  | -0.410  | -0.587  |
|           TNS (ns):|-447.192 |-362.597 | -84.595 |
|    Violating Paths:|  3097   |  2937   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.734%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2266.0M
**optDesign ... cpu = 1:32:43, real = 1:32:41, mem = 1884.6M, totSessionCpu=1:36:50 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-2332      812  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 833 warning(s), 0 error(s)

#% End ccopt_design (date=03/12 22:38:40, total cpu=1:36:02, real=1:35:59, peak res=2048.4M, current mem=1804.6M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1758.7M, totSessionCpu=1:36:51 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-12 22:38:49 (2023-Mar-13 05:38:49 GMT)
2023-Mar-12 22:38:50 (2023-Mar-13 05:38:50 GMT): 10%
2023-Mar-12 22:38:50 (2023-Mar-13 05:38:50 GMT): 20%

Finished Activity Propagation
2023-Mar-12 22:38:51 (2023-Mar-13 05:38:51 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1821.1M, totSessionCpu=1:37:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2212.5M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:37:10 mem=2217.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=9.57422)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 62221
End delay calculation. (MEM=0 CPU=0:00:09.4 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.0 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=0:00:33.3 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:19.2 real=0:00:19.0 totSessionCpu=0:00:35.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=0.0M
Done building hold timer [169855 node(s), 271687 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.3 real=0:00:26.0 totSessionCpu=0:00:42.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:26.5/0:00:26.5 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2236.57)
Total number of fetched objects 62221
End delay calculation. (MEM=2295.79 CPU=0:00:09.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2295.79 CPU=0:00:11.7 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=1:37:53 mem=2295.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:43.0 real=0:00:43.0 totSessionCpu=1:37:53 mem=2295.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2295.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2295.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2303.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2303.8M
** Profile ** DRVs :  cpu=0:00:01.5, mem=2303.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.587  | -0.410  | -0.587  |
|           TNS (ns):|-447.192 |-362.597 | -84.595 |
|    Violating Paths:|  3097   |  2937   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.309  | -0.197  | -0.309  |
|           TNS (ns):|-962.710 | -28.268 |-947.108 |
|    Violating Paths:|  9872   |   606   |  9580   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.734%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1908.2M, totSessionCpu=1:37:59 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:58.7/1:39:24.7 (1.0), mem = 2280.8M
(I,S,L,T): WC_VIEW: 178.834, 75.1146, 2.80026, 256.749
*info: Run optDesign holdfix with 1 thread.
Info: 142 nets with fixed/cover wires excluded.
Info: 268 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:53.6 real=0:00:54.0 totSessionCpu=1:38:04 mem=2432.7M density=63.734% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2432.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=2432.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2432.7M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3085
      TNS :    -962.7018
      #VP :         9872
  Density :      63.734%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:57.2 real=0:00:57.0 totSessionCpu=1:38:07 mem=2432.7M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3085
      TNS :    -962.7018
      #VP :         9872
  Density :      63.734%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.4 real=0:00:02.0
 accumulated cpu=0:00:58.6 real=0:00:59.0 totSessionCpu=1:38:09 mem=2432.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3085
      TNS :    -962.7018
      #VP :         9872
  Density :      63.734%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:58.9 real=0:00:59.0 totSessionCpu=1:38:09 mem=2432.7M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC4623_mem_in_28 (BUFFD1)

    Added inst FE_PHC4624_mem_in_35 (BUFFD1)

    Added inst FE_PHC4625_mem_in_17 (CKBD1)

    Added inst FE_PHC4626_mem_in_29 (BUFFD1)

    Added inst FE_PHC4627_mem_in_26 (BUFFD1)

    Added inst FE_PHC4628_mem_in_27 (BUFFD1)

    Added inst FE_PHC4629_mem_in_3 (BUFFD1)

    Added inst FE_PHC4630_mem_in_4 (BUFFD1)

    Added inst FE_PHC4631_mem_in_1 (BUFFD1)

    Added inst FE_PHC4632_mem_in_2 (BUFFD1)

    Added inst FE_PHC4633_mem_in_10 (BUFFD1)

    Added inst core_instance/FE_PHC4634_mem_in_18 (CKBD0)

    Added inst FE_PHC4635_mem_in_0 (BUFFD1)

    Added inst FE_PHC4636_mem_in_34 (BUFFD1)

    Added inst FE_PHC4637_mem_in_23 (BUFFD1)

    Added inst core_instance/FE_PHC4638_mem_in_48 (BUFFD1)

    Added inst core_instance/FE_PHC4639_mem_in_22 (BUFFD1)

    Added inst core_instance/FE_PHC4640_mem_in_13 (BUFFD1)

    Added inst core_instance/FE_PHC4641_mem_in_45 (BUFFD1)

    Added inst core_instance/FE_PHC4642_mem_in_7 (BUFFD1)

    Added inst FE_PHC4643_mem_in_25 (BUFFD1)

    Added inst core_instance/FE_PHC4644_mem_in_21 (BUFFD1)

    Added inst core_instance/FE_PHC4645_mem_in_12 (BUFFD1)

    Added inst FE_PHC4646_mem_in_49 (BUFFD1)

    Added inst core_instance/FE_PHC4647_mem_in_19 (BUFFD1)

    Added inst core_instance/FE_PHC4648_mem_in_46 (BUFFD1)

    Added inst FE_PHC4649_mem_in_20 (BUFFD1)

    Added inst core_instance/FE_PHC4650_mem_in_54 (BUFFD1)

    Added inst FE_PHC4651_mem_in_24 (BUFFD1)

    Added inst core_instance/FE_PHC4652_mem_in_16 (BUFFD1)

    Added inst core_instance/FE_PHC4653_mem_in_56 (BUFFD1)

    Added inst core_instance/FE_PHC4654_mem_in_47 (BUFFD1)

    Added inst FE_PHC4655_mem_in_11 (BUFFD1)

    Added inst FE_PHC4656_mem_in_32 (BUFFD1)

    Added inst FE_PHC4657_mem_in_106 (BUFFD1)

    Added inst FE_PHC4658_mem_in_44 (BUFFD1)

    Added inst core_instance/FE_PHC4659_mem_in_105 (BUFFD1)

    Added inst core_instance/FE_PHC4660_mem_in_50 (BUFFD1)

    Added inst FE_PHC4661_mem_in_15 (BUFFD1)

    Added inst core_instance/FE_PHC4662_mem_in_92 (BUFFD1)

    Added inst FE_PHC4663_mem_in_6 (BUFFD1)

    Added inst FE_PHC4664_mem_in_5 (BUFFD1)

    Added inst core_instance/FE_PHC4665_mem_in_87 (BUFFD1)

    Added inst FE_PHC4666_mem_in_108 (BUFFD1)

    Added inst core_instance/FE_PHC4667_mem_in_89 (BUFFD1)

    Added inst FE_PHC4668_mem_in_9 (BUFFD1)

    Added inst core_instance/FE_PHC4669_mem_in_51 (BUFFD1)

    Added inst FE_PHC4670_mem_in_85 (BUFFD1)

    Added inst FE_PHC4671_mem_in_55 (BUFFD1)

    Added inst FE_PHC4672_mem_in_30 (BUFFD1)

    Added inst FE_PHC4673_mem_in_43 (BUFFD1)

    Added inst FE_PHC4674_mem_in_37 (BUFFD1)

    Added inst FE_PHC4675_mem_in_31 (BUFFD1)

    Added inst FE_PHC4676_mem_in_36 (BUFFD1)

    Added inst core_instance/FE_PHC4677_mem_in_90 (CKBD0)

    Added inst core_instance/FE_PHC4678_mem_in_57 (BUFFD1)

    Added inst FE_PHC4679_mem_in_110 (BUFFD1)

    Added inst core_instance/FE_PHC4680_mem_in_58 (BUFFD1)

    Added inst FE_PHC4681_mem_in_59 (BUFFD1)

    Added inst FE_PHC4682_mem_in_111 (BUFFD1)

    Added inst core_instance/FE_PHC4683_mem_in_79 (BUFFD1)

    Added inst FE_PHC4684_mem_in_33 (BUFFD1)

    Added inst FE_PHC4685_mem_in_40 (BUFFD1)

    Added inst core_instance/FE_PHC4686_mem_in_64 (BUFFD1)

    Added inst FE_PHC4687_mem_in_97 (BUFFD1)

    Added inst core_instance/FE_PHC4688_mem_in_80 (BUFFD1)

    Added inst FE_PHC4689_mem_in_70 (BUFFD1)

    Added inst FE_PHC4690_mem_in_39 (BUFFD1)

    Added inst FE_PHC4691_mem_in_42 (BUFFD1)

    Added inst FE_PHC4692_mem_in_14 (BUFFD1)

    Added inst core_instance/FE_PHC4693_mem_in_77 (BUFFD1)

    Added inst FE_PHC4694_mem_in_38 (BUFFD1)

    Added inst FE_PHC4695_mem_in_109 (BUFFD1)

    Added inst core_instance/FE_PHC4696_mem_in_66 (BUFFD1)

    Added inst FE_PHC4697_mem_in_67 (BUFFD1)

    Added inst FE_PHC4698_mem_in_8 (BUFFD1)

    Added inst FE_PHC4699_mem_in_41 (BUFFD1)

    Added inst core_instance/FE_PHC4700_mem_in_69 (BUFFD1)

    Added inst FE_PHC4701_mem_in_112 (BUFFD1)

    Added inst FE_PHC4702_inst_16 (BUFFD2)

    Added inst FE_PHC4703_mem_in_53 (BUFFD1)

    Added inst FE_PHC4704_mem_in_107 (BUFFD1)

    Added inst FE_PHC4705_mem_in_62 (BUFFD1)

    Added inst FE_PHC4706_mem_in_118 (BUFFD1)

    Added inst FE_PHC4707_mem_in_95 (BUFFD1)

    Added inst FE_PHC4708_mem_in_52 (BUFFD1)

    Added inst FE_PHC4709_mem_in_99 (BUFFD1)

    Added inst FE_PHC4710_mem_in_98 (BUFFD1)

    Added inst FE_PHC4711_mem_in_61 (BUFFD1)

    Added inst FE_PHC4712_mem_in_104 (BUFFD1)

    Added inst FE_PHC4713_mem_in_113 (BUFFD1)

    Added inst FE_PHC4714_mem_in_119 (BUFFD1)

    Added inst FE_PHC4715_mem_in_117 (BUFFD1)

    Added inst FE_PHC4716_mem_in_127 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4717_FE_OFN3210_array_out_140 (CKBD0)

    Added inst FE_PHC4718_mem_in_126 (BUFFD1)

    Added inst FE_PHC4719_mem_in_88 (BUFFD1)

    Added inst FE_PHC4720_mem_in_93 (BUFFD1)

    Added inst FE_PHC4721_mem_in_60 (BUFFD1)

    Added inst FE_PHC4722_mem_in_125 (BUFFD1)

    Added inst FE_PHC4723_mem_in_124 (BUFFD1)

    Added inst FE_PHC4724_mem_in_121 (BUFFD1)

    Added inst FE_PHC4725_mem_in_65 (BUFFD1)

    Added inst FE_PHC4726_mem_in_123 (BUFFD1)

    Added inst FE_PHC4727_mem_in_116 (BUFFD1)

    Added inst FE_PHC4728_mem_in_94 (BUFFD1)

    Added inst FE_PHC4729_mem_in_72 (BUFFD1)

    Added inst FE_PHC4730_mem_in_78 (BUFFD1)

    Added inst FE_PHC4731_mem_in_120 (BUFFD1)

    Added inst FE_PHC4732_mem_in_63 (BUFFD1)

    Added inst FE_PHC4733_mem_in_122 (BUFFD1)

    Added inst FE_PHC4734_mem_in_81 (BUFFD1)

    Added inst FE_PHC4735_mem_in_86 (BUFFD1)

    Added inst FE_PHC4736_mem_in_114 (BUFFD1)

    Added inst FE_PHC4737_mem_in_71 (BUFFD1)

    Added inst FE_PHC4738_mem_in_102 (BUFFD1)

    Added inst FE_PHC4739_mem_in_73 (BUFFD1)

    Added inst FE_PHC4740_mem_in_91 (BUFFD1)

    Added inst FE_PHC4741_mem_in_75 (BUFFD1)

    Added inst FE_PHC4742_mem_in_82 (BUFFD1)

    Added inst FE_PHC4743_mem_in_115 (BUFFD1)

    Added inst FE_PHC4744_mem_in_100 (CKBD1)

    Added inst FE_PHC4745_mem_in_103 (BUFFD1)

    Added inst FE_PHC4746_mem_in_84 (BUFFD1)

    Added inst FE_PHC4747_mem_in_101 (BUFFD1)

    Added inst FE_PHC4748_mem_in_96 (BUFFD1)

    Added inst FE_PHC4749_mem_in_83 (BUFFD1)

    Added inst FE_PHC4750_mem_in_74 (BUFFD1)

    Added inst FE_PHC4751_mem_in_76 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4752_FE_OFN3133_array_out_100 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4753_FE_OFN3134_array_out_60 (BUFFD1)

    Added inst FE_PHC4754_inst_8 (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC4755_inst_10 (BUFFD1)

    Added inst FE_PHC4756_mem_in_68 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4757_FE_OFN3220_array_out_0 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC4758_inst_11 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC4759_N230 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4760_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC4761_inst_9 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4762_FE_OFN3145_array_out_41 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4763_FE_OCPN4939_array_out_143 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC4764_inst_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4765_FE_OFN3136_array_out_61 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC4766_inst_7 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4767_FE_OFN3228_array_out_40 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4768_FE_OCPN4276_array_out_141 (BUFFD1)

    Added inst core_instance/FE_PHC4769_reset (BUFFD16)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4770_n3077 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4771_n3123 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4772_FE_OFN3834_array_out_27 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4773_FE_OCPN4270_array_out_2 (CKBD0)

    Added inst core_instance/FE_PHC4774_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC4775_FE_OCPN4211_array_out_85 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4776_FE_OCPN3716_array_out_146 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC4777_FE_OCPN3294_FE_OFN3811_array_out_84 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4778_array_out_144 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4779_n3008 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4780_FE_OCPN4938_array_out_64 (CKBD8)

    Added inst core_instance/psum_mem_instance/FE_PHC4781_pmem_in_89 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4782_FE_OCPN3709_array_out_28 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4783_array_out_4 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4784_FE_OCPN4244_array_out_3 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4785_inst_temp_9 (CKBD0)

    Added inst core_instance/FE_PHC4786_inst_14 (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC4787_n31 (BUFFD1)

    Added inst core_instance/FE_PHC4788_inst_13 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4789_FE_OFN3810_array_out_103 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4790_FE_OFN3144_array_out_106 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC4791_inst_temp_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4792_FE_OFN3803_array_out_104 (CKBD2)

    Added inst core_instance/FE_PHC4793_inst_15 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4794_FE_OCPN4136_array_out_29 (BUFFD8)

    Added inst core_instance/FE_PHC4795_inst_12 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4796_FE_OFN571_n3034 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4797_FE_OFN49_n3026 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4798_FE_OFN547_n2946 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4799_n2972 (CKBD1)

    Added inst core_instance/FE_PHC4800_n4 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4801_n3112 (BUFFD1)

    Added inst core_instance/FE_PHC4802_n5 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC4803_N230 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4804_n14 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4805_n13 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4806_n2 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4807_n1 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4808_n468 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4809_n34 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4810_n466 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4811_n37 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4812_n442 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4813_n462 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4814_n29 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4815_n401 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4816_n439 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4817_n373 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4818_n353 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4819_n273 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4820_n480 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4821_n422 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4822_n418 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4823_n402 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4824_n421 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4825_n181 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4826_n453 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4827_n162 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4828_n420 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4829_n414 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4830_n221 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4831_n354 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4832_n461 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4833_n161 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4834_n182 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4835_n438 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4836_n412 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4837_n442 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4838_n440 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4839_n354 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4840_n452 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4841_n481 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4842_n441 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4843_n162 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4844_n458 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC4845_N70 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4846_n143 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4847_n472 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4848_n142 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4849_n374 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4850_n474 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4851_n164 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4852_n330 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4853_n204 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4854_n144 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4855_n370 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4856_n434 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4857_n350 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4858_n432 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4859_n282 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4860_n288 (BUFFD4)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC4861_n396 (CKBD1)

    Added inst core_instance/qmem_instance/FE_PHC4862_n42 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC4863_n368 (CKBD1)

    Added inst core_instance/qmem_instance/FE_PHC4864_n30 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC4865_n43 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4866_FE_OFN3825_array_out_42 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4867_n456 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4868_n470 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4869_n436 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4870_n476 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4871_n410 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4872_n450 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4873_FE_OFN3824_array_out_44 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4874_n430 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4875_n416 (BUFFD1)

    Added inst core_instance/FE_PHC4876_array_out_147 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4877_FE_OFN3882_n3010 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4878_n166 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4879_FE_OFN3827_array_out_148 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4880_n206 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4881_n437 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4882_n457 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4883_n477 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4884_n437 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4885_n457 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4886_n417 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4887_n102 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4888_array_out_155 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4889_FE_OFN3836_array_out_43 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4890_n82 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4891_n170 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4892_n190 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4893_n122 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4894_FE_OFN3832_array_out_150 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4895_array_out_151 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4896_n395 (CKBD1)

    Added inst core_instance/FE_PHC4897_array_out_159 (CKBD4)

    Added inst core_instance/FE_PHC4898_array_out_158 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4899_array_out_154 (CKBD2)
    Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC2490_array_out_120, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC902_n3100, resized cell CKND1 -> cell INVD0
    Committed inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC3862_array_out_142, resized cell CKBD1 -> cell BUFFD0

    Added inst core_instance/psum_mem_instance/FE_PHC4900_n22 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4901_n202 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4902_n478 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4903_n441 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4904_n142 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4905_n372 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4906_n460 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4907_n439 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4908_n464 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4909_n459 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4910_n371 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC4911_N244 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC4912_N240 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4913_n461 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4914_n438 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC4915_N232 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4916_n248 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4917_n398 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4918_n458 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4919_n418 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4920_n330 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4921_n370 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4922_n349 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4923_n438 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4924_n458 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4925_n457 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4926_n418 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC4927_n398 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4928_n397 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4929_n417 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4930_n437 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4931_n460 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4932_n348 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4933_n210 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4934_n427 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4935_n319 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4936_n447 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4937_n387 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4938_n338 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4939_array_out_39 (CKBD2)
    Committed inst core_instance/kmem_instance/U1186, resized cell CKND2D1 -> cell ND2D0
    Committed inst core_instance/kmem_instance/U1258, resized cell CKND2D1 -> cell CKND2D0
    Committed inst core_instance/kmem_instance/U1018, resized cell CKND2D1 -> cell ND2D0
    Committed inst core_instance/kmem_instance/U1255, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/kmem_instance/U1252, resized cell CKND2D1 -> cell ND2D0
    Committed inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC894_n3026, resized cell CKND1 -> cell CKND0
    Uncommitted inst core_instance/kmem_instance/U1186, resized cell ND2D0 -> cell CKND2D1
    Uncommitted inst core_instance/kmem_instance/U1018, resized cell ND2D0 -> cell CKND2D1
    Uncommitted inst core_instance/kmem_instance/U1252, resized cell ND2D0 -> cell CKND2D1
    Committed inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RC_19243_0, resized cell OA21D1 -> cell OA21D0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2602
      TNS :    -484.1977
      #VP :         5481
      TNS+:     478.5041/324 improved (1.4769 per commit, 49.704%)
  Density :      63.848%
------------------------------------------------------------------------------------------
 317 buffer added (phase total 317, total 317)
 7 inst resized (phase total 7, total 7)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:14.1 real=0:00:14.0
 accumulated cpu=0:01:13 real=0:01:13 totSessionCpu=1:38:23 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 91.34 %
    there are 369 full evals passed out of 404 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst FE_PHC4940_mem_in_28 (CKBD0)

    Added inst core_instance/FE_PHC4941_reset (CKBD2)

    Added inst core_instance/FE_PHC4942_mem_in_7 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC4943_inst_9 (BUFFD1)

    Added inst FE_PHC4944_mem_in_26 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4945_FE_OFN3210_array_out_140 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4946_mem_in_90 (CKBD0)

    Added inst FE_PHC4947_mem_in_29 (CKBD0)

    Added inst FE_PHC4948_mem_in_27 (CKBD0)

    Added inst FE_PHC4949_inst_16 (CKBD0)

    Added inst FE_PHC4950_mem_in_1 (CKBD0)

    Added inst FE_PHC4951_mem_in_35 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4952_FE_OCPN4276_array_out_141 (BUFFD1)

    Added inst FE_PHC4953_mem_in_17 (CKBD0)

    Added inst FE_PHC4954_mem_in_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC4955_FE_OFN3134_array_out_60 (BUFFD1)

    Added inst FE_PHC4956_mem_in_4 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4957_mem_in_79 (CKBD0)

    Added inst FE_PHC4958_mem_in_3 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4959_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4960_mem_in_58 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4961_mem_in_69 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4962_mem_in_92 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4963_mem_in_87 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4964_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4965_mem_in_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4966_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4967_mem_in_54 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4968_mem_in_57 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4969_mem_in_46 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4970_mem_in_89 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4971_mem_in_64 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC4972_FE_OFN3220_array_out_0 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC4973_mem_in_105 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4974_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4975_mem_in_13 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4976_mem_in_77 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4977_mem_in_66 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4978_mem_in_48 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4979_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4980_mem_in_47 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4981_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4982_mem_in_12 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4983_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4984_mem_in_56 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC4985_mem_in_51 (CKBD0)

    Added inst FE_PHC4986_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC4987_inst_0 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC4988_memory7_27 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4989_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC4990_array_out_100 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4991_FE_OCPN3716_array_out_146 (CKBD0)

    Added inst FE_PHC4992_mem_in_10 (CKBD0)

    Added inst FE_PHC4993_inst_8 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC4994_inst_temp_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4995_FE_OCPN4939_array_out_143 (CKBD2)

    Added inst FE_PHC4996_mem_in_34 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4997_FE_RN_54_0 (CKBD1)

    Added inst FE_PHC4998_mem_in_37 (CKBD0)

    Added inst FE_PHC4999_inst_11 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC5000_n3098 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5001_inst_10 (BUFFD8)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC5002_FE_OFN3136_array_out_61 (CKBD4)

    Added inst core_instance/FE_PHC5003_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5004_FE_OFN3834_array_out_27 (BUFFD3)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5005_n3116 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC5006_FE_OCPN3294_FE_OFN3811_array_out_84 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5007_array_out_147 (CKBD3)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5008_FE_OFN3796_array_out_102 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC5009_FE_RN_20 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5010_n32 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5011_FE_OFN3803_array_out_104 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5012_n3075 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5013_array_out_155 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5014_FE_OFN3827_array_out_148 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC5015_FE_OCPN4211_array_out_85 (CKBD4)

    Added inst core_instance/kmem_instance/FE_PHC5016_inst_14 (CKBD1)

    Added inst core_instance/FE_PHC5017_inst_15 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5018_array_out_4 (CKBD1)

    Added inst core_instance/FE_PHC5019_inst_13 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5020_FE_OFN578_n2974 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC5021_n25 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5022_FE_OFN49_n3026 (CKBD4)

    Added inst core_instance/kmem_instance/FE_PHC5023_n27 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5024_n3008 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5025_n288 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5026_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5027_FE_OFN3228_array_out_40 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5028_n162 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5029_N72 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5030_n420 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5031_FE_OCPN4939_array_out_143 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5032_FE_OFN3133_array_out_100 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5033_n142 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5034_n221 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5035_n162 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5036_N71 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5037_n161 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5038_n251 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5039_n202 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5040_n182 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5041_n440 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC5042_n412 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5043_N86 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC5044_n472 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC5045_N73 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5046_N96 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5047_N258 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5048_N244 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5049_n481 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5050_N240 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC5051_n452 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC5052_N232 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5053_FE_OFN3145_array_out_41 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5054_n163 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC5055_N252 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5056_N70 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC5057_n369 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC5058_n349 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5059_n3077 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC5060_N236 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5061_n396 (CKBD1)

    Added inst core_instance/FE_PHC5062_n5 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC5063_n39 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5064_n414 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5065_n306 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5066_n310 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5067_n330 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5068_n350 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5069_n455 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5070_n166 (CKBD1)

    Added inst core_instance/qmem_instance/FE_PHC5071_N250 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5072_N232 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5073_N248 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5074_n457 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5075_n241 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5076_n206 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5077_array_out_158 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5078_n3071 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5079_array_out_159 (CKBD4)
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC4782_FE_OCPN3709_array_out_28, resized cell CKBD2 -> cell BUFFD0
    Committed inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4796_FE_OFN571_n3034, resized cell BUFFD1 -> cell CKBD0

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5080_n142 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5081_n22 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5082_n396 (BUFFD1)
    Committed inst core_instance/qmem_instance/U3, resized cell NR2D2 -> cell NR2XD1
    Committed inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4932_n348, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2571
      TNS :    -233.8832
      #VP :         3722
      TNS+:     250.3145/147 improved (1.7028 per commit, 51.697%)
  Density :      63.899%
------------------------------------------------------------------------------------------
 143 buffer added (phase total 460, total 460)
 4 inst resized (phase total 11, total 11)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.8 real=0:00:04.0
 accumulated cpu=0:01:17 real=0:01:17 totSessionCpu=1:38:27 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 94.19 %
    there are 162 full evals passed out of 172 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5083_FE_OFN3190_array_out_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5084_mem_in_22 (CKBD0)

    Added inst FE_PHC5085_mem_in_28 (CKBD0)

    Added inst core_instance/FE_PHC5086_mem_in_58 (CKBD0)

    Added inst core_instance/FE_PHC5087_mem_in_46 (CKBD0)

    Added inst core_instance/FE_PHC5088_mem_in_12 (CKBD0)

    Added inst FE_PHC5089_mem_in_27 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5090_mem_in_90 (CKBD0)

    Added inst FE_PHC5091_mem_in_26 (CKBD0)

    Added inst FE_PHC5092_mem_in_29 (CKBD0)

    Added inst FE_PHC5093_mem_in_35 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5094_mem_in_18 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5095_FE_OFN3210_array_out_140 (CKBD0)

    Added inst core_instance/FE_PHC5096_mem_in_7 (CKBD0)

    Added inst FE_PHC5097_mem_in_17 (CKBD0)

    Added inst FE_PHC5098_mem_in_2 (CKBD0)

    Added inst FE_PHC5099_mem_in_4 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5100_mem_in_87 (CKBD0)

    Added inst FE_PHC5101_mem_in_3 (CKBD0)

    Added inst FE_PHC5102_mem_in_1 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5103_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5104_mem_in_47 (CKBD0)

    Added inst FE_PHC5105_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5106_mem_in_45 (CKBD0)

    Added inst FE_PHC5107_inst_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5108_mem_in_92 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5109_mem_in_64 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5110_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5111_mem_in_54 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5112_mem_in_48 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5113_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5114_mem_in_105 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5115_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5116_mem_in_56 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5117_mem_in_89 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5118_mem_in_79 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5119_mem_in_57 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5120_mem_in_69 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5121_mem_in_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5122_mem_in_51 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5123_mem_in_13 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5124_mem_in_66 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5125_mem_in_77 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5126_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5127_FE_OCPN4276_array_out_141 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5128_FE_OFN3220_array_out_0 (BUFFD1)

    Added inst FE_PHC5129_mem_in_10 (CKBD0)

    Added inst FE_PHC5130_mem_in_34 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5131_memory15_2 (CKBD0)

    Added inst FE_PHC5132_mem_in_37 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5133_inst_10 (CKBD0)

    Added inst FE_PHC5134_inst_9 (CKBD4)

    Added inst core_instance/kmem_instance/FE_PHC5135_memory15_3 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5136_inst_8 (BUFFD3)

    Added inst core_instance/FE_PHC5137_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5138_array_out_1 (BUFFD1)

    Added inst core_instance/FE_PHC5139_reset (BUFFD12)

    Added inst FE_PHC5140_inst_11 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5141_n3116 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5142_FE_OFN3139_array_out_101 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC5143_inst_14 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5144_FE_OFN3834_array_out_27 (CKBD4)

    Added inst core_instance/psum_mem_instance/FE_PHC5145_inst_0 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5146_n348 (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC5147_inst_13 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5148_inst_12 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5149_FE_OFN571_n3034 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC5150_n109 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5151_n3149 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5152_n3129 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5153_FE_OFN3228_array_out_40 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5154_FE_OFN305_N262 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5155_FE_OFN3210_array_out_140 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5156_N274 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5157_n162 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5158_n25 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5159_n142 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5160_n441 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5161_N232 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5162_N252 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5163_N244 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5164_FE_OFN117_N234 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5165_FE_OFN122_N238 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5166_N232 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5167_FE_OFN223_N256 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5168_FE_OFN3145_array_out_41 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5169_FE_OCPN3716_array_out_146 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5170_FE_OCPN4939_array_out_143 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5171_FE_OFN3796_array_out_102 (BUFFD2)

    Added inst core_instance/qmem_instance/FE_PHC5172_N236 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5173_array_out_158 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5174_array_out_159 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5175_FE_OFN3153_array_out_48 (BUFFD8)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5176_FE_OFN3802_array_out_47 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5177_array_out_147 (CKBD4)
    Committed inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5059_n3077, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/kmem_instance/FE_PHC5021_n25, resized cell BUFFD1 -> cell CKBD0

    Added inst core_instance/kmem_instance/FE_PHC5178_N240 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5179_N252 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5180_N86 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5181_N248 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5182_N73 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2348
      TNS :    -146.9744
      #VP :         2921
      TNS+:      86.9088/102 improved (0.8520 per commit, 37.159%)
  Density :      63.937%
------------------------------------------------------------------------------------------
 100 buffer added (phase total 560, total 560)
 2 inst resized (phase total 13, total 13)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.9 real=0:00:03.0
 accumulated cpu=0:01:20 real=0:01:20 totSessionCpu=1:38:30 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 98.13 %
    there are 105 full evals passed out of 107 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst FE_PHC5183_mem_in_29 (CKBD0)

    Added inst FE_PHC5184_mem_in_27 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5185_FE_OFN3210_array_out_140 (CKBD0)

    Added inst FE_PHC5186_mem_in_28 (CKBD0)

    Added inst FE_PHC5187_mem_in_35 (CKBD0)

    Added inst FE_PHC5188_mem_in_26 (CKBD0)

    Added inst FE_PHC5189_mem_in_1 (CKBD0)

    Added inst core_instance/FE_PHC5190_mem_in_46 (CKBD0)

    Added inst core_instance/FE_PHC5191_mem_in_58 (CKBD0)

    Added inst FE_PHC5192_mem_in_4 (CKBD0)

    Added inst core_instance/FE_PHC5193_mem_in_12 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5194_FE_OFN3228_array_out_40 (BUFFD1)

    Added inst FE_PHC5195_mem_in_17 (CKBD0)

    Added inst core_instance/FE_PHC5196_mem_in_7 (CKBD0)

    Added inst FE_PHC5197_mem_in_2 (CKBD0)

    Added inst FE_PHC5198_mem_in_3 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5199_mem_in_56 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5200_mem_in_105 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5201_mem_in_57 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5202_mem_in_90 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5203_mem_in_47 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5204_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5205_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5206_mem_in_77 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5207_mem_in_69 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5208_mem_in_66 (CKBD0)

    Added inst FE_PHC5209_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5210_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5211_mem_in_48 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5212_mem_in_92 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5213_mem_in_79 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5214_mem_in_87 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5215_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5216_mem_in_89 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5217_mem_in_54 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5218_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5219_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5220_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5221_mem_in_13 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5222_mem_in_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5223_mem_in_51 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5224_mem_in_64 (CKBD0)

    Added inst FE_PHC5225_inst_16 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5226_FE_OCPN4276_array_out_141 (BUFFD1)

    Added inst FE_PHC5227_mem_in_34 (CKBD0)

    Added inst FE_PHC5228_mem_in_10 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5229_FE_OFN3139_array_out_101 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5230_FE_OCPN4280_array_out_1 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5231_FE_OCPN3716_array_out_146 (CKBD1)

    Added inst FE_PHC5232_mem_in_37 (CKBD0)

    Added inst core_instance/FE_PHC5233_inst_6 (CKBD0)

    Added inst FE_PHC5234_inst_8 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5235_FE_OFN3145_array_out_41 (BUFFD1)

    Added inst FE_PHC5236_inst_9 (CKBD1)

    Added inst core_instance/FE_PHC5237_reset (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5238_n3077 (BUFFD1)

    Added inst FE_PHC5239_inst_11 (BUFFD8)

    Added inst FE_PHC5240_inst_10 (BUFFD12)

    Added inst core_instance/psum_mem_instance/FE_PHC5241_inst_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5242_array_out_158 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5243_array_out_159 (CKBD1)

    Added inst core_instance/FE_PHC5244_inst_14 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5245_n348 (CKBD1)

    Added inst core_instance/FE_PHC5246_inst_13 (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC5247_n30 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5248_n441 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5249_FE_OFN3145_array_out_41 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5250_inst_9 (BUFFD2)

    Added inst core_instance/qmem_instance/FE_PHC5251_n26 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5252_n326 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5253_inst_10 (CKBD6)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5254_n327 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5255_n435 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5256_n307 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5257_n415 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5258_n347 (CKBD1)

    Added inst core_instance/FE_PHC5259_inst_14 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5260_n455 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5261_n367 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5128_FE_OFN3220_array_out_0, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/kmem_instance/FE_PHC5023_n27, resized cell CKBD2 -> cell BUFFD0

    Added inst core_instance/qmem_instance/FE_PHC5262_N250 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5263_n25 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5264_n26 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC5265_N252 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5266_N244 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5267_N236 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC5268_N248 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5269_N254 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/U75, resized cell IOA21D1 -> cell IOA21D0

    Added inst core_instance/psum_mem_instance/FE_PHC5270_n24 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2089
      TNS :     -83.8092
      #VP :         2110
      TNS+:      63.1652/91 improved (0.6941 per commit, 42.977%)
  Density :      63.969%
------------------------------------------------------------------------------------------
 88 buffer added (phase total 648, total 648)
 3 inst resized (phase total 16, total 16)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.4 real=0:00:02.0
 accumulated cpu=0:01:22 real=0:01:22 totSessionCpu=1:38:32 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 96.81 %
    there are 91 full evals passed out of 94 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst core_instance/FE_PHC5271_mem_in_105 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5272_mem_in_18 (CKBD0)

    Added inst FE_PHC5273_mem_in_26 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5274_mem_in_90 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5275_FE_OFN3210_array_out_140 (CKBD0)

    Added inst FE_PHC5276_mem_in_35 (CKBD0)

    Added inst FE_PHC5277_mem_in_27 (CKBD0)

    Added inst core_instance/FE_PHC5278_mem_in_46 (CKBD0)

    Added inst core_instance/FE_PHC5279_mem_in_12 (CKBD0)

    Added inst FE_PHC5280_mem_in_2 (CKBD0)

    Added inst FE_PHC5281_mem_in_4 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5282_mem_in_80 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5283_FE_OFN3220_array_out_0 (CKBD0)

    Added inst FE_PHC5284_mem_in_3 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5285_FE_OCPN4276_array_out_141 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC5286_mem_in_47 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5287_mem_in_13 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5288_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5289_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5290_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5291_mem_in_48 (CKBD0)

    Added inst FE_PHC5292_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5293_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5294_mem_in_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5295_mem_in_89 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5296_mem_in_54 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5297_mem_in_51 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5298_mem_in_66 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5299_mem_in_77 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5300_mem_in_56 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5301_mem_in_58 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5302_mem_in_50 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5303_mem_in_92 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5304_mem_in_79 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5305_mem_in_64 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5306_mem_in_57 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5307_mem_in_69 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5308_mem_in_87 (CKBD0)

    Added inst FE_PHC5309_inst_16 (CKBD0)

    Added inst FE_PHC5310_mem_in_29 (CKBD0)

    Added inst FE_PHC5311_mem_in_34 (CKBD0)

    Added inst FE_PHC5312_mem_in_17 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5313_FE_OFN3228_array_out_40 (BUFFD1)

    Added inst core_instance/FE_PHC5314_inst_6 (BUFFD1)

    Added inst FE_PHC5315_mem_in_28 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5316_n27 (BUFFD1)

    Added inst FE_PHC5317_inst_8 (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC5318_inst_10 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5319_array_out_158 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5320_inst_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5321_array_out_159 (BUFFD1)

    Added inst core_instance/FE_PHC5322_reset (BUFFD16)

    Added inst core_instance/qmem_instance/FE_PHC5323_inst_13 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5324_n42 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5325_n441 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5326_n39 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5327_n35 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5328_n37 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5329_n41 (BUFFD1)
    Committed inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5238_n3077, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3131_0, resized cell CKND1 -> cell INVD0
    Uncommitted inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_3131_0, resized cell INVD0 -> cell CKND1

    Added inst core_instance/psum_mem_instance/FE_PHC5330_n40 (BUFFD1)
    Committed inst core_instance/psum_mem_instance/FE_PHC5247_n30, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/kmem_instance/U25, resized cell NR2D3 -> cell NR2XD1

    Added inst core_instance/psum_mem_instance/FE_PHC5331_N278 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5332_N286 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5333_N282 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5334_N270 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5335_N274 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1406
      TNS :     -35.0085
      #VP :         1122
      TNS+:      48.8007/68 improved (0.7177 per commit, 58.228%)
  Density :      63.992%
------------------------------------------------------------------------------------------
 65 buffer added (phase total 713, total 713)
 3 inst resized (phase total 19, total 19)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.3 real=0:00:03.0
 accumulated cpu=0:01:24 real=0:01:25 totSessionCpu=1:38:35 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 95.95 %
    there are 71 full evals passed out of 74 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst FE_PHC5336_mem_in_26 (CKBD0)

    Added inst core_instance/FE_PHC5337_mem_in_90 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5338_mem_in_22 (CKBD0)

    Added inst FE_PHC5339_mem_in_27 (CKBD0)

    Added inst FE_PHC5340_mem_in_35 (CKBD0)

    Added inst FE_PHC5341_mem_in_2 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5342_mem_in_47 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5343_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5344_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5345_mem_in_21 (CKBD0)

    Added inst FE_PHC5346_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5347_mem_in_18 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5348_FE_OFN3220_array_out_0 (CKBD0)

    Added inst FE_PHC5349_mem_in_4 (CKBD0)

    Added inst FE_PHC5350_mem_in_3 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5351_mem_in_12 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5352_FE_OFN3210_array_out_140 (CKBD0)

    Added inst FE_PHC5353_mem_in_34 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5354_FE_OCPN4276_array_out_141 (BUFFD2)

    Added inst core_instance/qmem_instance/FE_PHC5355_mem_in_105 (CKBD0)

    Added inst core_instance/FE_PHC5356_mem_in_46 (CKBD0)

    Added inst FE_PHC5357_inst_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5358_mem_in_16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5359_mem_in_13 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5360_mem_in_19 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5361_mem_in_48 (CKBD0)

    Added inst core_instance/FE_PHC5362_inst_6 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5363_n3077 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5364_n25 (CKBD4)

    Added inst FE_PHC5365_inst_9 (CKBD1)

    Added inst FE_PHC5366_inst_11 (CKBD8)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5367_array_out_158 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5368_array_out_159 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5369_inst_0 (CKBD0)

    Added inst core_instance/FE_PHC5370_inst_13 (CKBD2)

    Added inst core_instance/FE_PHC5371_reset (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5372_n37 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5373_n13 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5374_n1 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC5375_n16 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5376_n42 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5377_n35 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5378_n27 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5379_n41 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5380_n37 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5381_n28 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5382_n40 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5285_FE_OCPN4276_array_out_141, resized cell BUFFD1 -> cell BUFFD0

    Added inst core_instance/psum_mem_instance/FE_PHC5383_N264 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5384_n36 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5385_n38 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1179
      TNS :     -14.6324
      #VP :          430
      TNS+:      20.3761/51 improved (0.3995 per commit, 58.203%)
  Density :      64.010%
------------------------------------------------------------------------------------------
 50 buffer added (phase total 763, total 763)
 1 inst resized (phase total 20, total 20)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.1 real=0:00:02.0
 accumulated cpu=0:01:27 real=0:01:27 totSessionCpu=1:38:37 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 93.33 %
    there are 56 full evals passed out of 60 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst core_instance/qmem_instance/FE_PHC5386_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5387_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5388_mem_in_18 (CKBD0)

    Added inst FE_PHC5389_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5390_mem_in_90 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5391_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5392_mem_in_47 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5393_mem_in_21 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5394_n286 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5395_FE_OCPN4276_array_out_141 (CKBD0)

    Added inst core_instance/mac_array_instance/FE_PHC5396_FE_OFN386_reset (CKBD0)

    Added inst FE_PHC5397_mem_in_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5398_FE_OFN3787_n16 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5399_n3061 (BUFFD1)

    Added inst FE_PHC5400_mem_in_34 (CKBD0)

    Added inst FE_PHC5401_mem_in_27 (CKBD0)

    Added inst FE_PHC5402_inst_16 (CKBD0)

    Added inst FE_PHC5403_mem_in_26 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5404_inst_11 (CKBD0)

    Added inst core_instance/FE_PHC5405_inst_6 (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC5406_inst_0 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5407_N264 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5408_FE_OFN356_N294 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5409_n3065 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5410_n39 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5411_n23 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5412_n36 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5413_n38 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5414_array_out_158 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5415_array_out_159 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5416_n40 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5417_N290 (CKBD2)
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0914
      TNS :      -6.0053
      #VP :          180
      TNS+:       8.6271/32 improved (0.2696 per commit, 58.959%)
  Density :      64.020%
------------------------------------------------------------------------------------------
 32 buffer added (phase total 795, total 795)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:01.0
 accumulated cpu=0:01:28 real=0:01:28 totSessionCpu=1:38:38 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 94.29 %
    there are 33 full evals passed out of 35 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst core_instance/qmem_instance/FE_PHC5418_mem_in_22 (CKBD0)

    Added inst FE_PHC5419_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5420_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5421_mem_in_80 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5422_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5423_mem_in_21 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5424_FE_OFN3787_n16 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5425_mem_in_47 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5426_n3061 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5427_n35 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5428_n36 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5429_n3033 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC5430_n38 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5431_n3065 (CKBD1)
    Committed inst core_instance/psum_mem_instance/FE_OFC359_inst_0, resized cell INVD1 -> cell INVD0

    Added inst core_instance/psum_mem_instance/FE_PHC5432_N290 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5433_FE_RN_54_0 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -3.9988
      #VP :          159
      TNS+:       2.0065/17 improved (0.1180 per commit, 33.412%)
  Density :      64.026%
------------------------------------------------------------------------------------------
 16 buffer added (phase total 811, total 811)
 1 inst resized (phase total 21, total 21)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:01:29 real=0:01:29 totSessionCpu=1:38:39 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 79.17 %
    there are 19 full evals passed out of 24 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst core_instance/qmem_instance/FE_PHC5434_mem_in_80 (CKBD0)

    Added inst FE_PHC5435_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5436_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5437_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5438_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5439_mem_in_47 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5440_FE_OFN359_inst_0 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5441_mem_in_22 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5442_n3037 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5443_n3065 (CKBD0)
    Committed inst core_instance/psum_mem_instance/FE_PHC5428_n36, resized cell BUFFD1 -> cell BUFFD0

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC5444_array_out_158 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.5690
      #VP :           85
      TNS+:       1.4298/12 improved (0.1191 per commit, 35.756%)
  Density :      64.029%
------------------------------------------------------------------------------------------
 11 buffer added (phase total 822, total 822)
 1 inst resized (phase total 22, total 22)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:29 real=0:01:30 totSessionCpu=1:38:39 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 80.00 %
    there are 12 full evals passed out of 15 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst FE_PHC5445_inst_7 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5446_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5447_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5448_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5449_mem_in_80 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC5450_FE_OFN305_N262 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC5451_n3037 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.1929
      #VP :           64
      TNS+:       0.3761/7 improved (0.0537 per commit, 14.640%)
  Density :      64.032%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 829, total 829)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:30 real=0:01:30 totSessionCpu=1:38:40 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst core_instance/qmem_instance/FE_PHC5452_mem_in_21 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5453_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5454_mem_in_45 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5455_mem_in_80 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0874
      #VP :           60
      TNS+:       0.1055/4 improved (0.0264 per commit, 4.811%)
  Density :      64.033%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 833, total 833)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:30 real=0:01:30 totSessionCpu=1:38:40 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 4 full evals passed out of 4 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst core_instance/qmem_instance/FE_PHC5456_mem_in_18 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC5457_mem_in_21 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0395
      #VP :           57
      TNS+:       0.0479/2 improved (0.0240 per commit, 2.295%)
  Density :      64.034%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 835, total 835)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:30 real=0:01:31 totSessionCpu=1:38:41 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst core_instance/qmem_instance/FE_PHC5458_mem_in_18 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0151
      #VP :           56
      TNS+:       0.0244/1 improved (0.0244 per commit, 1.196%)
  Density :      64.034%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 836, total 836)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:01.0
 accumulated cpu=0:01:31 real=0:01:31 totSessionCpu=1:38:41 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...

    Added inst core_instance/qmem_instance/FE_PHC5459_mem_in_18 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0088
      #VP :           55
      TNS+:       0.0063/1 improved (0.0063 per commit, 0.313%)
  Density :      64.034%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 837, total 837)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:31 real=0:01:31 totSessionCpu=1:38:41 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0088
      #VP :           55
  Density :      64.034%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 837, total 837)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:31 real=0:01:31 totSessionCpu=1:38:41 mem=2476.0M
===========================================================================================


*info:    Total 837 cells added for Phase I
*info:    Total 22 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2476.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2476.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2476.0M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0775
      TNS :      -2.0088
      #VP :           55
  Density :      64.034%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:33 real=0:01:33 totSessionCpu=1:38:43 mem=2476.0M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5460_array_out_39 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5461_FE_OCPN2741_array_out_38 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5462_n3013 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5463_n3034 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5464_FE_OCPN2666_array_out_57 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5465_array_out_37 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5466_FE_OFN3844_array_out_59 (CKBD6)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0730
      TNS :      -1.1336
      #VP :           35
      TNS+:       0.8752/7 improved (0.1250 per commit, 43.568%)
  Density :      64.038%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 7, total 844)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:33 real=0:01:33 totSessionCpu=1:38:43 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 8 full evals passed out of 8 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5467_array_out_39 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5468_FE_OCPN2741_array_out_38 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC5469_FE_OFN571_n3034 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5470_FE_OFN3844_array_out_59 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5471_array_out_37 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0577
      TNS :      -0.9660
      #VP :           29
      TNS+:       0.1676/5 improved (0.0335 per commit, 14.785%)
  Density :      64.040%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 12, total 849)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:34 real=0:01:34 totSessionCpu=1:38:44 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 85.71 %
    there are 6 full evals passed out of 7 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5472_FE_OFN3844_array_out_59 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC5473_n2972 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5474_array_out_39 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5475_array_out_37 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5476_array_out_37 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0342
      TNS :      -0.5484
      #VP :           28
      TNS+:       0.4176/5 improved (0.0835 per commit, 43.230%)
  Density :      64.042%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 17, total 854)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:34 real=0:01:34 totSessionCpu=1:38:44 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 70.00 %
    there are 7 full evals passed out of 10 
===========================================================================================

Starting Phase 2 Step 1 Iter 4 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5477_array_out_37 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5478_array_out_39 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5479_FE_OFN3844_array_out_59 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5480_n423 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 4 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0357
      TNS :      -0.3968
      #VP :           27
      TNS+:       0.1516/4 improved (0.0379 per commit, 27.644%)
  Density :      64.043%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 21, total 858)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:01.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=1:38:45 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 6 full evals passed out of 8 
===========================================================================================

Starting Phase 2 Step 1 Iter 5 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5481_array_out_39 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5482_FE_OFN3844_array_out_59 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5483_array_out_37 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5484_n295 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5485_n335 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 5 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0351
      TNS :      -0.2749
      #VP :           22
      TNS+:       0.1219/5 improved (0.0244 per commit, 30.721%)
  Density :      64.045%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 26, total 863)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:35 real=0:01:35 totSessionCpu=1:38:45 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 63.64 %
    there are 7 full evals passed out of 11 
===========================================================================================

Starting Phase 2 Step 1 Iter 6 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5486_array_out_39 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC5487_FE_OCPN2668_array_out_37 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5488_FE_OFN3844_array_out_59 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5489_n315 (BUFFD1)
===========================================================================================
  Phase 2 : Step 1 Iter 6 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0189
      TNS :      -0.1919
      #VP :           12
      TNS+:       0.0830/4 improved (0.0208 per commit, 30.193%)
  Density :      64.047%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 30, total 867)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:36 real=0:01:36 totSessionCpu=1:38:46 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 80.00 %
    there are 4 full evals passed out of 5 
===========================================================================================

Starting Phase 2 Step 1 Iter 7 ...

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5490_FE_OFN3844_array_out_59 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 7 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0183
      TNS :      -0.1686
      #VP :           11
      TNS+:       0.0233/1 improved (0.0233 per commit, 12.142%)
  Density :      64.047%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 31, total 868)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:36 real=0:01:36 totSessionCpu=1:38:46 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 8 ...

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5491_FE_OFN3844_array_out_59 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5492_FE_OFN3844_array_out_59 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 8 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0205
      TNS :      -0.0730
      #VP :            8
      TNS+:       0.0956/2 improved (0.0478 per commit, 56.702%)
  Density :      64.048%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 33, total 870)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:36 real=0:01:37 totSessionCpu=1:38:46 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 75.00 %
    there are 3 full evals passed out of 4 
===========================================================================================

Starting Phase 2 Step 1 Iter 9 ...

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5493_FE_OFN3844_array_out_59 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC5494_FE_OFN3844_array_out_59 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 9 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0099
      TNS :      -0.0255
      #VP :            6
      TNS+:       0.0475/2 improved (0.0238 per commit, 65.068%)
  Density :      64.048%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 35, total 872)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:01.0
 accumulated cpu=0:01:37 real=0:01:37 totSessionCpu=1:38:47 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 10 ...

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC5495_n3011 (CKBD2)
===========================================================================================
  Phase 2 : Step 1 Iter 10 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0255/1 improved (0.0255 per commit, 100.000%)
  Density :      64.049%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 36, total 873)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:37 real=0:01:37 totSessionCpu=1:38:47 mem=2476.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================


*info:    Total 36 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=2476.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2476.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2476.0M

*** Finished Core Fixing (fixHold) cpu=0:01:38 real=0:01:39 totSessionCpu=1:38:48 mem=2476.0M density=64.049% ***

*info:
*info: Added a total of 873 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFFD0' used
*info:          262 cells of type 'BUFFD1' used
*info:            2 cells of type 'BUFFD12' used
*info:            2 cells of type 'BUFFD16' used
*info:            4 cells of type 'BUFFD2' used
*info:            7 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            7 cells of type 'BUFFD8' used
*info:          443 cells of type 'CKBD0' used
*info:           66 cells of type 'CKBD1' used
*info:           49 cells of type 'CKBD2' used
*info:            1 cell  of type 'CKBD3' used
*info:           22 cells of type 'CKBD4' used
*info:            2 cells of type 'CKBD6' used
*info:            2 cells of type 'CKBD8' used
*info:
*info: Total 22 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     30 instances changed cell type
*	:      2 instances changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      7 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD2' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND1' to 'CKND0'
*	:      2 instances changed cell type from 'CKND1' to 'INVD0'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      3 instances changed cell type from 'CKND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'INVD0' to 'CKND1'
*	:      1 instance  changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'IOA21D1' to 'IOA21D0'
*	:      3 instances changed cell type from 'ND2D0' to 'CKND2D1'
*	:      1 instance  changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D2' to 'NR2XD1'
*	:      1 instance  changed cell type from 'NR2D3' to 'NR2XD1'
*	:      1 instance  changed cell type from 'OA21D1' to 'OA21D0'
*** Starting refinePlace (1:38:49 mem=2492.0M) ***
Total net bbox length = 1.130e+06 (5.079e+05 6.222e+05) (ext = 1.597e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2492.0MB
Summary Report:
Instances move: 0 (out of 59184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.130e+06 (5.079e+05 6.222e+05) (ext = 1.597e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2492.0MB
*** Finished refinePlace (1:38:51 mem=2492.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2492.0M)


Density : 0.6405
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2492.0M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2492.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=2492.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2492.0M
*** Finish Post CTS Hold Fixing (cpu=0:01:42 real=0:01:43 totSessionCpu=1:38:53 mem=2492.0M density=64.049%) ***
(I,S,L,T): WC_VIEW: 179.842, 76.3931, 2.81444, 259.049
*** HoldOpt [finish] : cpu/real = 0:00:54.2/0:00:54.2 (1.0), totSession cpu/real = 1:38:52.9/1:40:19.0 (1.0), mem = 2456.9M
**INFO: total 888 insts, 0 nets marked don't touch
**INFO: total 888 insts, 0 nets marked don't touch DB property
**INFO: total 888 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 3.897%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.428 -> -0.428 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.428 -> -0.428 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 3.897%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.428 -> -0.428 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2344.33 MB )
[NR-eGR] Read 4532 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2344.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4532
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 142  Num Prerouted Wires = 35333
[NR-eGR] Read numTotalNets=63072  numIgnoredNets=142
[NR-eGR] There are 126 clock nets ( 126 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 62804 
[NR-eGR] Rule id: 1  Nets: 126 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 91 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.620360e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 126 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.712700e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 62713 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.227258e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        70( 0.05%)        31( 0.02%)        12( 0.01%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               85( 0.01%)        31( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.62 sec, Curr Mem: 2364.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 1895.1M, totSessionCpu=1:38:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=2283.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2283.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=15.7617)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 63094
End delay calculation. (MEM=0 CPU=0:00:10.3 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:13.1 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:01:00 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:15.9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:19.4/0:00:19.3 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2298.76)
Total number of fetched objects 63094
End delay calculation. (MEM=2357.97 CPU=0:00:09.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2357.97 CPU=0:00:12.2 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:16.0 totSessionCpu=1:39:34 mem=2358.0M)
** Profile ** Overall slacks :  cpu=0:00:36.6, mem=2358.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2306.0M
** Profile ** DRVs :  cpu=0:00:03.2, mem=2304.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.587  | -0.410  | -0.587  |
|           TNS (ns):|-450.664 |-366.069 | -84.595 |
|    Violating Paths:|  3108   |  2948   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2304.0M
**optDesign ... cpu = 0:02:47, real = 0:02:49, mem = 1933.6M, totSessionCpu=1:39:38 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/12 22:41:30, mem=1861.6M)
% Begin Save ccopt configuration ... (date=03/12 22:41:30, mem=1864.6M)
% End Save ccopt configuration ... (date=03/12 22:41:31, total cpu=0:00:00.5, real=0:00:01.0, peak res=1864.9M, current mem=1864.9M)
% Begin Save netlist data ... (date=03/12 22:41:31, mem=1864.9M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/12 22:41:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=1865.3M, current mem=1865.3M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/12 22:41:31, mem=1866.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/12 22:41:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.4M, current mem=1866.4M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/12 22:41:32, mem=1866.8M)
% End Save clock tree data ... (date=03/12 22:41:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.9M, current mem=1866.9M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/12 22:41:32, mem=1867.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/12 22:41:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=1867.4M, current mem=1867.4M)
Saving PG file cts.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2248.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/12 22:41:33, mem=1867.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/12 22:41:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1867.5M, current mem=1867.5M)
% Begin Save routing data ... (date=03/12 22:41:33, mem=1867.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=2248.9M) ***
% End Save routing data ... (date=03/12 22:41:34, total cpu=0:00:00.6, real=0:00:01.0, peak res=1867.8M, current mem=1867.8M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2251.9M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/12 22:41:36, mem=1868.1M)
% End Save power constraints data ... (date=03/12 22:41:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.2M, current mem=1868.2M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/12 22:41:38, total cpu=0:00:05.8, real=0:00:08.0, peak res=1869.1M, current mem=1869.1M)
*** Message Summary: 0 warning(s), 0 error(s)

couldn't read file "route.tcl": no such file or directory
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/12 22:59:59, mem=1866.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.11 (MB), peak = 2151.54 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2289.0M, init mem=2294.1M)
*info: Placed = 59299          (Fixed = 115)
*info: Unplaced = 0           
Placement Density:64.05%(288716/450775)
Placement Density (including fixed std cells):64.05%(288716/450775)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2289.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (142) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2289.0M) ***
#Start route 268 clock and analog nets...
% Begin globalDetailRoute (date=03/12 23:00:00, mem=1857.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 12 23:00:00 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=63033
#need_extraction net=63033 (total=63301)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 12 23:00:03 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63299 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1906.90 (MB), peak = 2151.54 (MB)
#Merging special wires: starts on Sun Mar 12 23:00:12 2023 with memory = 1907.82 (MB), peak = 2151.54 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
#
#Finished routing data preparation on Sun Mar 12 23:00:12 2023
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 16.99 (MB)
#Total memory = 1907.96 (MB)
#Peak memory = 2151.54 (MB)
#
#
#Start global routing on Sun Mar 12 23:00:12 2023
#
#
#Start global routing initialization on Sun Mar 12 23:00:12 2023
#
#Number of eco nets is 127
#
#Start global routing data preparation on Sun Mar 12 23:00:12 2023
#
#Start routing resource analysis on Sun Mar 12 23:00:12 2023
#
#Routing resource analysis is done on Sun Mar 12 23:00:13 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3367          80       53130    68.05%
#  M2             V        3382          84       53130     0.86%
#  M3             H        3447           0       53130     0.01%
#  M4             V        3402          64       53130     0.00%
#  M5             H        3447           0       53130     0.00%
#  M6             V        3466           0       53130     0.00%
#  M7             H         862           0       53130     0.00%
#  M8             V         866           0       53130     0.00%
#  --------------------------------------------------------------
#  Total                  22240       0.82%      425040     8.62%
#
#  268 nets (0.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 12 23:00:13 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1919.79 (MB), peak = 2151.54 (MB)
#
#
#Global routing initialization is done on Sun Mar 12 23:00:13 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1922.27 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2013.54 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2013.73 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2013.94 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2018.90 (MB), peak = 2151.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
#Total number of nets with skipped attribute = 62804 (skipped).
#Total number of routable nets = 268.
#Total number of nets in the design = 63301.
#
#253 routable nets have only global wires.
#15 routable nets have only detail routed wires.
#62804 skipped nets have only detail routed wires.
#253 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                253               0  
#------------------------------------------------
#        Total                253               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                268           91                71           62713  
#-------------------------------------------------------------------------------
#        Total                268           91                71           62713  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 50925 um.
#Total half perimeter of net bounding box = 17624 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 611 um.
#Total wire length on LAYER M3 = 27237 um.
#Total wire length on LAYER M4 = 22446 um.
#Total wire length on LAYER M5 = 569 um.
#Total wire length on LAYER M6 = 62 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34375
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 34262 ( 99.7%)
#Up-Via Summary (total 34375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11640 ( 99.0%)       113 (  1.0%)      11753
# M2             11266 (100.0%)         0 (  0.0%)      11266
# M3             11236 (100.0%)         0 (  0.0%)      11236
# M4               104 (100.0%)         0 (  0.0%)        104
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                34262 ( 99.7%)       113 (  0.3%)      34375 
#
#Total number of involved priority nets 253
#Maximum src to sink distance for priority net 354.2
#Average of max src_to_sink distance for priority net 53.8
#Average of ave src_to_sink distance for priority net 31.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 112.28 (MB)
#Total memory = 2020.24 (MB)
#Peak memory = 2151.54 (MB)
#
#Finished global routing on Sun Mar 12 23:00:18 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1939.55 (MB), peak = 2151.54 (MB)
#Start Track Assignment.
#Done with 1734 horizontal wires in 2 hboxes and 312 vertical wires in 2 hboxes.
#Done with 13 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 55356 um.
#Total half perimeter of net bounding box = 17624 um.
#Total wire length on LAYER M1 = 1076 um.
#Total wire length on LAYER M2 = 629 um.
#Total wire length on LAYER M3 = 30241 um.
#Total wire length on LAYER M4 = 22780 um.
#Total wire length on LAYER M5 = 569 um.
#Total wire length on LAYER M6 = 62 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34375
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 34262 ( 99.7%)
#Up-Via Summary (total 34375):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11640 ( 99.0%)       113 (  1.0%)      11753
# M2             11266 (100.0%)         0 (  0.0%)      11266
# M3             11236 (100.0%)         0 (  0.0%)      11236
# M4               104 (100.0%)         0 (  0.0%)        104
# M5                16 (100.0%)         0 (  0.0%)         16
#-----------------------------------------------------------
#                34262 ( 99.7%)       113 (  0.3%)      34375 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1958.89 (MB), peak = 2151.54 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 68.14 (MB)
#Total memory = 1959.10 (MB)
#Peak memory = 2151.54 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 17.9% of the total area was rechecked for DRC, and 39.3% required routing.
#   number of violations = 0
#59184 out of 59299 instances (99.8%) need to be verified(marked ipoed), dirty area = 71.2%.
#   number of violations = 0
#cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1965.58 (MB), peak = 2151.54 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 52074 um.
#Total half perimeter of net bounding box = 17624 um.
#Total wire length on LAYER M1 = 138 um.
#Total wire length on LAYER M2 = 8995 um.
#Total wire length on LAYER M3 = 24863 um.
#Total wire length on LAYER M4 = 17659 um.
#Total wire length on LAYER M5 = 363 um.
#Total wire length on LAYER M6 = 56 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30121
#Total number of multi-cut vias = 178 (  0.6%)
#Total number of single cut vias = 29943 ( 99.4%)
#Up-Via Summary (total 30121):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12096 ( 98.5%)       178 (  1.5%)      12274
# M2             10270 (100.0%)         0 (  0.0%)      10270
# M3              7503 (100.0%)         0 (  0.0%)       7503
# M4                60 (100.0%)         0 (  0.0%)         60
# M5                14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                29943 ( 99.4%)       178 (  0.6%)      30121 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:39
#Elapsed time = 00:01:39
#Increased memory = -28.90 (MB)
#Total memory = 1930.20 (MB)
#Peak memory = 2151.54 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1931.98 (MB), peak = 2151.54 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 52074 um.
#Total half perimeter of net bounding box = 17624 um.
#Total wire length on LAYER M1 = 138 um.
#Total wire length on LAYER M2 = 8995 um.
#Total wire length on LAYER M3 = 24863 um.
#Total wire length on LAYER M4 = 17659 um.
#Total wire length on LAYER M5 = 363 um.
#Total wire length on LAYER M6 = 56 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30121
#Total number of multi-cut vias = 178 (  0.6%)
#Total number of single cut vias = 29943 ( 99.4%)
#Up-Via Summary (total 30121):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12096 ( 98.5%)       178 (  1.5%)      12274
# M2             10270 (100.0%)         0 (  0.0%)      10270
# M3              7503 (100.0%)         0 (  0.0%)       7503
# M4                60 (100.0%)         0 (  0.0%)         60
# M5                14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                29943 ( 99.4%)       178 (  0.6%)      30121 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 52074 um.
#Total half perimeter of net bounding box = 17624 um.
#Total wire length on LAYER M1 = 138 um.
#Total wire length on LAYER M2 = 8995 um.
#Total wire length on LAYER M3 = 24863 um.
#Total wire length on LAYER M4 = 17659 um.
#Total wire length on LAYER M5 = 363 um.
#Total wire length on LAYER M6 = 56 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30121
#Total number of multi-cut vias = 178 (  0.6%)
#Total number of single cut vias = 29943 ( 99.4%)
#Up-Via Summary (total 30121):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12096 ( 98.5%)       178 (  1.5%)      12274
# M2             10270 (100.0%)         0 (  0.0%)      10270
# M3              7503 (100.0%)         0 (  0.0%)       7503
# M4                60 (100.0%)         0 (  0.0%)         60
# M5                14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                29943 ( 99.4%)       178 (  0.6%)      30121 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:41
#Elapsed time = 00:01:41
#Increased memory = -26.86 (MB)
#Total memory = 1932.25 (MB)
#Peak memory = 2151.54 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:02:02
#Increased memory = 22.55 (MB)
#Total memory = 1880.43 (MB)
#Peak memory = 2151.54 (MB)
#Number of warnings = 1
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 23:02:02 2023
#
% End globalDetailRoute (date=03/12 23:02:02, total cpu=0:02:02, real=0:02:02, peak res=1996.3M, current mem=1843.1M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/12 23:02:02, mem=1843.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 12 23:02:02 2023
#
#Generating timing data, please wait...
#63072 total nets, 268 already routed, 268 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 63094
End delay calculation. (MEM=2395.17 CPU=0:00:09.6 REAL=0:00:10.0)
#Generating timing data took: cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1899.04 (MB), peak = 2151.54 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=63301)
#Start reading timing information from file .timing_file_26655.tif.gz ...
#Read in timing information for 331 ports, 59299 instances from timing file .timing_file_26655.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sun Mar 12 23:02:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 63299 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1895.29 (MB), peak = 2151.54 (MB)
#Merging special wires: starts on Sun Mar 12 23:02:35 2023 with memory = 1896.30 (MB), peak = 2151.54 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
#
#Finished routing data preparation on Sun Mar 12 23:02:35 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 13.39 (MB)
#Total memory = 1896.44 (MB)
#Peak memory = 2151.54 (MB)
#
#
#Start global routing on Sun Mar 12 23:02:35 2023
#
#
#Start global routing initialization on Sun Mar 12 23:02:35 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar 12 23:02:35 2023
#
#Start routing resource analysis on Sun Mar 12 23:02:35 2023
#
#Routing resource analysis is done on Sun Mar 12 23:02:36 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3367          80       53130    68.05%
#  M2             V        3382          84       53130     0.86%
#  M3             H        3447           0       53130     0.01%
#  M4             V        3402          64       53130     0.00%
#  M5             H        3447           0       53130     0.00%
#  M6             V        3466           0       53130     0.00%
#  M7             H         862           0       53130     0.00%
#  M8             V         866           0       53130     0.00%
#  --------------------------------------------------------------
#  Total                  22240       0.82%      425040     8.62%
#
#  268 nets (0.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 12 23:02:37 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1907.77 (MB), peak = 2151.54 (MB)
#
#
#Global routing initialization is done on Sun Mar 12 23:02:37 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1909.01 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2009.95 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2009.95 (MB), peak = 2151.54 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2031.58 (MB), peak = 2151.54 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
#Total number of routable nets = 63072.
#Total number of nets in the design = 63301.
#
#62804 routable nets have only global wires.
#268 routable nets have only detail routed wires.
#91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#268 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           91                71           62713  
#------------------------------------------------------------
#        Total           91                71           62713  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                268           91                71           62713  
#-------------------------------------------------------------------------------
#        Total                268           91                71           62713  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          109(0.21%)     25(0.05%)      1(0.00%)   (0.26%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    110(0.03%)     25(0.01%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.03% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          6.22 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)     6.22 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1237160 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 768 um.
#Total wire length on LAYER M2 = 384129 um.
#Total wire length on LAYER M3 = 464295 um.
#Total wire length on LAYER M4 = 276037 um.
#Total wire length on LAYER M5 = 88326 um.
#Total wire length on LAYER M6 = 7349 um.
#Total wire length on LAYER M7 = 8274 um.
#Total wire length on LAYER M8 = 7983 um.
#Total number of vias = 358493
#Total number of multi-cut vias = 178 (  0.0%)
#Total number of single cut vias = 358315 (100.0%)
#Up-Via Summary (total 358493):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203158 ( 99.9%)       178 (  0.1%)     203336
# M2            124209 (100.0%)         0 (  0.0%)     124209
# M3             22865 (100.0%)         0 (  0.0%)      22865
# M4              4742 (100.0%)         0 (  0.0%)       4742
# M5              1333 (100.0%)         0 (  0.0%)       1333
# M6              1083 (100.0%)         0 (  0.0%)       1083
# M7               925 (100.0%)         0 (  0.0%)        925
#-----------------------------------------------------------
#               358315 (100.0%)       178 (  0.0%)     358493 
#
#Max overcon = 5 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 136.04 (MB)
#Total memory = 2032.49 (MB)
#Peak memory = 2151.54 (MB)
#
#Finished global routing on Sun Mar 12 23:02:59 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1952.32 (MB), peak = 2151.54 (MB)
#Start Track Assignment.
#Done with 77412 horizontal wires in 2 hboxes and 86737 vertical wires in 2 hboxes.
#Done with 17303 horizontal wires in 2 hboxes and 17485 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           630.95 	  0.00%  	  0.00% 	  0.00%
# M2        375482.59 	  0.03%  	  0.00% 	  0.01%
# M3        435410.94 	  0.05%  	  0.00% 	  0.00%
# M4        258484.71 	  0.01%  	  0.00% 	  0.00%
# M5         88077.20 	  0.00%  	  0.00% 	  0.00%
# M6          7308.40 	  0.00%  	  0.00% 	  0.00%
# M7          8472.61 	  0.00%  	  0.00% 	  0.00%
# M8          8181.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1182048.80  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1286420 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 36141 um.
#Total wire length on LAYER M2 = 383319 um.
#Total wire length on LAYER M3 = 477186 um.
#Total wire length on LAYER M4 = 277037 um.
#Total wire length on LAYER M5 = 88973 um.
#Total wire length on LAYER M6 = 7422 um.
#Total wire length on LAYER M7 = 8292 um.
#Total wire length on LAYER M8 = 8050 um.
#Total number of vias = 358493
#Total number of multi-cut vias = 178 (  0.0%)
#Total number of single cut vias = 358315 (100.0%)
#Up-Via Summary (total 358493):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            203158 ( 99.9%)       178 (  0.1%)     203336
# M2            124209 (100.0%)         0 (  0.0%)     124209
# M3             22865 (100.0%)         0 (  0.0%)      22865
# M4              4742 (100.0%)         0 (  0.0%)       4742
# M5              1333 (100.0%)         0 (  0.0%)       1333
# M6              1083 (100.0%)         0 (  0.0%)       1083
# M7               925 (100.0%)         0 (  0.0%)        925
#-----------------------------------------------------------
#               358315 (100.0%)       178 (  0.0%)     358493 
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2001.75 (MB), peak = 2151.54 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	468       395       863       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 120.15 (MB)
#Total memory = 2003.21 (MB)
#Peak memory = 2151.54 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 381
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        6        0       52        0       58
#	M2           30       21      266        0        6      323
#	Totals       30       27      266       52        6      381
#cpu time = 00:07:49, elapsed time = 00:07:48, memory = 2061.89 (MB), peak = 2151.54 (MB)
#start 1st optimization iteration ...
#   number of violations = 320
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           69       23      191       20       17      320
#	Totals       69       23      191       20       17      320
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2071.43 (MB), peak = 2151.54 (MB)
#start 2nd optimization iteration ...
#   number of violations = 330
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           76        7      187       38       22      330
#	Totals       76        7      187       38       22      330
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2071.99 (MB), peak = 2151.54 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2070.77 (MB), peak = 2151.54 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1322927 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11288 um.
#Total wire length on LAYER M2 = 381719 um.
#Total wire length on LAYER M3 = 463558 um.
#Total wire length on LAYER M4 = 343211 um.
#Total wire length on LAYER M5 = 96207 um.
#Total wire length on LAYER M6 = 13622 um.
#Total wire length on LAYER M7 = 6500 um.
#Total wire length on LAYER M8 = 6822 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 2743 (  0.7%)
#Total number of single cut vias = 412488 ( 99.3%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208270 ( 98.9%)      2376 (  1.1%)     210646
# M2            157559 (100.0%)         0 (  0.0%)     157559
# M3             38918 (100.0%)         0 (  0.0%)      38918
# M4              6047 (100.0%)         0 (  0.0%)       6047
# M5               933 ( 71.8%)       367 ( 28.2%)       1300
# M6               384 (100.0%)         0 (  0.0%)        384
# M7               377 (100.0%)         0 (  0.0%)        377
#-----------------------------------------------------------
#               412488 ( 99.3%)      2743 (  0.7%)     415231 
#
#Total number of DRC violations = 0
#Cpu time = 00:08:37
#Elapsed time = 00:08:36
#Increased memory = -36.70 (MB)
#Total memory = 1966.68 (MB)
#Peak memory = 2151.54 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1968.74 (MB), peak = 2151.54 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1322927 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11288 um.
#Total wire length on LAYER M2 = 381719 um.
#Total wire length on LAYER M3 = 463558 um.
#Total wire length on LAYER M4 = 343211 um.
#Total wire length on LAYER M5 = 96207 um.
#Total wire length on LAYER M6 = 13622 um.
#Total wire length on LAYER M7 = 6500 um.
#Total wire length on LAYER M8 = 6822 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 2743 (  0.7%)
#Total number of single cut vias = 412488 ( 99.3%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208270 ( 98.9%)      2376 (  1.1%)     210646
# M2            157559 (100.0%)         0 (  0.0%)     157559
# M3             38918 (100.0%)         0 (  0.0%)      38918
# M4              6047 (100.0%)         0 (  0.0%)       6047
# M5               933 ( 71.8%)       367 ( 28.2%)       1300
# M6               384 (100.0%)         0 (  0.0%)        384
# M7               377 (100.0%)         0 (  0.0%)        377
#-----------------------------------------------------------
#               412488 ( 99.3%)      2743 (  0.7%)     415231 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1322927 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11288 um.
#Total wire length on LAYER M2 = 381719 um.
#Total wire length on LAYER M3 = 463558 um.
#Total wire length on LAYER M4 = 343211 um.
#Total wire length on LAYER M5 = 96207 um.
#Total wire length on LAYER M6 = 13622 um.
#Total wire length on LAYER M7 = 6500 um.
#Total wire length on LAYER M8 = 6822 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 2743 (  0.7%)
#Total number of single cut vias = 412488 ( 99.3%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            208270 ( 98.9%)      2376 (  1.1%)     210646
# M2            157559 (100.0%)         0 (  0.0%)     157559
# M3             38918 (100.0%)         0 (  0.0%)      38918
# M4              6047 (100.0%)         0 (  0.0%)       6047
# M5               933 ( 71.8%)       367 ( 28.2%)       1300
# M6               384 (100.0%)         0 (  0.0%)        384
# M7               377 (100.0%)         0 (  0.0%)        377
#-----------------------------------------------------------
#               412488 ( 99.3%)      2743 (  0.7%)     415231 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#78.22% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 1985.25 (MB), peak = 2151.54 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1322927 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11288 um.
#Total wire length on LAYER M2 = 381719 um.
#Total wire length on LAYER M3 = 463558 um.
#Total wire length on LAYER M4 = 343211 um.
#Total wire length on LAYER M5 = 96207 um.
#Total wire length on LAYER M6 = 13622 um.
#Total wire length on LAYER M7 = 6500 um.
#Total wire length on LAYER M8 = 6822 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 275371 ( 66.3%)
#Total number of single cut vias = 139860 ( 33.7%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138465 ( 65.7%)     72181 ( 34.3%)     210646
# M2              1300 (  0.8%)    156259 ( 99.2%)     157559
# M3                80 (  0.2%)     38838 ( 99.8%)      38918
# M4                 6 (  0.1%)      6041 ( 99.9%)       6047
# M5                 0 (  0.0%)      1300 (100.0%)       1300
# M6                 5 (  1.3%)       379 ( 98.7%)        384
# M7                 4 (  1.1%)       373 ( 98.9%)        377
#-----------------------------------------------------------
#               139860 ( 33.7%)    275371 ( 66.3%)     415231 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:38, elapsed time = 00:00:37, memory = 2012.10 (MB), peak = 2151.54 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 12 23:13:45 2023
#
#
#Start Post Route Wire Spread.
#Done with 14425 horizontal wires in 4 hboxes and 14831 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1334713 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11301 um.
#Total wire length on LAYER M2 = 384288 um.
#Total wire length on LAYER M3 = 468960 um.
#Total wire length on LAYER M4 = 346523 um.
#Total wire length on LAYER M5 = 96593 um.
#Total wire length on LAYER M6 = 13674 um.
#Total wire length on LAYER M7 = 6528 um.
#Total wire length on LAYER M8 = 6847 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 275371 ( 66.3%)
#Total number of single cut vias = 139860 ( 33.7%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138465 ( 65.7%)     72181 ( 34.3%)     210646
# M2              1300 (  0.8%)    156259 ( 99.2%)     157559
# M3                80 (  0.2%)     38838 ( 99.8%)      38918
# M4                 6 (  0.1%)      6041 ( 99.9%)       6047
# M5                 0 (  0.0%)      1300 (100.0%)       1300
# M6                 5 (  1.3%)       379 ( 98.7%)        384
# M7                 4 (  1.1%)       373 ( 98.9%)        377
#-----------------------------------------------------------
#               139860 ( 33.7%)    275371 ( 66.3%)     415231 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 2097.38 (MB), peak = 2151.54 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 2001.11 (MB), peak = 2151.54 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 268
#Total wire length = 1334713 um.
#Total half perimeter of net bounding box = 1214260 um.
#Total wire length on LAYER M1 = 11301 um.
#Total wire length on LAYER M2 = 384288 um.
#Total wire length on LAYER M3 = 468960 um.
#Total wire length on LAYER M4 = 346523 um.
#Total wire length on LAYER M5 = 96593 um.
#Total wire length on LAYER M6 = 13674 um.
#Total wire length on LAYER M7 = 6528 um.
#Total wire length on LAYER M8 = 6847 um.
#Total number of vias = 415231
#Total number of multi-cut vias = 275371 ( 66.3%)
#Total number of single cut vias = 139860 ( 33.7%)
#Up-Via Summary (total 415231):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138465 ( 65.7%)     72181 ( 34.3%)     210646
# M2              1300 (  0.8%)    156259 ( 99.2%)     157559
# M3                80 (  0.2%)     38838 ( 99.8%)      38918
# M4                 6 (  0.1%)      6041 ( 99.9%)       6047
# M5                 0 (  0.0%)      1300 (100.0%)       1300
# M6                 5 (  1.3%)       379 ( 98.7%)        384
# M7                 4 (  1.1%)       373 ( 98.9%)        377
#-----------------------------------------------------------
#               139860 ( 33.7%)    275371 ( 66.3%)     415231 
#
#detailRoute Statistics:
#Cpu time = 00:11:22
#Elapsed time = 00:11:21
#Increased memory = -4.00 (MB)
#Total memory = 1999.37 (MB)
#Peak memory = 2151.54 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:12:43
#Elapsed time = 00:12:42
#Increased memory = 58.09 (MB)
#Total memory = 1901.15 (MB)
#Peak memory = 2151.54 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 23:14:44 2023
#
% End globalDetailRoute (date=03/12 23:14:44, total cpu=0:12:43, real=0:12:42, peak res=2116.9M, current mem=1897.7M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:14:46, elapsed time = 00:14:45, memory = 1853.68 (MB), peak = 2151.54 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/12 23:14:45, total cpu=0:14:46, real=0:14:46, peak res=2116.9M, current mem=1853.7M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=59299 and nets=63301 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2374.9M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2455.0M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2455.0M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 2455.0M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 2455.0M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 2459.0M)
Extracted 60.0002% (CPU Time= 0:00:07.9  MEM= 2459.0M)
Extracted 70.0002% (CPU Time= 0:00:08.6  MEM= 2459.0M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2459.0M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2459.0M)
Extracted 100% (CPU Time= 0:00:12.2  MEM= 2459.0M)
Number of Extracted Resistors     : 1096353
Number of Extracted Ground Cap.   : 1092228
Number of Extracted Coupling Cap. : 1924708
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2418.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:15.0  MEM: 2418.938M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1851.4M, totSessionCpu=1:58:12 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=2433.22 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2449.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2449.5M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT)
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 10%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 20%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 30%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 40%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 50%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 60%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 70%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 80%
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT): 90%

Finished Levelizing
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT)

Starting Activity Propagation
2023-Mar-12 23:15:15 (2023-Mar-13 06:15:15 GMT)
2023-Mar-12 23:15:16 (2023-Mar-13 06:15:16 GMT): 10%
2023-Mar-12 23:15:16 (2023-Mar-13 06:15:16 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:15:18 (2023-Mar-13 06:15:18 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1941.9M, totSessionCpu=1:58:36 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2468.4M, init mem=2468.4M)
*info: Placed = 59299          (Fixed = 115)
*info: Unplaced = 0           
Placement Density:64.05%(288716/450775)
Placement Density (including fixed std cells):64.05%(288716/450775)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2463.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 59299

Instance distribution across the VT partitions:

 LVT : inst = 30696 (51.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30696 (51.8%)

 HVT : inst = 28603 (48.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28603 (48.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=59299 and nets=63301 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2457.4M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2537.5M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2537.5M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 2537.5M)
Extracted 40.0003% (CPU Time= 0:00:04.2  MEM= 2537.5M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 2541.5M)
Extracted 60.0002% (CPU Time= 0:00:07.9  MEM= 2541.5M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 2541.5M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2541.5M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2541.5M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 2541.5M)
Number of Extracted Resistors     : 1096353
Number of Extracted Ground Cap.   : 1092228
Number of Extracted Coupling Cap. : 1924708
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2501.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.7  Real Time: 0:00:15.0  MEM: 2501.438M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.515625)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 63094. 
Total number of fetched objects 63094
End delay calculation. (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.6 REAL=0:00:13.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:15.0 totSessionCpu=0:01:20 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:18.9 real=0:00:18.0 totSessionCpu=0:01:20 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:21.0/0:00:20.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2520.52)
Total number of fetched objects 63094
AAE_INFO-618: Total number of nets in the design is 63301,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2578.27 CPU=0:00:18.9 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2551.19 CPU=0:00:20.7 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2551.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2551.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2512.31)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 63094. 
Total number of fetched objects 63094
AAE_INFO-618: Total number of nets in the design is 63301,  14.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2518.46 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2518.46 CPU=0:00:07.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:38.8 real=0:00:38.0 totSessionCpu=1:59:56 mem=2518.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=2518.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2518.5M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2518.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2533.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.546  | -0.423  | -0.546  |
|           TNS (ns):|-434.726 |-356.535 | -78.191 |
|    Violating Paths:|  2808   |  2648   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:47, real = 0:01:46, mem = 2088.3M, totSessionCpu=1:59:59 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       268 (unrouted=0, trialRouted=0, noStatus=0, routed=268, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 63033 (unrouted=229, trialRouted=0, noStatus=0, routed=62804, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 267 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 450774.720um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=267, i=0, icg=0, nicg=0, l=0, total=267
    cell areas       : b=1886.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1886.040um^2
    cell capacitance : b=1.035pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.035pF
    sink capacitance : count=11824, total=11.375pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.778pF, leaf=7.148pF, total=7.925pF
    wire lengths     : top=0.000um, trunk=5838.600um, leaf=46335.330um, total=52173.930um
    hp wire lengths  : top=0.000um, trunk=4708.400um, leaf=12151.800um, total=16860.200um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=125 avg=0.042ns sd=0.022ns min=0.015ns max=0.091ns {94 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=143 avg=0.083ns sd=0.023ns min=0.019ns max=0.105ns {19 <= 0.063ns, 2 <= 0.084ns, 98 <= 0.094ns, 18 <= 0.100ns, 6 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 6 CKBD16: 155 BUFFD12: 6 CKBD12: 5 BUFFD8: 1 CKBD8: 3 CKBD6: 1 CKBD4: 1 CKBD3: 8 BUFFD2: 1 CKBD2: 8 BUFFD1: 37 CKBD1: 9 CKBD0: 26 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.418, max=1.360, avg=0.795, sd=0.284], skew [0.941 vs 0.057*], 38.5% {0.548, 0.605} (wid=0.044 ws=0.025) (gid=1.327 gs=0.937)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 268, tested: 268, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=267, i=0, icg=0, nicg=0, l=0, total=267
    cell areas       : b=1886.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1886.040um^2
    cell capacitance : b=1.035pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.035pF
    sink capacitance : count=11824, total=11.375pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.778pF, leaf=7.148pF, total=7.925pF
    wire lengths     : top=0.000um, trunk=5838.600um, leaf=46335.330um, total=52173.930um
    hp wire lengths  : top=0.000um, trunk=4708.400um, leaf=12151.800um, total=16860.200um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=125 avg=0.042ns sd=0.022ns min=0.015ns max=0.091ns {94 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=143 avg=0.083ns sd=0.023ns min=0.019ns max=0.105ns {19 <= 0.063ns, 2 <= 0.084ns, 98 <= 0.094ns, 18 <= 0.100ns, 6 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 6 CKBD16: 155 BUFFD12: 6 CKBD12: 5 BUFFD8: 1 CKBD8: 3 CKBD6: 1 CKBD4: 1 CKBD3: 8 BUFFD2: 1 CKBD2: 8 BUFFD1: 37 CKBD1: 9 CKBD0: 26 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.418, max=1.360, avg=0.795, sd=0.284], skew [0.941 vs 0.057*], 38.5% {0.548, 0.605} (wid=0.044 ws=0.025) (gid=1.327 gs=0.937)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=267, i=0, icg=0, nicg=0, l=0, total=267
    cell areas       : b=1886.040um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1886.040um^2
    cell capacitance : b=1.035pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.035pF
    sink capacitance : count=11824, total=11.375pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.778pF, leaf=7.148pF, total=7.925pF
    wire lengths     : top=0.000um, trunk=5838.600um, leaf=46335.330um, total=52173.930um
    hp wire lengths  : top=0.000um, trunk=4708.400um, leaf=12151.800um, total=16860.200um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=125 avg=0.042ns sd=0.022ns min=0.015ns max=0.091ns {94 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=143 avg=0.083ns sd=0.023ns min=0.019ns max=0.105ns {19 <= 0.063ns, 2 <= 0.084ns, 98 <= 0.094ns, 18 <= 0.100ns, 6 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 6 CKBD16: 155 BUFFD12: 6 CKBD12: 5 BUFFD8: 1 CKBD8: 3 CKBD6: 1 CKBD4: 1 CKBD3: 8 BUFFD2: 1 CKBD2: 8 BUFFD1: 37 CKBD1: 9 CKBD0: 26 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.418, max=1.360, avg=0.795, sd=0.284], skew [0.941 vs 0.057*], 38.5% {0.548, 0.605} (wid=0.044 ws=0.025) (gid=1.327 gs=0.937)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       268 (unrouted=0, trialRouted=0, noStatus=0, routed=268, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 63033 (unrouted=229, trialRouted=0, noStatus=0, routed=62804, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.3 real=0:00:06.3)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 2507.61M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 268 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:12.8/2:16:35.8 (0.9), mem = 2507.6M
(I,S,L,T): WC_VIEW: 179.608, 71.3942, 2.81444, 253.817
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    28|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -0.55|  -435.24|       0|       0|       0|  64.05|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.55|  -435.24|       0|       0|       1|  64.05| 0:00:01.0|  2673.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.55|  -435.24|       0|       0|       0|  64.05| 0:00:00.0|  2673.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 268 constrained nets 
Layer 7 has 91 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2673.9M) ***

(I,S,L,T): WC_VIEW: 179.607, 71.3942, 2.81444, 253.815
*** DrvOpt [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 2:00:25.0/2:16:48.0 (0.9), mem = 2654.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:00:25 mem=2654.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2654.9MB
Summary Report:
Instances move: 0 (out of 59184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2654.9MB
*** Finished refinePlace (2:00:27 mem=2654.9M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:15, real = 0:02:14, mem = 2256.5M, totSessionCpu=2:00:27 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:15, Mem = 2598.86M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2598.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2598.9M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=2608.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2608.9M

------------------------------------------------------------
     SI Timing Summary (cpu=0.25min real=0.25min mem=2598.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.546  | -0.423  | -0.546  |
|           TNS (ns):|-435.241 |-357.056 | -78.185 |
|    Violating Paths:|  2819   |  2659   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.049%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2608.9M
**optDesign ... cpu = 0:02:18, real = 0:02:17, mem = 2249.2M, totSessionCpu=2:00:29 **
*** Timing NOT met, worst failing slack is -0.546
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 268 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:31.2/2:16:54.3 (0.9), mem = 2589.3M
(I,S,L,T): WC_VIEW: 179.607, 71.3942, 2.81444, 253.815
*info: 268 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.546 TNS Slack -435.242 Density 64.05
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.546| -78.185|
|reg2reg   |-0.423|-357.057|
|HEPG      |-0.423|-357.057|
|All Paths |-0.546|-435.242|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.423|   -0.546|-357.057| -435.242|    64.05%|   0:00:00.0| 2660.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.414|   -0.546|-355.225| -433.410|    64.05%|   0:00:01.0| 2714.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.414|   -0.546|-352.795| -430.980|    64.05%|   0:00:03.0| 2721.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -0.408|   -0.546|-353.571| -431.756|    64.06%|   0:00:01.0| 2721.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.408|   -0.546|-358.208| -436.394|    64.06%|   0:00:06.0| 2726.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.408|   -0.546|-357.918| -436.103|    64.06%|   0:00:01.0| 2726.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.406|   -0.546|-359.589| -437.774|    64.08%|   0:00:02.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.406|   -0.546|-359.164| -437.349|    64.08%|   0:00:01.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.406|   -0.546|-359.059| -437.245|    64.08%|   0:00:00.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.405|   -0.546|-358.995| -437.180|    64.08%|   0:00:00.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.405|   -0.546|-358.750| -436.936|    64.08%|   0:00:01.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.404|   -0.546|-358.085| -436.270|    64.08%|   0:00:00.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.404|   -0.546|-358.024| -436.210|    64.08%|   0:00:02.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.404|   -0.546|-357.878| -436.063|    64.09%|   0:00:01.0| 2727.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.404|   -0.546|-358.862| -437.047|    64.13%|   0:00:15.0| 2733.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.252|   -0.657|-444.716| -541.423|    64.15%|   0:00:22.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.252|   -0.657|-444.689| -541.396|    64.15%|   0:00:01.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.251|   -0.657|-445.546| -542.253|    64.17%|   0:00:01.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.251|   -0.657|-445.358| -542.065|    64.17%|   0:00:05.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.248|   -0.657|-446.441| -543.148|    64.18%|   0:00:01.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.248|   -0.657|-446.420| -543.127|    64.18%|   0:00:06.0| 2832.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 7 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.243|   -0.657|-447.219| -543.926|    64.22%|   0:00:23.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.243|   -0.657|-447.177| -543.885|    64.22%|   0:00:00.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.243|   -0.657|-448.071| -544.778|    64.23%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.243|   -0.657|-448.030| -544.737|    64.23%|   0:00:04.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.242|   -0.657|-448.790| -545.498|    64.24%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.241|   -0.657|-449.016| -545.723|    64.24%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-448.764| -545.472|    64.24%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.240|   -0.657|-449.053| -545.760|    64.25%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.240|   -0.657|-448.113| -544.820|    64.25%|   0:00:05.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.240|   -0.657|-447.942| -544.649|    64.25%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.238|   -0.657|-447.582| -544.289|    64.26%|   0:00:02.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.238|   -0.657|-447.364| -544.071|    64.26%|   0:00:05.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.238|   -0.657|-447.347| -544.055|    64.26%|   0:00:00.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.238|   -0.657|-447.279| -543.986|    64.28%|   0:00:02.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.239|   -0.657|-447.269| -543.976|    64.29%|   0:00:01.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.239|   -0.657|-447.210| -543.917|    64.29%|   0:00:00.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.239|   -0.657|-447.149| -543.857|    64.37%|   0:00:22.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.240|   -0.657|-446.980| -543.687|    64.44%|   0:00:10.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-447.030| -543.737|    64.47%|   0:00:05.0| 2858.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:36 real=0:02:35 mem=2858.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.657|   -0.657| -96.707| -543.737|    64.47%|   0:00:00.0| 2858.4M|   WC_VIEW|  default| out[37]                                            |
|  -0.657|   -0.657| -96.707| -543.737|    64.47%|   0:00:00.0| 2858.4M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2858.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:36 real=0:02:36 mem=2858.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.657| -96.707|
|reg2reg   |-0.241|-447.030|
|HEPG      |-0.241|-447.030|
|All Paths |-0.657|-543.737|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.657 TNS Slack -543.737 Density 64.47
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 355 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.657| -96.707|
|reg2reg   |-0.241|-447.263|
|HEPG      |-0.241|-447.263|
|All Paths |-0.657|-543.970|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 284 constrained nets 
Layer 7 has 102 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:02:37 real=0:02:37 mem=2858.4M) ***
(I,S,L,T): WC_VIEW: 180.447, 71.9723, 2.84219, 255.262
*** SetupOpt [finish] : cpu/real = 0:02:52.4/0:02:52.4 (1.0), totSession cpu/real = 2:03:23.6/2:19:46.6 (0.9), mem = 2839.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:03:24 mem=2839.3M) ***
Move report: Detail placement moves 3158 insts, mean move: 0.61 um, max move: 5.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U102): (212.20, 96.40) --> (212.20, 91.00)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2839.3MB
Summary Report:
Instances move: 3158 (out of 59646 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 5.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U102) (212.2, 96.4) -> (212.2, 91)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2839.3MB
*** Finished refinePlace (2:03:27 mem=2839.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 284 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:27.5/2:19:50.5 (0.9), mem = 2752.3M
(I,S,L,T): WC_VIEW: 180.447, 71.9723, 2.84219, 255.262
*info: 284 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.657 TNS Slack -543.970 Density 64.48
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.657| -96.707|
|reg2reg   |-0.241|-447.263|
|HEPG      |-0.241|-447.263|
|All Paths |-0.657|-543.970|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.241|   -0.657|-447.263| -543.970|    64.48%|   0:00:00.0| 2773.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-444.335| -541.042|    64.47%|   0:00:09.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-444.168| -540.876|    64.47%|   0:00:00.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-442.094| -538.801|    64.47%|   0:00:00.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.241|   -0.657|-441.383| -538.090|    64.46%|   0:00:04.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_121_/E                            |
|  -0.241|   -0.657|-441.360| -538.067|    64.46%|   0:00:00.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_121_/E                            |
|  -0.241|   -0.657|-441.143| -537.850|    64.46%|   0:00:02.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.241|   -0.657|-441.165| -537.873|    64.46%|   0:00:01.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.241|   -0.657|-441.146| -537.854|    64.46%|   0:00:01.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.241|   -0.657|-441.125| -537.833|    64.46%|   0:00:00.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_22_/E                             |
|  -0.241|   -0.657|-441.145| -537.852|    64.46%|   0:00:01.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_22_/E                             |
|  -0.241|   -0.657|-446.094| -542.801|    64.42%|   0:00:07.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.241|   -0.657|-445.117| -541.825|    64.42%|   0:00:02.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.241|   -0.657|-443.671| -540.379|    64.41%|   0:00:01.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.241|   -0.657|-441.203| -537.910|    64.39%|   0:00:03.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/E                             |
|  -0.241|   -0.657|-441.054| -537.761|    64.39%|   0:00:01.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/E                             |
|  -0.241|   -0.657|-440.339| -537.046|    64.38%|   0:00:02.0| 2852.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_97_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 37 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.241|   -0.840|-407.788| -533.026|    64.38%|   0:00:15.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.241|   -0.840|-407.131| -532.369|    64.38%|   0:00:01.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.241|   -0.840|-406.793| -532.031|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_97_/E                             |
|  -0.241|   -0.840|-406.709| -531.947|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
|  -0.241|   -0.840|-406.090| -531.328|    64.38%|   0:00:01.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/E                           |
|  -0.241|   -0.840|-406.062| -531.300|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/E                           |
|  -0.241|   -0.840|-405.946| -531.183|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_47_/E                           |
|  -0.241|   -0.840|-405.382| -530.620|    64.38%|   0:00:01.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.241|   -0.840|-405.342| -530.580|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.241|   -0.840|-404.048| -529.286|    64.37%|   0:00:03.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_100_/E                          |
|  -0.241|   -0.840|-403.970| -529.208|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_100_/E                          |
|  -0.241|   -0.840|-403.156| -528.394|    64.37%|   0:00:01.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.241|   -0.840|-402.694| -527.931|    64.37%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.241|   -0.840|-402.659| -527.897|    64.38%|   0:00:00.0| 2895.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 26 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.241|   -0.840|-379.430| -506.594|    64.38%|   0:00:14.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -0.241|   -0.840|-378.229| -505.393|    64.38%|   0:00:01.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.241|   -0.840|-377.244| -504.408|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.241|   -0.840|-376.954| -504.118|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.241|   -0.840|-375.411| -502.574|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.241|   -0.840|-374.590| -501.754|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_36_/E                             |
|  -0.241|   -0.840|-371.331| -498.495|    64.37%|   0:00:01.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/cnt_q_reg_3_/D                              |
|  -0.241|   -0.840|-371.115| -498.278|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/cnt_q_reg_3_/D                              |
|  -0.241|   -0.840|-370.639| -497.802|    64.37%|   0:00:00.0| 2921.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/cnt_q_reg_3_/D                              |
|  -0.241|   -0.840|-369.617| -496.781|    64.37%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.241|   -0.840|-369.576| -496.739|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -0.241|   -0.840|-367.304| -494.468|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_45_/E                           |
|  -0.241|   -0.840|-367.144| -494.307|    64.36%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_45_/E                           |
|  -0.241|   -0.840|-367.057| -494.221|    64.36%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_45_/E                           |
|  -0.241|   -0.840|-366.185| -493.349|    64.36%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/E                           |
|  -0.241|   -0.840|-366.062| -493.225|    64.36%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/E                           |
|  -0.241|   -0.840|-366.054| -493.217|    64.36%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/E                           |
|  -0.241|   -0.840|-365.373| -492.537|    64.36%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-365.045| -492.208|    64.36%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-364.900| -492.064|    64.37%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-364.754| -491.917|    64.37%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-364.737| -491.900|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-364.605| -491.768|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.241|   -0.840|-364.623| -491.787|    64.37%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.241|   -0.840|-364.623| -491.787|    64.37%|   0:00:01.0| 2940.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:20 real=0:01:20 mem=2940.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.840|   -0.840|-127.163| -491.787|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  default| out[37]                                            |
|  -0.840|   -0.840|-127.163| -491.787|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  default| out[118]                                           |
|  -0.840|   -0.840|-127.163| -491.787|    64.37%|   0:00:00.0| 2940.4M|   WC_VIEW|  default| out[37]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2940.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:20 mem=2940.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.840|-127.163|
|reg2reg   |-0.241|-364.623|
|HEPG      |-0.241|-364.623|
|All Paths |-0.840|-491.787|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.840 TNS Slack -491.787 Density 64.37
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 20 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.840|-127.163|
|reg2reg   |-0.241|-364.619|
|HEPG      |-0.241|-364.619|
|All Paths |-0.840|-491.782|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 7 has 96 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:22 real=0:01:22 mem=2940.4M) ***
(I,S,L,T): WC_VIEW: 179.713, 71.9373, 2.82484, 254.475
*** SetupOpt [finish] : cpu/real = 0:01:34.6/0:01:34.6 (1.0), totSession cpu/real = 2:05:02.1/2:21:25.2 (0.9), mem = 2921.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:05:02 mem=2921.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2921.3MB
Summary Report:
Instances move: 0 (out of 59672 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2921.3MB
*** Finished refinePlace (2:05:04 mem=2921.3M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 2400.7M, totSessionCpu=2:05:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=2808.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2808.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2818.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2818.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.840  | -0.241  | -0.840  |
|           TNS (ns):|-491.782 |-364.618 |-127.163 |
|    Violating Paths:|  2779   |  2619   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.440%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2818.3M
Info: 347 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2402.62MB/4012.47MB/2580.12MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2402.62MB/4012.47MB/2580.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2402.62MB/4012.47MB/2580.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT)
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 10%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 20%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 30%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 40%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 50%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 60%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 70%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 80%
2023-Mar-12 23:21:56 (2023-Mar-13 06:21:56 GMT): 90%

Finished Levelizing
2023-Mar-12 23:21:57 (2023-Mar-13 06:21:57 GMT)

Starting Activity Propagation
2023-Mar-12 23:21:57 (2023-Mar-13 06:21:57 GMT)
2023-Mar-12 23:21:58 (2023-Mar-13 06:21:58 GMT): 10%
2023-Mar-12 23:21:58 (2023-Mar-13 06:21:58 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:21:59 (2023-Mar-13 06:21:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=2405.21MB/4012.47MB/2580.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 23:21:59 (2023-Mar-13 06:21:59 GMT)
 ... Calculating switching power
2023-Mar-12 23:21:59 (2023-Mar-13 06:21:59 GMT): 10%
2023-Mar-12 23:22:00 (2023-Mar-13 06:22:00 GMT): 20%
2023-Mar-12 23:22:00 (2023-Mar-13 06:22:00 GMT): 30%
2023-Mar-12 23:22:00 (2023-Mar-13 06:22:00 GMT): 40%
2023-Mar-12 23:22:00 (2023-Mar-13 06:22:00 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 23:22:01 (2023-Mar-13 06:22:01 GMT): 60%
2023-Mar-12 23:22:02 (2023-Mar-13 06:22:02 GMT): 70%
2023-Mar-12 23:22:03 (2023-Mar-13 06:22:03 GMT): 80%
2023-Mar-12 23:22:03 (2023-Mar-13 06:22:03 GMT): 90%

Finished Calculating power
2023-Mar-12 23:22:04 (2023-Mar-13 06:22:04 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2405.50MB/4012.47MB/2580.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2405.50MB/4012.47MB/2580.12MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total/peak)=2405.50MB/4012.47MB/2580.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2405.50MB/4012.47MB/2580.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 23:22:04 (2023-Mar-13 06:22:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      185.64404653 	   66.9632%
Total Switching Power:      88.63311229 	   31.9707%
Total Leakage Power:         2.95558340 	    1.0661%
Total Power:               277.23274169
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.9       5.525      0.7832       108.2       39.02
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.579e-06
Combinational                      76.71       66.44       2.125       145.3        52.4
Clock (Combinational)              7.057       16.67     0.04716       23.77       8.575
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              185.6       88.63       2.956       277.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      185.6       88.63       2.956       277.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.057       16.67     0.04716       23.77       8.575
-----------------------------------------------------------------------------------------
Total                              7.057       16.67     0.04716       23.77       8.575
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00353 (CKBD16):           0.1759
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U73 (FA1D4):        0.0002672
*                Total Cap:      4.52657e-10 F
*                Total instances in design: 59786
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2421.98MB/4019.47MB/2580.12MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:18.9/2:21:42.0 (0.9), mem = 2844.4M
(I,S,L,T): WC_VIEW: 179.738, 71.9654, 2.82484, 254.528
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.840  TNS Slack -491.782 Density 64.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    64.44%|        -|  -0.840|-491.782|   0:00:00.0| 2844.4M|
|    64.25%|     1805|  -0.840|-491.338|   0:00:32.0| 2953.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.840  TNS Slack -491.397 Density 64.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 7 has 96 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:36.8) (real = 0:00:37.0) **
(I,S,L,T): WC_VIEW: 178.433, 71.2783, 2.79886, 252.51
*** PowerOpt [finish] : cpu/real = 0:00:37.5/0:00:37.5 (1.0), totSession cpu/real = 2:05:56.4/2:22:19.4 (0.9), mem = 2953.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:05:57 mem=2953.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2953.2MB
Summary Report:
Instances move: 0 (out of 59672 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2953.2MB
*** Finished refinePlace (2:05:58 mem=2953.2M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:07:47, real = 0:07:46, mem = 2436.0M, totSessionCpu=2:05:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:02, real=0:00:01, mem=2913.16M, totSessionCpu=2:06:00).
**optDesign ... cpu = 0:07:48, real = 0:07:47, mem = 2436.0M, totSessionCpu=2:06:00 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2436.00MB/4107.31MB/2580.12MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2436.00MB/4107.31MB/2580.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2436.00MB/4107.31MB/2580.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 23:22:48 (2023-Mar-13 06:22:48 GMT)
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 10%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 20%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 30%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 40%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 50%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 60%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 70%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 80%
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT): 90%

Finished Levelizing
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT)

Starting Activity Propagation
2023-Mar-12 23:22:49 (2023-Mar-13 06:22:49 GMT)
2023-Mar-12 23:22:50 (2023-Mar-13 06:22:50 GMT): 10%
2023-Mar-12 23:22:50 (2023-Mar-13 06:22:50 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:22:51 (2023-Mar-13 06:22:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2438.45MB/4107.31MB/2580.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT)
 ... Calculating switching power
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT): 10%
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT): 20%
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT): 30%
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT): 40%
2023-Mar-12 23:22:52 (2023-Mar-13 06:22:52 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 23:22:53 (2023-Mar-13 06:22:53 GMT): 60%
2023-Mar-12 23:22:54 (2023-Mar-13 06:22:54 GMT): 70%
2023-Mar-12 23:22:55 (2023-Mar-13 06:22:55 GMT): 80%
2023-Mar-12 23:22:56 (2023-Mar-13 06:22:56 GMT): 90%

Finished Calculating power
2023-Mar-12 23:22:56 (2023-Mar-13 06:22:56 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2438.46MB/4107.31MB/2580.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2438.46MB/4107.31MB/2580.12MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2438.46MB/4107.31MB/2580.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2438.46MB/4107.31MB/2580.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 23:22:56 (2023-Mar-13 06:22:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      184.33415473 	   66.9797%
Total Switching Power:      87.94469887 	   31.9556%
Total Leakage Power:         2.93009523 	    1.0647%
Total Power:               275.20894829
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.9       5.511      0.7829       108.2       39.31
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.628e-06
Combinational                       75.4       65.77         2.1       143.3       52.06
Clock (Combinational)              7.057       16.67     0.04716       23.77       8.637
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              184.3       87.94        2.93       275.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      184.3       87.94        2.93       275.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.057       16.67     0.04716       23.77       8.637
-----------------------------------------------------------------------------------------
Total                              7.057       16.67     0.04716       23.77       8.637
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_a_buf_00353 (CKBD16):           0.1759
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U73 (FA1D4):        0.0002672
*                Total Cap:      4.50766e-10 F
*                Total instances in design: 59786
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2455.52MB/4117.81MB/2580.12MB)

** Power Reclaim End WNS Slack -0.840  TNS Slack -491.397 
End: Power Optimization (cpu=0:00:52, real=0:00:52, mem=2811.58M, totSessionCpu=2:06:11).
**optDesign ... cpu = 0:07:59, real = 0:07:58, mem = 2409.4M, totSessionCpu=2:06:11 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:06:14 mem=2813.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 63581
AAE_INFO-618: Total number of nets in the design is 63788,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.8 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:20.0 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 63581. 
Total number of fetched objects 63581
AAE_INFO-618: Total number of nets in the design is 63788,  10.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:34.9 real=0:00:35.0 totSessionCpu=0:01:59 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:38.0 real=0:00:38.0 totSessionCpu=0:01:59 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/coe_eosdata_prI8S9/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [210180 node(s), 289432 edge(s), 1 view(s)] (fixHold) cpu=0:00:47.4 real=0:00:47.0 totSessionCpu=0:02:08 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:47.6/0:00:47.5 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:46.4 real=0:00:48.0 totSessionCpu=2:07:00 mem=2813.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2813.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2823.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/coe_eosdata_prI8S9/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2878.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2878.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2878.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.840  | -0.241  | -0.840  |
|           TNS (ns):|-491.397 |-364.208 |-127.189 |
|    Violating Paths:|  2771   |  2611   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.164  | -0.164  | -0.151  |
|           TNS (ns):|-155.230 | -37.413 |-120.078 |
|    Violating Paths:|  3798   |  1116   |  2814   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.251%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:08:53, real = 0:08:53, mem = 2468.7M, totSessionCpu=2:07:05 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:04.7/2:23:29.2 (0.9), mem = 2856.7M
(I,S,L,T): WC_VIEW: 178.433, 71.2783, 2.79886, 252.51
*info: Run optDesign holdfix with 1 thread.
Info: 347 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:54.0 real=0:00:56.0 totSessionCpu=2:07:08 mem=2883.8M density=64.251% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2890.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=2890.1M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=2900.1M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1642
      TNS :    -155.2338
      #VP :         3790
  Density :      64.251%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:58.0 real=0:01:00.0 totSessionCpu=2:07:12 mem=2900.1M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1642
      TNS :    -155.2338
      #VP :         3790
  Density :      64.251%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.6 real=0:00:02.0
 accumulated cpu=0:00:59.6 real=0:01:01 totSessionCpu=2:07:14 mem=2919.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1642
      TNS :    -155.2338
      #VP :         3790
  Density :      64.251%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:00.0 real=0:01:01 totSessionCpu=2:07:14 mem=2919.2M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6013_FE_OFN3133_array_out_100 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6014_FE_OFN3190_array_out_21 (CKBD0)

    Added inst FE_PHC6015_mem_in_35 (CKBD0)

    Added inst FE_PHC6016_mem_in_26 (CKBD0)

    Added inst FE_PHC6017_inst_16 (CKBD0)

    Added inst FE_PHC6018_mem_in_27 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6019_FE_OCPN4263_array_out_22 (CKBD0)

    Added inst FE_PHC6020_mem_in_2 (CKBD0)

    Added inst FE_PHC6021_mem_in_17 (CKBD0)

    Added inst FE_PHC6022_mem_in_28 (CKBD0)

    Added inst FE_PHC6023_mem_in_4 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6024_FE_OFN3220_array_out_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6025_FE_OFN3174_array_out_20 (CKBD0)

    Added inst FE_PHC6026_inst_7 (CKBD0)

    Added inst core_instance/FE_PHC6027_array_out_1 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6028_array_out_120 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6029_FE_OFN3134_array_out_60 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6030_FE_OFN3228_array_out_40 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC6031_FE_RN_20 (CKBD0)

    Added inst FE_PHC6032_inst_11 (BUFFD1)

    Added inst FE_PHC6033_inst_9 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6034_FE_OCPN4240_array_out_23 (BUFFD1)

    Added inst core_instance/FE_PHC6035_inst_1 (CKBD0)

    Added inst FE_PHC6036_inst_10 (BUFFD0)

    Added inst FE_PHC6037_mem_in_29 (CKBD2)

    Added inst FE_PHC6038_mem_in_3 (CKBD0)

    Added inst FE_PHC6039_mem_in_1 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6040_mem_in_89 (CKBD0)

    Added inst core_instance/FE_PHC6041_inst_0 (CKBD0)

    Added inst FE_PHC6042_inst_8 (CKBD0)

    Added inst FE_PHC6043_mem_in_34 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6044_FE_OFN3798_array_out_62 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6045_FE_OFN3139_array_out_101 (BUFFD1)

    Added inst core_instance/FE_PHC6046_mem_in_90 (CKBD0)

    Added inst FE_PHC6047_mem_in_68 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6048_n3198 (CKBD0)

    Added inst FE_PHC6049_mem_in_10 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6050_FE_OCPN4266_array_out_122 (CKBD2)

    Added inst core_instance/FE_PHC6051_mem_in_87 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6052_n3197 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6053_mem_in_51 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6054_mem_in_66 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6055_mem_in_47 (CKBD0)

    Added inst FE_PHC6056_mem_in_105 (CKBD0)

    Added inst FE_PHC6057_mem_in_92 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6058_mem_in_54 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6059_mem_in_22 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6060_mem_in_58 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6061_mem_in_45 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6062_n3196 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6063_mem_in_50 (CKBD0)

    Added inst core_instance/FE_PHC6064_mem_in_7 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6065_FE_OCPN4270_array_out_2 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6066_FE_OFN3136_array_out_61 (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC6067_mem_in_21 (CKBD0)

    Added inst FE_PHC6068_mem_in_37 (CKBD0)

    Added inst core_instance/FE_PHC6069_pmem_in_95 (BUFFD3)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6070_n3172 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6071_mem_in_64 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PHC6072_fifo_wr_2 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6073_FE_OFN3820_array_out_63 (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC6074_mem_in_80 (CKBD0)

    Added inst FE_PHC6075_inst_4 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6076_mem_in_79 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6077_FE_OFN3796_array_out_102 (BUFFD3)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6078_n3157 (CKBD1)

    Added inst core_instance/FE_PHC6079_mem_in_77 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6080_FE_OCPN4244_array_out_3 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6081_FE_OFN3810_array_out_103 (BUFFD3)

    Added inst FE_PHC6082_inst_3 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6083_key_q_41 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6084_FE_OFN36_n3100 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6085_n2262 (CKBD2)

    Added inst FE_PHC6086_inst_12 (BUFFD6)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6087_FE_OFN3822_array_out_105 (CKBD3)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6088_n2944 (BUFFD1)

    Added inst FE_PHC6089_inst_2 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6090_n2972 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6091_FE_OFN3803_array_out_104 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6092_FE_OFN3814_array_out_108 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6093_FE_OCPN4209_array_out_107 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6094_n2378 (CKBD1)

    Added inst core_instance/FE_PHC6095_inst_15 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6096_n2225 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6097_FE_OFN3144_array_out_106 (CKBD6)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6098_n_128 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6099_n3026 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_PHC6100_key_q_56 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC6101_inst_temp_8 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_PHC6102_n_71 (CKBD2)

    Added inst FE_PHC6103_inst_14 (BUFFD1)

    Added inst core_instance/FE_PHC6104_inst_13 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6105_n2239 (BUFFD3)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6106_n2218 (BUFFD6)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6107_n3058 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6108_n2259 (CKBD2)

    Added inst FE_PHC6109_inst_6 (BUFFD16)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6110_n3029 (CKBD0)

    Added inst core_instance/FE_PHC6111_reset (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6112_n2256 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6113_n2251 (BUFFD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6114_n3057 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6115_n3092 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6116_FE_OFN3804_array_out_110 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_PHC6117_q_temp_390 (BUFFD6)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6118_array_out_80 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6119_FE_OFN3210_array_out_140 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6120_N129 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC6121_n19 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6122_N125 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6123_N147 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6124_N124 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6125_N154 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6126_N162 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6127_N158 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6128_FE_OFN3172_array_out_81 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6129_N188 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6130_FE_OFN3825_array_out_42 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6131_n3103 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6132_n460 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6133_FE_OFN3796_array_out_102 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6134_n1382 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6135_FE_OFN3815_array_out_82 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6136_FE_RN_3 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6137_n1141 (CKBD0)

    Added inst core_instance/FE_PHC6138_FE_OCPN4409_array_out_24 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6139_FE_OCPN4939_array_out_143 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6140_FE_OFN547_n2946 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6141_n3107 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6142_FE_OFN3145_array_out_41 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6143_n41 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6144_n3055 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6145_n40 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6146_array_out_6 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6147_FE_OFN3835_array_out_25 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6148_FE_OCPN4165_array_out_149 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6149_n25 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC6150_n28 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6151_FE_RN_4212_0 (CKBD1)

    Added inst core_instance/FE_PHC6152_reset (BUFFD6)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6153_array_out_155 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6154_array_out_4 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6155_FE_OCPN4611_FE_OFN3148_array_out_119 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC6156_n26 (BUFFD1)

    Added inst core_instance/FE_PHC6157_array_out_5 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6158_array_out_151 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6159_FE_OFN3812_array_out_65 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6160_n326 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6161_FE_OFN3832_array_out_150 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6162_array_out_153 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6163_FE_OCPN4001_array_out_152 (CKBD4)

    Added inst core_instance/FE_PHC6164_array_out_147 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6165_FE_OCPN4938_array_out_64 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6166_FE_OFN3827_array_out_148 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6167_n3101 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6168_FE_OCPN4605_array_out_117 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6169_n3013 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6170_n3135 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6171_array_out_15 (BUFFD1)
    Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OCPC289_array_out_121, resized cell CKBD1 -> cell CKBD0

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6172_n3104 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6173_n95 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6174_n463 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6175_n114 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6176_n113 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6177_n12 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6178_n143 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6179_n94 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6180_n286 (BUFFD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6181_n93 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6182_n285 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6183_n328 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6184_n13 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6185_n368 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6186_n144 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6187_n257 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6188_n253 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6189_N240 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6190_N262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6191_n282 (BUFFD3)

    Added inst core_instance/kmem_instance/FE_PHC6192_FE_OFN197_N234 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6193_n273 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6194_N248 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6195_n120 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6196_n60 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6197_n100 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6198_N256 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6199_n309 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6200_n80 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6201_N238 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6202_N246 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6203_N252 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6204_n38 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6205_N242 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6206_n256 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6207_n364 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6208_n145 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6209_n252 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6210_FE_OFN3817_array_out_67 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6211_n258 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6212_n40 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6213_n346 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6214_FE_OFN3790_array_out_92 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6215_n349 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6216_n474 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6217_n389 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6218_n280 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6219_FE_OCPN3709_array_out_28 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6220_FE_OCPN4935_array_out_26 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6221_n259 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6222_FE_OFN3826_array_out_87 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6223_FE_OFN3836_array_out_43 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6224_FE_OFN3834_array_out_27 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6225_array_out_36 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6226_FE_OCPN4136_array_out_29 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6227_array_out_18 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6228_FE_OFN3806_array_out_88 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6229_array_out_34 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6230_array_out_57 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6231_FE_OFN3792_array_out_32 (BUFFD16)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6232_FE_OFN3255_array_out_72 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6233_array_out_33 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6234_FE_OCPN3967_array_out_91 (CKBD1)
    Committed inst core_instance/psum_mem_instance/U1099, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/psum_mem_instance/U1121, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1715, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/psum_mem_instance/U1562, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1721, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/psum_mem_instance/U1735, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1114, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1205, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1594, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1570, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1580, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1712, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1820, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U1731, resized cell AN4XD1 -> cell AN4D0
    Committed inst core_instance/psum_mem_instance/U1664, resized cell AN4XD1 -> cell AN4D0
    Committed inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1715_0, resized cell INVD1 -> cell INVD0
    Committed inst core_instance/psum_mem_instance/U1753, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1714_0, resized cell INVD1 -> cell INVD0
    Committed inst core_instance/U6, resized cell NR2D1 -> cell NR2D0
    Committed inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U531, resized cell NR2D3 -> cell NR2XD1
    Uncommitted inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1715_0, resized cell INVD0 -> cell INVD1
    Uncommitted inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1714_0, resized cell INVD0 -> cell INVD1
    Uncommitted inst core_instance/psum_mem_instance/U1731, resized cell AN4D0 -> cell AN4XD1
    Uncommitted inst core_instance/psum_mem_instance/U1664, resized cell AN4D0 -> cell AN4XD1

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6235_n202 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6236_n531 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6237_n163 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6238_N70 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6239_n183 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6240_N71 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6241_N70 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6242_N73 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6243_n182 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6244_N86 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6245_N258 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6246_n281 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6247_n424 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6248_n316 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6249_n213 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6250_n173 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6251_n314 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6252_n153 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6253_n172 (CKBD1)

    Added inst core_instance/qmem_instance/FE_PHC6254_n31 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6255_n212 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6256_n193 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6257_n152 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6258_n192 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6259_n3068 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6260_n150 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6261_FE_OCPN3125_array_out_156 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6262_n357 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6263_array_out_159 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6264_n276 (CKBD4)
    Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/U44, resized cell IOA21D1 -> cell IOA21D0

    Added inst core_instance/qmem_instance/FE_PHC6265_FE_OFN157_N262 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6266_FE_OFN135_N246 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC6267_N72 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6268_FE_OFN3170_n (CKBD2)

    Added inst core_instance/qmem_instance/FE_PHC6269_FE_OFN117_N234 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6270_FE_OFN122_N238 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6271_N258 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6272_N236 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6273_N250 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6274_N244 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6275_N254 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6276_N252 (BUFFD1)
    Committed inst core_instance/kmem_instance/U1186, resized cell CKND2D1 -> cell CKND2D0
    Committed inst core_instance/qmem_instance/U13, resized cell NR2D2 -> cell NR2XD1
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1314
      TNS :     -66.9016
      #VP :         2276
      TNS+:      88.3322/284 improved (0.3110 per commit, 56.903%)
  Density :      64.356%
------------------------------------------------------------------------------------------
 264 buffer added (phase total 264, total 264)
 20 inst resized (phase total 20, total 20)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:12.9 real=0:00:13.0
 accumulated cpu=0:01:13 real=0:01:14 totSessionCpu=2:07:27 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 79.09 %
    there are 329 full evals passed out of 416 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6277_FE_OFN3190_array_out_21 (CKBD0)

    Added inst FE_PHC6278_mem_in_28 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6279_FE_OFN3174_array_out_20 (CKBD0)

    Added inst FE_PHC6280_mem_in_29 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6281_FE_OFN3134_array_out_60 (CKBD0)

    Added inst FE_PHC6282_mem_in_35 (CKBD0)

    Added inst FE_PHC6283_mem_in_3 (CKBD0)

    Added inst FE_PHC6284_mem_in_1 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC6285_inst_temp_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6286_FE_OFN3136_array_out_61 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6287_N230 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6288_FE_OFN3133_array_out_100 (CKBD0)

    Added inst core_instance/FE_PHC6289_mem_in_89 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC6290_FE_RN_20 (CKBD0)

    Added inst FE_PHC6291_mem_in_4 (CKBD0)

    Added inst FE_PHC6292_inst_1 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6293_FE_OFN3145_array_out_41 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6294_n3043 (CKBD0)

    Added inst FE_PHC6295_mem_in_10 (CKBD0)

    Added inst core_instance/FE_PHC6296_inst_0 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6297_FE_RN_1142_0 (BUFFD1)

    Added inst FE_PHC6298_inst_8 (BUFFD1)

    Added inst FE_PHC6299_inst_11 (BUFFD1)

    Added inst FE_PHC6300_inst_9 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6301_FE_OFN3139_array_out_101 (BUFFD1)

    Added inst FE_PHC6302_inst_10 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6303_FE_OFN3228_array_out_40 (CKBD1)

    Added inst FE_PHC6304_mem_in_34 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6305_n3198 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6306_FE_RN_1143_0 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6307_FE_OFN3798_array_out_62 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6308_n3125 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6309_n3197 (CKBD1)

    Added inst FE_PHC6310_mem_in_37 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6311_n3124 (CKBD1)

    Added inst FE_PHC6312_inst_16 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC6313_n460 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6314_FE_OFN191_N230 (CKBD2)

    Added inst FE_PHC6315_mem_in_17 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6316_mem_in_47 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_PHC6317_FE_OFN1_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6318_FE_OFN3796_array_out_102 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6319_FE_OFN3810_array_out_103 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6320_FE_OCPN4263_array_out_22 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6321_FE_OFN3822_array_out_105 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6322_FE_OFN3144_array_out_106 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6323_n3177 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6324_FE_OFN547_n2946 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6325_FE_OFN3803_array_out_104 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6326_FE_OCPN4209_array_out_107 (CKBD0)

    Added inst core_instance/FE_PHC6327_inst_12 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6328_array_out_57 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6329_n3175 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6330_n3174 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6331_n42 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6332_n2972 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6333_FE_OFN3814_array_out_108 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6334_n2200 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6335_inst_13 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6336_n85 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6337_n1402 (CKBD1)

    Added inst core_instance/FE_PHC6338_reset (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6339_n3016 (CKBD0)

    Added inst core_instance/FE_PHC6340_inst_15 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6341_n2216 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6342_FE_OFN3804_array_out_110 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6343_FE_OFN3220_array_out_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6344_array_out_120 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6345_FE_OCPN4270_array_out_2 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6346_array_out_80 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6347_n1081 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6348_array_out_1 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6349_n1292 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6350_FE_OFN3820_array_out_63 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6351_FE_OCPN4240_array_out_23 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6352_n3065 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6353_FE_OFN3255_array_out_72 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6354_n410 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6355_FE_OFN3812_array_out_65 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6356_FE_OCPN4938_array_out_64 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6357_n45 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6358_FE_OFN3827_array_out_148 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6359_array_out_4 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6360_FE_OFN3826_array_out_87 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6361_n3074 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6362_array_out_151 (CKBD0)

    Added inst core_instance/FE_PHC6363_array_out_5 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6364_FE_OCPN4165_array_out_149 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6365_FE_RN_4212_0 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6366_FE_OFN3817_array_out_67 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6367_array_out_147 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6368_FE_OFN3806_array_out_88 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6369_n3026 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6370_FE_OFN3805_array_out_66 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6371_n2374 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6372_n38 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6373_n3058 (CKBD0)

    Added inst core_instance/FE_PHC6374_reset (BUFFD16)

    Added inst core_instance/kmem_instance/FE_PHC6375_n35 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6376_n3013 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6377_FE_OFN3790_array_out_92 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6378_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6379_FE_OCPN4244_array_out_3 (CKBD2)
    Committed inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6078_n3157, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6094_n2378, resized cell CKBD1 -> cell CKBD0

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6380_n466 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC6381_N71 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6382_n532 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6383_N96 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6384_n467 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6385_n388 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC6386_N86 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6387_N73 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6388_N70 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6389_N238 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6390_n316 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6391_n393 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6392_n314 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6393_n274 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6394_n387 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6395_array_out_36 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6396_FE_OFN3834_array_out_27 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6397_FE_RN_10514_0 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6398_FE_OFN3835_array_out_25 (CKBD2)

    Added inst core_instance/FE_PHC6399_FE_OCPN4409_array_out_24 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6400_FE_OFN3792_array_out_32 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6401_array_out_159 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6402_n357 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6403_array_out_35 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6404_FE_OFN3819_array_out_8 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6405_n3088 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6406_FE_RN_3 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6407_FE_OCPN3709_array_out_28 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6408_array_out_33 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6409_array_out_34 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6133_FE_OFN3796_array_out_102, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC4995_FE_OCPN4939_array_out_143, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OCPC3862_array_out_142, resized cell BUFFD0 -> cell CKBD0
    Committed inst core_instance/qmem_instance/FE_OFC2168_inst_12, resized cell INVD1 -> cell CKND0

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6410_FE_OFN3787_n16 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6411_n14 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6412_n261 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6413_n258 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6414_FE_PSN5841_array_out_33 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6415_n14 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6416_n278 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6417_n12 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6418_FE_OCPN4611_FE_OFN3148_array_out_119 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6419_n217 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6420_n177 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6421_array_out_18 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6218_n280, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/U138, resized cell NR2D3 -> cell NR2XD1
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_1856_0, resized cell CKND2D1 -> cell CKND2D0
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1128
      TNS :     -32.5001
      #VP :         1108
      TNS+:      34.4015/154 improved (0.2234 per commit, 51.421%)
  Density :      64.412%
------------------------------------------------------------------------------------------
 145 buffer added (phase total 409, total 409)
 9 inst resized (phase total 29, total 29)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:06.4 real=0:00:06.0
 accumulated cpu=0:01:19 real=0:01:21 totSessionCpu=2:07:33 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 67.14 %
    there are 190 full evals passed out of 283 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6422_FE_OCPN4280_array_out_1 (CKBD0)

    Added inst FE_PHC6423_mem_in_1 (CKBD0)

    Added inst FE_PHC6424_mem_in_3 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC6425_N230 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6426_array_out_120 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6427_FE_OFN3133_array_out_100 (CKBD0)

    Added inst FE_PHC6428_mem_in_10 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6429_FE_OFN3220_array_out_0 (BUFFD1)

    Added inst core_instance/FE_PHC6430_inst_0 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6431_FE_OFN181_n1227 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6432_FE_OFN3796_array_out_102 (BUFFD2)

    Added inst FE_PHC6433_mem_in_37 (CKBD0)

    Added inst FE_PHC6434_inst_11 (BUFFD1)

    Added inst core_instance/qmem_instance/FE_PHC6435_FE_OFN3162_n (CKBD0)

    Added inst FE_PHC6436_inst_9 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6437_FE_OFN3139_array_out_101 (BUFFD1)

    Added inst FE_PHC6438_inst_8 (CKBD2)

    Added inst FE_PHC6439_inst_10 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6440_n3158 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6441_n3030 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6442_n3115 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6443_n3157 (CKBD1)

    Added inst FE_PHC6444_inst_16 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6445_n109 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC6446_n3041 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6447_FE_RN_1142_0 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC6448_n21 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6449_FE_OFN3790_array_out_92 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6450_n3037 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6451_FE_OCPN4206_array_out_127 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6452_n3124 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6453_n1686 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6454_n3075 (CKBD1)

    Added inst core_instance/FE_PHC6455_reset (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6456_q_temp_312 (CKBD2)

    Added inst core_instance/kmem_instance/FE_PHC6457_n35 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6458_FE_OFN3806_array_out_88 (BUFFD12)

    Added inst core_instance/qmem_instance/FE_PHC6459_n45 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6460_n2118 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6461_FE_OFN3826_array_out_87 (BUFFD6)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6462_n3124 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6463_n2184 (CKBD1)

    Added inst core_instance/FE_PHC6464_inst_12 (BUFFD3)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6465_n3034 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6466_q_temp_288 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6467_q_temp_320 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6468_n2148 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6469_n2185 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6470_q_temp_296 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC6471_n38 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6472_n2187 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6473_q_temp_272 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6474_q_temp_256 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6475_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6476_n2372 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6477_n2055 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6478_n2136 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6479_FE_OCPN4270_array_out_2 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6480_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6481_n3072 (CKBD0)

    Added inst core_instance/FE_PHC6482_n5 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6483_FE_OFN3810_array_out_103 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6484_FE_OCPN4244_array_out_3 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6485_FE_OFN3136_array_out_61 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6486_FE_OFN3798_array_out_62 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6487_n453 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6488_FE_OCPN4244_array_out_3 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC6489_n3162 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6490_FE_OFN3812_array_out_65 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6491_n3172 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6492_array_out_4 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6493_array_out_5 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6494_array_out_6 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6495_FE_OCPN4053_n101 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6496_FE_OFN3817_array_out_67 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6497_array_out_18 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6498_array_out_57 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6499_FE_RN_3 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6500_FE_OFN3816_array_out_69 (BUFFD8)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6501_n3119 (BUFFD1)
    Committed inst core_instance/kmem_instance/U56, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC448_reset, resized cell INVD1 -> cell CKND1
    Committed inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC2422_key_q_35, resized cell INVD1 -> cell INVD0
    Committed inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1286, resized cell NR2D1 -> cell NR2XD0

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6502_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6503_FE_OFN3190_array_out_21 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6504_N71 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6505_FE_OFN3817_array_out_67 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6506_N96 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6507_N72 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6508_n256 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6509_FE_OCPN4240_array_out_23 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6510_FE_OCPN4263_array_out_22 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6511_n326 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6512_FE_OFN3827_array_out_148 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6513_FE_OCPN3289_FE_OFN3822_array_out_105 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC6514_array_out_147 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6515_FE_OFN3144_array_out_106 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6516_FE_OCPN4209_array_out_107 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6517_n2993 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6518_n3058 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6519_n2381 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6520_FE_OFN3804_array_out_110 (CKBD0)
    Committed inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U295, resized cell CKND2D1 -> cell CKND2D0
    Committed inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6353_FE_OFN3255_array_out_72, resized cell CKBD1 -> cell CKBD0

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6521_array_out_33 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6522_array_out_33 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6523_array_out_36 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6524_FE_OCPN2742_array_out_33 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6525_FE_OFN3792_array_out_32 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6526_FE_OCPN4136_array_out_29 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6527_FE_OFN3835_array_out_25 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6528_array_out_35 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6529_FE_OCPN4935_array_out_26 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6530_FE_OCPN3709_array_out_28 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6531_array_out_34 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6532_FE_OCPN3709_array_out_28 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6414_FE_PSN5841_array_out_33, resized cell CKBD1 -> cell BUFFD0
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6409_array_out_34, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0953
      TNS :     -20.4359
      #VP :          708
      TNS+:      12.0642/119 improved (0.1014 per commit, 37.121%)
  Density :      64.453%
------------------------------------------------------------------------------------------
 111 buffer added (phase total 520, total 520)
 8 inst resized (phase total 37, total 37)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:08.5 real=0:00:09.0
 accumulated cpu=0:01:28 real=0:01:29 totSessionCpu=2:07:42 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 59.11 %
    there are 146 full evals passed out of 247 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6533_FE_OFN3220_array_out_0 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6534_FE_OFN3133_array_out_100 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6535_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6536_FE_OCPN4280_array_out_1 (CKBD0)

    Added inst FE_PHC6537_mem_in_1 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6538_FE_OFN3139_array_out_101 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6539_n3071 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6540_FE_OCPN4270_array_out_2 (CKBD2)

    Added inst core_instance/FE_PHC6541_inst_0 (BUFFD1)

    Added inst FE_PHC6542_mem_in_10 (CKBD0)

    Added inst FE_PHC6543_inst_1 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6544_FE_OFN3798_array_out_62 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6545_FE_OCPN4244_array_out_3 (CKBD4)

    Added inst FE_PHC6546_inst_9 (CKBD1)

    Added inst FE_PHC6547_mem_in_37 (CKBD0)

    Added inst FE_PHC6548_inst_8 (CKBD2)

    Added inst FE_PHC6549_inst_11 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6550_FE_OFN3136_array_out_61 (CKBD1)

    Added inst FE_PHC6551_inst_10 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6552_FE_OFN3796_array_out_102 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6553_FE_OFN3812_array_out_65 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6554_FE_OCPN4244_array_out_3 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6555_FE_OFN3790_array_out_92 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6556_array_out_5 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6557_FE_OFN3255_array_out_72 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6558_FE_OFN3817_array_out_67 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6559_array_out_4 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6560_array_out_6 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6561_FE_OCPN4206_array_out_127 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC6562_array_out_57 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6563_n2152 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC6564_inst_12 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6565_n2148 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6566_FE_RN_3 (CKBD0)

    Added inst core_instance/FE_PHC6567_reset (BUFFD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6568_FE_OFN3816_array_out_69 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6569_q_temp_288 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6570_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC6571_n3098 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6572_n2185 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6573_n3072 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6574_inst_9 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6575_N276 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6576_n30 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6577_n24 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6578_n3039 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6579_FE_OFN3144_array_out_106 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6580_FE_OCPN4209_array_out_107 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6581_reset (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6582_n3015 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6583_n268 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6584_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6585_n28 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6586_n37 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6587_n3020 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6588_FE_OFN3144_array_out_106 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6589_n41 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6590_FE_OFN3144_array_out_106 (CKBD2)
    Committed inst core_instance/kmem_instance/FE_OFC435_N238, resized cell CKBD1 -> cell BUFFD0

    Added inst core_instance/psum_mem_instance/FE_PHC6591_N106 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6592_FE_OFN3190_array_out_21 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6593_N164 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6594_n182 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6595_n142 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6596_FE_OCPN4240_array_out_23 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6597_array_out_31 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6598_array_out_36 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6599_FE_OCPN4136_array_out_29 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6600_FE_OCPN2667_array_out_36 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6601_FE_OFN3792_array_out_32 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6602_array_out_36 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6603_FE_OCPN2742_array_out_33 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6604_FE_PSN5841_array_out_33 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6605_array_out_34 (CKBD1)
    Committed inst core_instance/psum_mem_instance/U1542, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/psum_mem_instance/U1358, resized cell ND2D1 -> cell ND2D0
    Committed inst core_instance/psum_mem_instance/U1591, resized cell ND2D1 -> cell CKND2D0
    Committed inst core_instance/psum_mem_instance/U6, resized cell NR2D1 -> cell NR2XD0

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6606_array_out_34 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6521_array_out_33, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6522_array_out_33, resized cell CKBD1 -> cell BUFFD0
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0844
      TNS :      -9.3690
      #VP :          411
      TNS+:      11.0669/81 improved (0.1366 per commit, 54.154%)
  Density :      64.479%
------------------------------------------------------------------------------------------
 74 buffer added (phase total 594, total 594)
 7 inst resized (phase total 44, total 44)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.7 real=0:00:04.0
 accumulated cpu=0:01:31 real=0:01:33 totSessionCpu=2:07:45 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 61.99 %
    there are 106 full evals passed out of 171 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6607_FE_OFN3133_array_out_100 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6608_FE_OFN3174_array_out_20 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6609_FE_OFN3798_array_out_62 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6610_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6611_FE_OFN3139_array_out_101 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6612_FE_OFN3136_array_out_61 (CKBD0)

    Added inst core_instance/FE_PHC6613_n5 (CKBD2)

    Added inst core_instance/psum_mem_instance/FE_PHC6614_FE_OFN359_inst_0 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6615_n3020 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6616_FE_OFN3812_array_out_65 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6617_FE_OFN3144_array_out_106 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6618_n3099 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6619_FE_OFN3790_array_out_92 (CKBD1)

    Added inst FE_PHC6620_inst_8 (CKBD2)

    Added inst FE_PHC6621_inst_11 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6622_FE_OCPN4206_array_out_127 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6623_FE_OFN3817_array_out_67 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6624_inst_9 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6625_n2697 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_PHC6626_n25 (CKBD2)

    Added inst core_instance/kmem_instance/FE_PHC6627_n35 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6628_reset (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6629_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6630_FE_OFN3190_array_out_21 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6631_FE_OFN3139_array_out_101 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6632_FE_OFN305_N262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6633_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC6634_n3043 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6635_N286 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6636_FE_OFN3817_array_out_67 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6637_FE_OFN3190_array_out_21 (BUFFD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6638_array_out_34 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6639_FE_OFN356_N294 (BUFFD6)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6640_array_out_31 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6641_inst_8 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6642_FE_OCPN4136_array_out_29 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6643_array_out_33 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6644_FE_OFN3792_array_out_32 (CKBD0)

    Added inst core_instance/FE_PHC6645_reset (BUFFD8)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6646_FE_OFN3220_array_out_0 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6647_FE_OCPN4270_array_out_2 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6648_n46 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6649_n29 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6650_FE_OCPN4244_array_out_3 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6651_FE_OFN3792_array_out_32 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6652_FE_RN_3 (CKBD0)
    Committed inst core_instance/psum_mem_instance/FE_PHC5330_n40, resized cell BUFFD1 -> cell BUFFD0
    Committed inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6598_array_out_36, resized cell CKBD1 -> cell BUFFD0

    Added inst core_instance/psum_mem_instance/FE_PHC6653_FE_OFN3056_n (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6654_FE_OFN346_N288 (BUFFD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6655_n688 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0745
      TNS :      -3.0596
      #VP :          171
      TNS+:       6.3094/51 improved (0.1237 per commit, 67.343%)
  Density :      64.498%
------------------------------------------------------------------------------------------
 49 buffer added (phase total 643, total 643)
 2 inst resized (phase total 46, total 46)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:03.3 real=0:00:03.0
 accumulated cpu=0:01:35 real=0:01:36 totSessionCpu=2:07:49 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 58.62 %
    there are 68 full evals passed out of 116 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6656_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6657_FE_OFN305_N262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6658_FE_OFN3174_array_out_20 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6659_FE_OFN3190_array_out_21 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC6660_inst_9 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6661_FE_OFN3812_array_out_65 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6662_FE_OCPN4270_array_out_2 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6663_FE_OFN3136_array_out_61 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_PHC6664_n25 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6665_FE_OCPN4136_array_out_29 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6666_FE_OFN3144_array_out_106 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6667_array_out_31 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC6668_FE_OCPN4206_array_out_127 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6669_FE_OFN3817_array_out_67 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6670_FE_OCPN4244_array_out_3 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6671_n2999 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6672_FE_RN_3 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC6673_n1899 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6674_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/FE_PHC6675_reset (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6676_n34 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6677_FE_OFN3812_array_out_65 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6678_FE_OFN3144_array_out_106 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC5032_FE_OFN3133_array_out_100, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6607_FE_OFN3133_array_out_100, resized cell BUFFD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6588_FE_OFN3144_array_out_106, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0574
      TNS :      -1.4790
      #VP :          117
      TNS+:       1.5806/26 improved (0.0608 per commit, 51.660%)
  Density :      64.506%
------------------------------------------------------------------------------------------
 23 buffer added (phase total 666, total 666)
 3 inst resized (phase total 49, total 49)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.3 real=0:00:01.0
 accumulated cpu=0:01:36 real=0:01:38 totSessionCpu=2:07:50 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 55.36 %
    there are 31 full evals passed out of 56 
===========================================================================================

Starting Phase 1 Step 2 Iter 7 ...

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6679_FE_OFN3134_array_out_60 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC6680_FE_OFN305_N262 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6681_n404 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6682_n444 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6683_n424 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6684_FE_OFN3136_array_out_61 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6685_n34 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6686_FE_OFN3817_array_out_67 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6687_FE_OFN3144_array_out_106 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6688_FE_OFN3812_array_out_65 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6689_array_out_31 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC6690_FE_OFN3144_array_out_106 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6691_FE_OCPN4136_array_out_29 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_PHC6692_n25 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6693_FE_RN_3 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6694_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6695_FE_OFN3136_array_out_61 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6406_FE_RN_3, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0574
      TNS :      -0.9657
      #VP :           55
      TNS+:       0.5133/18 improved (0.0285 per commit, 34.706%)
  Density :      64.512%
------------------------------------------------------------------------------------------
 17 buffer added (phase total 683, total 683)
 1 inst resized (phase total 50, total 50)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.8 real=0:00:01.0
 accumulated cpu=0:01:37 real=0:01:38 totSessionCpu=2:07:51 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 47.50 %
    there are 19 full evals passed out of 40 
===========================================================================================

Starting Phase 1 Step 2 Iter 8 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6696_FE_RN_3 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6697_n3186 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6698_n3185 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC6699_n3184 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6700_FE_OCPN4136_array_out_29 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6701_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6702_n404 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6703_n444 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6704_FE_OFN3136_array_out_61 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6705_FE_OFN3812_array_out_65 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6672_FE_RN_3, resized cell CKBD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.7788
      #VP :           45
      TNS+:       0.1869/11 improved (0.0170 per commit, 19.354%)
  Density :      64.515%
------------------------------------------------------------------------------------------
 10 buffer added (phase total 693, total 693)
 1 inst resized (phase total 51, total 51)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:01:38 real=0:01:39 totSessionCpu=2:07:51 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 38.24 %
    there are 13 full evals passed out of 34 
===========================================================================================

Starting Phase 1 Step 2 Iter 9 ...

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6706_FE_OFN3136_array_out_61 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6707_FE_RN_3 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC6708_FE_OFN3812_array_out_65 (BUFFD12)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6709_FE_OCPN3967_array_out_91 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.7423
      #VP :           37
      TNS+:       0.0365/4 improved (0.0091 per commit, 4.687%)
  Density :      64.518%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 697, total 697)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.6 real=0:00:00.0
 accumulated cpu=0:01:38 real=0:01:40 totSessionCpu=2:07:52 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 14.81 %
    there are 4 full evals passed out of 27 
===========================================================================================

Starting Phase 1 Step 2 Iter 10 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6710_FE_RN_3 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.7232
      #VP :           37
      TNS+:       0.0191/1 improved (0.0191 per commit, 2.573%)
  Density :      64.519%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 698, total 698)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:01:39 real=0:01:40 totSessionCpu=2:07:53 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 5.26 %
    there are 1 full evals passed out of 19 
===========================================================================================

Starting Phase 1 Step 2 Iter 11 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6711_FE_RN_3 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.7040
      #VP :           37
      TNS+:       0.0192/1 improved (0.0192 per commit, 2.655%)
  Density :      64.519%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 699, total 699)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:39 real=0:01:41 totSessionCpu=2:07:53 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 12 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6712_FE_RN_3 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.6870
      #VP :           36
      TNS+:       0.0170/1 improved (0.0170 per commit, 2.415%)
  Density :      64.519%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 700, total 700)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:40 real=0:01:41 totSessionCpu=2:07:54 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 7.69 %
    there are 1 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 13 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6713_FE_RN_3 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.6705
      #VP :           35
      TNS+:       0.0165/1 improved (0.0165 per commit, 2.402%)
  Density :      64.519%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 701, total 701)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:40 real=0:01:41 totSessionCpu=2:07:54 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 7.69 %
    there are 1 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 14 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6714_FE_RN_3 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.6546
      #VP :           34
      TNS+:       0.0159/1 improved (0.0159 per commit, 2.371%)
  Density :      64.520%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 702, total 702)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:40 real=0:01:42 totSessionCpu=2:07:54 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 7.69 %
    there are 1 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 15 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6715_FE_RN_3 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.6393
      #VP :           33
      TNS+:       0.0153/1 improved (0.0153 per commit, 2.337%)
  Density :      64.520%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 703, total 703)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:41 real=0:01:42 totSessionCpu=2:07:55 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 7.69 %
    there are 1 full evals passed out of 13 
===========================================================================================

Starting Phase 1 Step 2 Iter 16 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6716_n120 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6717_n100 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6718_FE_RN_3 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6719_FE_RN_3 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 16 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.5884
      #VP :           30
      TNS+:       0.0509/4 improved (0.0127 per commit, 7.962%)
  Density :      64.521%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 707, total 707)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:41 real=0:01:43 totSessionCpu=2:07:55 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 14.29 %
    there are 4 full evals passed out of 28 
===========================================================================================

Starting Phase 1 Step 2 Iter 17 ...

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6720_n120 (CKBD1)
===========================================================================================
  Phase 1 : Step 2 Iter 17 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.5826
      #VP :           29
      TNS+:       0.0058/1 improved (0.0058 per commit, 0.986%)
  Density :      64.522%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 708, total 708)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:01.0
 accumulated cpu=0:01:42 real=0:01:43 totSessionCpu=2:07:56 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 18 ...
===========================================================================================
  Phase 1 : Step 2 Iter 18 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.5826
      #VP :           29
  Density :      64.522%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 708, total 708)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:01:42 real=0:01:43 totSessionCpu=2:07:56 mem=3033.7M
===========================================================================================


*info:    Total 708 cells added for Phase I
*info:    Total 51 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3033.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3033.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3033.7M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0510
      TNS :      -0.5826
      #VP :           29
  Density :      64.522%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:44 real=0:01:45 totSessionCpu=2:07:58 mem=3033.7M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6721_FE_PSN5510_array_out_37 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6722_FE_OCPN2741_array_out_38 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6723_array_out_37 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6724_FE_OCPN4136_array_out_29 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC6725_FE_OCPN4456_FE_OFN475_n19 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6726_array_out_33 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6727_array_out_39 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6728_FE_OCPN3967_array_out_91 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6729_FE_OCPN4323_array_out_39 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0241
      TNS :      -0.2320
      #VP :           14
      TNS+:       0.3506/9 improved (0.0390 per commit, 60.179%)
  Density :      64.526%
------------------------------------------------------------------------------------------
 9 buffer added (phase total 9, total 717)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:01:44 real=0:01:46 totSessionCpu=2:07:58 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 11 full evals passed out of 11 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6730_array_out_39 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6731_n60 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC6732_array_out_33 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6733_FE_OCPN3967_array_out_91 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0152
      TNS :      -0.0280
      #VP :            5
      TNS+:       0.2040/4 improved (0.0510 per commit, 87.931%)
  Density :      64.527%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 13, total 721)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.5 real=0:00:00.0
 accumulated cpu=0:01:45 real=0:01:46 totSessionCpu=2:07:59 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 7 full evals passed out of 7 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC6734_n2972 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC6735_FE_OCPN3967_array_out_91 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0280/2 improved (0.0140 per commit, 100.000%)
  Density :      64.528%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 15, total 723)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.4 real=0:00:00.0
 accumulated cpu=0:01:45 real=0:01:47 totSessionCpu=2:07:59 mem=3033.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================


*info:    Total 15 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3033.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3033.7M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=3033.7M

*** Finished Core Fixing (fixHold) cpu=0:01:47 real=0:01:49 totSessionCpu=2:08:01 mem=3033.7M density=64.528% ***

*info:
*info: Added a total of 723 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUFFD0' used
*info:          136 cells of type 'BUFFD1' used
*info:            2 cells of type 'BUFFD12' used
*info:            3 cells of type 'BUFFD16' used
*info:            3 cells of type 'BUFFD2' used
*info:           13 cells of type 'BUFFD3' used
*info:            1 cell  of type 'BUFFD4' used
*info:            6 cells of type 'BUFFD6' used
*info:            4 cells of type 'BUFFD8' used
*info:          274 cells of type 'CKBD0' used
*info:          186 cells of type 'CKBD1' used
*info:           46 cells of type 'CKBD2' used
*info:            1 cell  of type 'CKBD3' used
*info:           43 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used
*info:
*info: Total 51 instances resized
*info:       in which 0 FF resizing
*info:

*summary:     59 instances changed cell type
*	:      2 instances changed cell type from 'AN4D0' to 'AN4XD1'
*	:      2 instances changed cell type from 'AN4XD1' to 'AN4D0'
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      4 instances changed cell type from 'BUFFD1' to 'CKBD0'
*	:      4 instances changed cell type from 'CKBD1' to 'BUFFD0'
*	:     10 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      3 instances changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'INVD0' to 'INVD1'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND0'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND1'
*	:      3 instances changed cell type from 'INVD1' to 'INVD0'
*	:      1 instance  changed cell type from 'IOA21D1' to 'IOA21D0'
*	:     13 instances changed cell type from 'ND2D1' to 'CKND2D0'
*	:      5 instances changed cell type from 'ND2D1' to 'ND2D0'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2D0'
*	:      2 instances changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'NR2D2' to 'NR2XD1'
*	:      2 instances changed cell type from 'NR2D3' to 'NR2XD1'
*** Finish Post Route Hold Fixing (cpu=0:01:47 real=0:01:49 totSessionCpu=2:08:01 mem=3033.7M density=64.528%) ***
(I,S,L,T): WC_VIEW: 179.766, 72.1004, 2.81347, 254.68
*** HoldOpt [finish] : cpu/real = 0:00:56.8/0:00:56.7 (1.0), totSession cpu/real = 2:08:01.5/2:24:25.9 (0.9), mem = 3014.6M
**INFO: total 764 insts, 0 nets marked don't touch
**INFO: total 764 insts, 0 nets marked don't touch DB property
**INFO: total 764 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:08:02 mem=3014.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3014.6MB
Summary Report:
Instances move: 0 (out of 60395 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3014.6MB
*** Finished refinePlace (2:08:04 mem=3014.6M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:09:52, real = 0:09:53, mem = 2423.3M, totSessionCpu=2:08:04 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=2819.63M, totSessionCpu=2:08:07).
**optDesign ... cpu = 0:09:55, real = 0:09:55, mem = 2424.5M, totSessionCpu=2:08:07 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.241 ns

Start Layer Assignment ...
WNS(-0.241ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 57 cadidates out of 64511.
Total Assign Layers on 0 Nets (cpu 0:00:00.8).
GigaOpt: setting up router preferences
        design wns: -0.2415
        slack threshold: 1.2085
GigaOpt: 29 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1924 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.840 ns

Start Layer Assignment ...
WNS(-0.840ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 57 cadidates out of 64511.
Total Assign Layers on 0 Nets (cpu 0:00:01.0).
GigaOpt: setting up router preferences
        design wns: -0.8399
        slack threshold: 0.6101
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1924 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2922.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2922.5M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2922.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2922.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.840  | -0.241  | -0.840  |
|           TNS (ns):|-492.504 |-365.315 |-127.189 |
|    Violating Paths:|  2804   |  2644   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2922.5M
**optDesign ... cpu = 0:10:02, real = 0:10:02, mem = 2363.2M, totSessionCpu=2:08:14 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2154
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2154

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 12 23:25:02 2023
#
#num needed restored net=0
#need_extraction net=0 (total=64511)
#Processed 10148 dirty instances, 4963 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(6879 insts marked dirty, reset pre-exisiting dirty flag on 6993 insts, 12358 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 12 23:25:07 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64509 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2148.00 (MB), peak = 2671.79 (MB)
#Merging special wires: starts on Sun Mar 12 23:25:11 2023 with memory = 2149.02 (MB), peak = 2671.79 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 408.07500 80.91000 ) on M1 for NET core_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 399.32000 81.09000 ) on M1 for NET core_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 395.52000 81.09000 ) on M1 for NET core_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 391.72000 81.09000 ) on M1 for NET core_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 425.43500 25.30000 ) on M1 for NET core_instance/CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 291.03500 73.90000 ) on M1 for NET core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 414.20500 358.20000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 429.32000 338.51000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 425.52000 338.51000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 356.87500 54.11000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.72000 54.11000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 347.40500 45.00000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.72000 43.31000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.47500 43.31000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 343.20500 39.80000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 377.20000 37.80000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 342.60500 21.80000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 586.47500 243.09000 ) on M1 for NET core_instance/ofifo_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 580.47500 239.49000 ) on M1 for NET core_instance/ofifo_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.07500 343.89000 ) on M1 for NET core_instance/CTS_40. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#11918 routed nets are extracted.
#    9240 (14.32%) extracted nets are partially routed.
#51926 routed net(s) are imported.
#438 (0.68%) nets are without wires.
#229 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 64511.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 12 23:25:13 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 16.31 (MB)
#Total memory = 2154.03 (MB)
#Peak memory = 2671.79 (MB)
#
#
#Start global routing on Sun Mar 12 23:25:13 2023
#
#
#Start global routing initialization on Sun Mar 12 23:25:13 2023
#
#Number of eco nets is 9255
#
#Start global routing data preparation on Sun Mar 12 23:25:13 2023
#
#Start routing resource analysis on Sun Mar 12 23:25:13 2023
#
#Routing resource analysis is done on Sun Mar 12 23:25:16 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3367          80       53130    68.39%
#  M2             V        3382          84       53130     0.86%
#  M3             H        3447           0       53130     0.01%
#  M4             V        3402          64       53130     0.00%
#  M5             H        3447           0       53130     0.00%
#  M6             V        3466           0       53130     0.00%
#  M7             H         862           0       53130     0.00%
#  M8             V         866           0       53130     0.00%
#  --------------------------------------------------------------
#  Total                  22240       0.82%      425040     8.66%
#
#  376 nets (0.58%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 12 23:25:16 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2165.32 (MB), peak = 2671.79 (MB)
#
#
#Global routing initialization is done on Sun Mar 12 23:25:17 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2167.13 (MB), peak = 2671.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2204.51 (MB), peak = 2671.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2216.71 (MB), peak = 2671.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2216.72 (MB), peak = 2671.79 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2235.93 (MB), peak = 2671.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
#Total number of routable nets = 64282.
#Total number of nets in the design = 64511.
#
#9693 routable nets have only global wires.
#54589 routable nets have only detail routed wires.
#292 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#247 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                161          131                89            9401  
#-------------------------------------------------------------------------------
#        Total                161          131                89            9401  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                376          163               113           63743  
#-------------------------------------------------------------------------------
#        Total                376          163               113           63743  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            4(0.02%)      0(0.00%)   (0.02%)
#  M2           31(0.06%)      6(0.01%)   (0.07%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     35(0.01%)      6(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1340480 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 11036 um.
#Total wire length on LAYER M2 = 385636 um.
#Total wire length on LAYER M3 = 472907 um.
#Total wire length on LAYER M4 = 346898 um.
#Total wire length on LAYER M5 = 96568 um.
#Total wire length on LAYER M6 = 13669 um.
#Total wire length on LAYER M7 = 6762 um.
#Total wire length on LAYER M8 = 7005 um.
#Total number of vias = 417207
#Total number of multi-cut vias = 271393 ( 65.0%)
#Total number of single cut vias = 145814 ( 35.0%)
#Up-Via Summary (total 417207):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            140120 ( 66.5%)     70434 ( 33.5%)     210554
# M2              4628 (  2.9%)    154187 ( 97.1%)     158815
# M3               494 (  1.3%)     38755 ( 98.7%)      39249
# M4               179 (  2.9%)      6014 ( 97.1%)       6193
# M5               149 ( 10.4%)      1278 ( 89.6%)       1427
# M6               156 ( 30.3%)       359 ( 69.7%)        515
# M7                88 ( 19.4%)       366 ( 80.6%)        454
#-----------------------------------------------------------
#               145814 ( 35.0%)    271393 ( 65.0%)     417207 
#
#Total number of involved priority nets 144
#Maximum src to sink distance for priority net 353.8
#Average of max src_to_sink distance for priority net 40.6
#Average of ave src_to_sink distance for priority net 25.2
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 82.46 (MB)
#Total memory = 2236.50 (MB)
#Peak memory = 2671.79 (MB)
#
#Finished global routing on Sun Mar 12 23:25:25 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2189.75 (MB), peak = 2671.79 (MB)
#Start Track Assignment.
#Done with 1763 horizontal wires in 2 hboxes and 1504 vertical wires in 2 hboxes.
#Done with 114 horizontal wires in 2 hboxes and 126 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1347266 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 11925 um.
#Total wire length on LAYER M2 = 388410 um.
#Total wire length on LAYER M3 = 475735 um.
#Total wire length on LAYER M4 = 347007 um.
#Total wire length on LAYER M5 = 96599 um.
#Total wire length on LAYER M6 = 13692 um.
#Total wire length on LAYER M7 = 6852 um.
#Total wire length on LAYER M8 = 7046 um.
#Total number of vias = 417207
#Total number of multi-cut vias = 271393 ( 65.0%)
#Total number of single cut vias = 145814 ( 35.0%)
#Up-Via Summary (total 417207):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            140120 ( 66.5%)     70434 ( 33.5%)     210554
# M2              4628 (  2.9%)    154187 ( 97.1%)     158815
# M3               494 (  1.3%)     38755 ( 98.7%)      39249
# M4               179 (  2.9%)      6014 ( 97.1%)       6193
# M5               149 ( 10.4%)      1278 ( 89.6%)       1427
# M6               156 ( 30.3%)       359 ( 69.7%)        515
# M7                88 ( 19.4%)       366 ( 80.6%)        454
#-----------------------------------------------------------
#               145814 ( 35.0%)    271393 ( 65.0%)     417207 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2299.34 (MB), peak = 2671.79 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	43        28        49        23        143       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 163.31 (MB)
#Total memory = 2301.03 (MB)
#Peak memory = 2671.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.3% of the total area was rechecked for DRC, and 46.9% required routing.
#   number of violations = 796
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          127        6       55        0       23        0        2      213
#	M2           61       43      437        2        0       34        1      578
#	M3            0        0        4        0        0        1        0        5
#	Totals      188       49      496        2       23       35        3      796
#6879 out of 60509 instances (11.4%) need to be verified(marked ipoed), dirty area = 6.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 796
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1          127        6       55        0       23        0        2      213
#	M2           61       43      437        2        0       34        1      578
#	M3            0        0        4        0        0        1        0        5
#	Totals      188       49      496        2       23       35        3      796
#cpu time = 00:02:22, elapsed time = 00:02:21, memory = 2370.39 (MB), peak = 2671.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 206
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Totals
#	M1          122        4       48        2        1        0      177
#	M2            6        2       16        0        0        2       26
#	M3            0        0        3        0        0        0        3
#	Totals      128        6       67        2        1        2      206
#    number of process antenna violations = 6
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 2421.75 (MB), peak = 2671.79 (MB)
#start 2nd optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          122        2       50        0        2        0      176
#	M2            6        2       11        4        0        4       27
#	M3            0        0        2        0        0        0        2
#	Totals      128        4       63        4        2        4      205
#    number of process antenna violations = 6
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2423.99 (MB), peak = 2671.79 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2421.23 (MB), peak = 2671.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1342927 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382316 um.
#Total wire length on LAYER M3 = 475700 um.
#Total wire length on LAYER M4 = 350381 um.
#Total wire length on LAYER M5 = 96743 um.
#Total wire length on LAYER M6 = 13760 um.
#Total wire length on LAYER M7 = 6611 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:05
#Elapsed time = 00:03:05
#Increased memory = -109.31 (MB)
#Total memory = 2191.72 (MB)
#Peak memory = 2671.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2193.26 (MB), peak = 2671.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1342927 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382316 um.
#Total wire length on LAYER M3 = 475700 um.
#Total wire length on LAYER M4 = 350381 um.
#Total wire length on LAYER M5 = 96743 um.
#Total wire length on LAYER M6 = 13760 um.
#Total wire length on LAYER M7 = 6611 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 5
#
#
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1342927 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382316 um.
#Total wire length on LAYER M3 = 475700 um.
#Total wire length on LAYER M4 = 350381 um.
#Total wire length on LAYER M5 = 96743 um.
#Total wire length on LAYER M6 = 13760 um.
#Total wire length on LAYER M7 = 6611 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 12 23:28:51 2023
#
#
#Start Post Route Wire Spread.
#Done with 2691 horizontal wires in 4 hboxes and 2731 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1344520 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382658 um.
#Total wire length on LAYER M3 = 476441 um.
#Total wire length on LAYER M4 = 350861 um.
#Total wire length on LAYER M5 = 96770 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6612 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2290.46 (MB), peak = 2671.79 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1344520 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382658 um.
#Total wire length on LAYER M3 = 476441 um.
#Total wire length on LAYER M4 = 350861 um.
#Total wire length on LAYER M5 = 96770 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6612 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#detailRoute Statistics:
#Cpu time = 00:03:30
#Elapsed time = 00:03:30
#Increased memory = -108.07 (MB)
#Total memory = 2192.96 (MB)
#Peak memory = 2671.79 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:07
#Elapsed time = 00:04:07
#Increased memory = -223.22 (MB)
#Total memory = 2140.02 (MB)
#Peak memory = 2671.79 (MB)
#Number of warnings = 21
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 23:29:09 2023
#
**optDesign ... cpu = 0:14:09, real = 0:14:09, mem = 2093.8M, totSessionCpu=2:12:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60509 and nets=64511 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2688.2M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2760.2M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2760.2M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 2760.2M)
Extracted 40.0002% (CPU Time= 0:00:04.3  MEM= 2760.2M)
Extracted 50.0003% (CPU Time= 0:00:05.4  MEM= 2764.2M)
Extracted 60.0003% (CPU Time= 0:00:08.3  MEM= 2764.2M)
Extracted 70.0002% (CPU Time= 0:00:08.9  MEM= 2764.2M)
Extracted 80.0002% (CPU Time= 0:00:09.5  MEM= 2764.2M)
Extracted 90.0002% (CPU Time= 0:00:10.4  MEM= 2764.2M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 2764.2M)
Number of Extracted Resistors     : 1140372
Number of Extracted Ground Cap.   : 1132164
Number of Extracted Coupling Cap. : 1993636
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2732.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.6  Real Time: 0:00:16.0  MEM: 2732.938M)
**optDesign ... cpu = 0:14:27, real = 0:14:25, mem = 2092.1M, totSessionCpu=2:12:39 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2700.72)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2760.01 CPU=0:00:18.6 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2760.01 CPU=0:00:21.2 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2760.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2760.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2720.13)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2726.28 CPU=0:00:07.7 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2726.28 CPU=0:00:08.0 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:42.4 real=0:00:43.0 totSessionCpu=2:13:21 mem=2726.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2726.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2726.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2726.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2741.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.308 |-352.191 |-123.118 |
|    Violating Paths:|  3064   |  2904   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2741.5M
**optDesign ... cpu = 0:15:12, real = 0:15:10, mem = 2198.3M, totSessionCpu=2:13:24 **
**optDesign ... cpu = 0:15:12, real = 0:15:10, mem = 2198.3M, totSessionCpu=2:13:24 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.814
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 347 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:24.4/2:29:46.8 (0.9), mem = 2703.5M
(I,S,L,T): WC_VIEW: 179.765, 71.8647, 2.81347, 254.444
*info: 347 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -475.311 Density 64.53
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.118|
|reg2reg   |-0.265|-352.193|
|HEPG      |-0.265|-352.193|
|All Paths |-0.814|-475.311|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.265|   -0.814|-352.193| -475.311|    64.53%|   0:00:01.0| 2863.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.265|   -0.814|-352.194| -475.311|    64.53%|   0:00:02.0| 2863.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
|  -0.265|   -0.814|-352.194| -475.311|    64.53%|   0:00:01.0| 2863.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.265|   -0.814|-352.193| -475.311|    64.53%|   0:00:00.0| 2863.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=2863.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:05.0 mem=2863.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.118|
|reg2reg   |-0.265|-352.193|
|HEPG      |-0.265|-352.193|
|All Paths |-0.814|-475.311|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.118|
|reg2reg   |-0.265|-352.193|
|HEPG      |-0.265|-352.193|
|All Paths |-0.814|-475.311|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=2863.6M) ***
(I,S,L,T): WC_VIEW: 179.765, 71.8647, 2.81347, 254.444
*** SetupOpt [finish] : cpu/real = 0:00:18.8/0:00:18.8 (1.0), totSession cpu/real = 2:13:43.1/2:30:05.6 (0.9), mem = 2844.6M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:15:31, real = 0:15:30, mem = 2411.2M, totSessionCpu=2:13:43 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=2776.10M, totSessionCpu=2:13:45).
**optDesign ... cpu = 0:15:33, real = 0:15:31, mem = 2411.3M, totSessionCpu=2:13:45 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2411.46MB/3971.88MB/2670.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2411.46MB/3971.88MB/2670.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2411.46MB/3971.88MB/2670.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT)
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 10%
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 20%
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 30%
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 40%
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 50%
2023-Mar-12 23:30:36 (2023-Mar-13 06:30:36 GMT): 60%
2023-Mar-12 23:30:37 (2023-Mar-13 06:30:37 GMT): 70%
2023-Mar-12 23:30:37 (2023-Mar-13 06:30:37 GMT): 80%
2023-Mar-12 23:30:37 (2023-Mar-13 06:30:37 GMT): 90%

Finished Levelizing
2023-Mar-12 23:30:37 (2023-Mar-13 06:30:37 GMT)

Starting Activity Propagation
2023-Mar-12 23:30:37 (2023-Mar-13 06:30:37 GMT)
2023-Mar-12 23:30:38 (2023-Mar-13 06:30:38 GMT): 10%
2023-Mar-12 23:30:38 (2023-Mar-13 06:30:38 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:30:39 (2023-Mar-13 06:30:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=2414.00MB/3971.88MB/2670.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-12 23:30:39 (2023-Mar-13 06:30:39 GMT)
 ... Calculating switching power
2023-Mar-12 23:30:39 (2023-Mar-13 06:30:39 GMT): 10%
2023-Mar-12 23:30:39 (2023-Mar-13 06:30:39 GMT): 20%
2023-Mar-12 23:30:40 (2023-Mar-13 06:30:40 GMT): 30%
2023-Mar-12 23:30:40 (2023-Mar-13 06:30:40 GMT): 40%
2023-Mar-12 23:30:40 (2023-Mar-13 06:30:40 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-12 23:30:41 (2023-Mar-13 06:30:41 GMT): 60%
2023-Mar-12 23:30:41 (2023-Mar-13 06:30:41 GMT): 70%
2023-Mar-12 23:30:42 (2023-Mar-13 06:30:42 GMT): 80%
2023-Mar-12 23:30:43 (2023-Mar-13 06:30:43 GMT): 90%

Finished Calculating power
2023-Mar-12 23:30:44 (2023-Mar-13 06:30:44 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2414.31MB/3971.88MB/2670.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2414.31MB/3971.88MB/2670.04MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total/peak)=2414.31MB/3971.88MB/2670.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2414.31MB/3971.88MB/2670.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-12 23:30:44 (2023-Mar-13 06:30:44 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      185.63782210 	   67.0074%
Total Switching Power:      88.45835144 	   31.9297%
Total Leakage Power:         2.94469215 	    1.0629%
Total Power:               277.04086524
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.9        5.51      0.7829       108.2       39.04
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   6.584e-06
Combinational                      76.71       66.35       2.115       145.2        52.4
Clock (Combinational)              7.056        16.6     0.04716        23.7       8.554
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              185.6       88.46       2.945         277         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      185.6       88.46       2.945         277         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.056        16.6     0.04716        23.7       8.554
-----------------------------------------------------------------------------------------
Total                              7.056        16.6     0.04716        23.7       8.554
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2431.36MB/3984.13MB/2670.04MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:15:47, real = 0:15:45, mem = 2405.8M, totSessionCpu=2:13:59 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:15:47, real = 0:15:45, mem = 2400.2M, totSessionCpu=2:13:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=2775.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2775.4M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:17.9 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:20.2 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:34.2 real=0:00:34.0 totSessionCpu=0:02:44 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:35.2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:38.6/0:00:38.4 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:39.1, mem=2785.4M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2777.4M
** Profile ** DRVs :  cpu=0:00:02.6, mem=2775.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.308 |-352.191 |-123.118 |
|    Violating Paths:|  3064   |  2904   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  | -0.001  |
|           TNS (ns):| -0.068  | -0.068  | -0.001  |
|    Violating Paths:|   16    |   15    |    1    |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2775.4M
**optDesign ... cpu = 0:16:30, real = 0:16:29, mem = 2379.6M, totSessionCpu=2:14:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2302.4M, totSessionCpu=2:14:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-12 23:31:39 (2023-Mar-13 06:31:39 GMT)
2023-Mar-12 23:31:40 (2023-Mar-13 06:31:40 GMT): 10%
2023-Mar-12 23:31:40 (2023-Mar-13 06:31:40 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:31:41 (2023-Mar-13 06:31:41 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 2367.9M, totSessionCpu=2:14:59 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2757.0M, init mem=2757.0M)
*info: Placed = 60509          (Fixed = 196)
*info: Unplaced = 0           
Placement Density:64.47%(290875/451151)
Placement Density (including fixed std cells):64.47%(290875/451151)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2751.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60509

Instance distribution across the VT partitions:

 LVT : inst = 30580 (50.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30580 (50.5%)

 HVT : inst = 29929 (49.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29929 (49.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60509 and nets=64511 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2745.0M)
Extracted 10.0003% (CPU Time= 0:00:02.7  MEM= 2817.0M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2817.0M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2817.0M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 2817.0M)
Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 2821.0M)
Extracted 60.0003% (CPU Time= 0:00:08.4  MEM= 2821.0M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2821.0M)
Extracted 80.0002% (CPU Time= 0:00:09.7  MEM= 2821.0M)
Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 2821.0M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 2821.0M)
Number of Extracted Resistors     : 1140372
Number of Extracted Ground Cap.   : 1132164
Number of Extracted Coupling Cap. : 1993636
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2789.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.0  Real Time: 0:00:16.0  MEM: 2789.734M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2779.25)
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2838.54 CPU=0:00:18.9 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2838.54 CPU=0:00:20.6 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2838.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2838.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2755.66)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2761.81 CPU=0:00:07.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2761.81 CPU=0:00:07.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:40.5 real=0:00:40.0 totSessionCpu=2:16:01 mem=2761.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2761.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2761.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2761.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2777.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.308 |-352.191 |-123.118 |
|    Violating Paths:|  3064   |  2904   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2777.1M
**optDesign ... cpu = 0:01:22, real = 0:01:20, mem = 2239.8M, totSessionCpu=2:16:04 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       347 (unrouted=0, trialRouted=0, noStatus=0, routed=347, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 64164 (unrouted=229, trialRouted=0, noStatus=0, routed=63935, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 346 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 450774.720um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       11824
      Delay constrained sinks:     11824
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 11824 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO initial state:
    cell counts      : b=342, i=4, icg=0, nicg=0, l=0, total=346
    cell areas       : b=2208.960um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2240.640um^2
    cell capacitance : b=1.219pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.285pF
    sink capacitance : count=11824, total=11.223pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.866pF, leaf=7.173pF, total=8.039pF
    wire lengths     : top=0.000um, trunk=6422.570um, leaf=46565.065um, total=52987.635um
    hp wire lengths  : top=0.000um, trunk=5260.200um, leaf=12263.600um, total=17523.800um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=196 avg=0.035ns sd=0.020ns min=0.011ns max=0.091ns {165 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.079ns sd=0.026ns min=0.018ns max=0.104ns {27 <= 0.063ns, 6 <= 0.084ns, 92 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 6 CKBD16: 173 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 7 CKBD4: 1 BUFFD3: 1 CKBD3: 15 BUFFD2: 2 CKBD2: 26 BUFFD1: 49 CKBD1: 13 BUFFD0: 2 CKBD0: 26 
     Invs: INVD16: 2 CKND16: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.420, max=1.490, avg=0.902, sd=0.360], skew [1.070 vs 0.057*], 37% {0.590, 0.647} (wid=0.044 ws=0.024) (gid=1.457 gs=1.068)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 347, tested: 347, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=342, i=4, icg=0, nicg=0, l=0, total=346
    cell areas       : b=2208.960um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2240.640um^2
    cell capacitance : b=1.219pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.285pF
    sink capacitance : count=11824, total=11.223pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.866pF, leaf=7.173pF, total=8.039pF
    wire lengths     : top=0.000um, trunk=6422.570um, leaf=46565.065um, total=52987.635um
    hp wire lengths  : top=0.000um, trunk=5260.200um, leaf=12263.600um, total=17523.800um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=196 avg=0.035ns sd=0.020ns min=0.011ns max=0.091ns {165 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.079ns sd=0.026ns min=0.018ns max=0.104ns {27 <= 0.063ns, 6 <= 0.084ns, 92 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 6 CKBD16: 173 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 7 CKBD4: 1 BUFFD3: 1 CKBD3: 15 BUFFD2: 2 CKBD2: 26 BUFFD1: 49 CKBD1: 13 BUFFD0: 2 CKBD0: 26 
     Invs: INVD16: 2 CKND16: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.420, max=1.490, avg=0.902, sd=0.360], skew [1.070 vs 0.057*], 37% {0.590, 0.647} (wid=0.044 ws=0.024) (gid=1.457 gs=1.068)
  Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats PRO final:
    cell counts      : b=342, i=4, icg=0, nicg=0, l=0, total=346
    cell areas       : b=2208.960um^2, i=31.680um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=2240.640um^2
    cell capacitance : b=1.219pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=1.285pF
    sink capacitance : count=11824, total=11.223pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.866pF, leaf=7.173pF, total=8.039pF
    wire lengths     : top=0.000um, trunk=6422.570um, leaf=46565.065um, total=52987.635um
    hp wire lengths  : top=0.000um, trunk=5260.200um, leaf=12263.600um, total=17523.800um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=196 avg=0.035ns sd=0.020ns min=0.011ns max=0.091ns {165 <= 0.063ns, 29 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=151 avg=0.079ns sd=0.026ns min=0.018ns max=0.104ns {27 <= 0.063ns, 6 <= 0.084ns, 92 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 6 CKBD16: 173 BUFFD12: 6 CKBD12: 7 BUFFD8: 1 CKBD8: 5 CKBD6: 2 BUFFD4: 7 CKBD4: 1 BUFFD3: 1 CKBD3: 15 BUFFD2: 2 CKBD2: 26 BUFFD1: 49 CKBD1: 13 BUFFD0: 2 CKBD0: 26 
     Invs: INVD16: 2 CKND16: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.420, max=1.490, avg=0.902, sd=0.360], skew [1.070 vs 0.057*], 37% {0.590, 0.647} (wid=0.044 ws=0.024) (gid=1.457 gs=1.068)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       347 (unrouted=0, trialRouted=0, noStatus=0, routed=347, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 64164 (unrouted=229, trialRouted=0, noStatus=0, routed=63935, fixed=0, [crossesIlmBoundary=0, tooFewTerms=229, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.4 real=0:00:06.4)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 2750.21M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 347 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:17.4/2:32:39.3 (0.9), mem = 2750.2M
(I,S,L,T): WC_VIEW: 179.76, 71.8628, 2.81347, 254.436
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.81|  -475.62|       0|       0|       0|  64.53|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.81|  -475.62|       0|       0|       0|  64.53| 0:00:00.0|  2905.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 347 constrained nets 
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:04.0 mem=2905.9M) ***

(I,S,L,T): WC_VIEW: 179.76, 71.8628, 2.81347, 254.436
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 2:16:28.3/2:32:50.3 (0.9), mem = 2886.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:46, real = 0:01:44, mem = 2401.4M, totSessionCpu=2:16:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 2830.78M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2830.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2830.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2840.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2840.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.19min real=0.18min mem=2830.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.264  | -0.814  |
|           TNS (ns):|-475.613 |-352.509 |-123.104 |
|    Violating Paths:|  3065   |  2905   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2840.8M
**optDesign ... cpu = 0:01:49, real = 0:01:47, mem = 2391.9M, totSessionCpu=2:16:31 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:51, real = 0:01:49, mem = 2347.2M, totSessionCpu=2:16:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2815.25M, totSessionCpu=2:16:34).
**optDesign ... cpu = 0:01:52, real = 0:01:50, mem = 2347.6M, totSessionCpu=2:16:34 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2815.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=2815.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2825.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2825.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.264  | -0.814  |
|           TNS (ns):|-475.613 |-352.509 |-123.104 |
|    Violating Paths:|  3065   |  2905   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2825.3M
**optDesign ... cpu = 0:01:56, real = 0:01:54, mem = 2348.3M, totSessionCpu=2:16:38 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:16:38 mem=2815.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2829.1MB
Summary Report:
Instances move: 0 (out of 60395 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2829.1MB
*** Finished refinePlace (2:16:40 mem=2829.1M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 12 23:33:26 2023
#
#num needed restored net=0
#need_extraction net=0 (total=64511)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 12 23:33:31 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64509 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2288.53 (MB), peak = 2671.79 (MB)
#Merging special wires: starts on Sun Mar 12 23:33:35 2023 with memory = 2288.77 (MB), peak = 2671.79 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 12 23:33:35 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.79 (MB)
#Total memory = 2288.77 (MB)
#Peak memory = 2671.79 (MB)
#
#
#Start global routing on Sun Mar 12 23:33:35 2023
#
#
#Start global routing initialization on Sun Mar 12 23:33:35 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 5.79 (MB)
#Total memory = 2288.77 (MB)
#Peak memory = 2671.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2290.73 (MB), peak = 2671.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1344520 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382658 um.
#Total wire length on LAYER M3 = 476441 um.
#Total wire length on LAYER M4 = 350861 um.
#Total wire length on LAYER M5 = 96770 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6612 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 0.24 (MB)
#Total memory = 2289.01 (MB)
#Peak memory = 2671.79 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2294.41 (MB), peak = 2671.79 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1344520 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382658 um.
#Total wire length on LAYER M3 = 476441 um.
#Total wire length on LAYER M4 = 350861 um.
#Total wire length on LAYER M5 = 96770 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6612 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 5
#
#
#Total number of nets with non-default rule or having extra spacing = 376
#Total wire length = 1344520 um.
#Total half perimeter of net bounding box = 1224209 um.
#Total wire length on LAYER M1 = 10545 um.
#Total wire length on LAYER M2 = 382658 um.
#Total wire length on LAYER M3 = 476441 um.
#Total wire length on LAYER M4 = 350861 um.
#Total wire length on LAYER M5 = 96770 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6612 um.
#Total wire length on LAYER M8 = 6871 um.
#Total number of vias = 429833
#Total number of multi-cut vias = 254488 ( 59.2%)
#Total number of single cut vias = 175345 ( 40.8%)
#Up-Via Summary (total 429833):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148656 ( 69.8%)     64319 ( 30.2%)     212975
# M2             21807 ( 13.1%)    144900 ( 86.9%)     166707
# M3              4158 ( 10.0%)     37521 ( 90.0%)      41679
# M4               476 (  7.6%)      5784 ( 92.4%)       6260
# M5                57 (  4.2%)      1315 ( 95.8%)       1372
# M6               114 ( 26.3%)       319 ( 73.7%)        433
# M7                77 ( 18.9%)       330 ( 81.1%)        407
#-----------------------------------------------------------
#               175345 ( 40.8%)    254488 ( 59.2%)     429833 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 6.00 (MB)
#Total memory = 2294.77 (MB)
#Peak memory = 2671.79 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -101.59 (MB)
#Total memory = 2274.73 (MB)
#Peak memory = 2671.79 (MB)
#Number of warnings = 1
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 23:33:53 2023
#
**optDesign ... cpu = 0:02:25, real = 0:02:23, mem = 2271.0M, totSessionCpu=2:17:07 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60509 and nets=64511 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2819.5M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2891.5M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2891.5M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2891.5M)
Extracted 40.0003% (CPU Time= 0:00:04.3  MEM= 2891.5M)
Extracted 50.0002% (CPU Time= 0:00:05.4  MEM= 2895.5M)
Extracted 60.0003% (CPU Time= 0:00:08.2  MEM= 2895.5M)
Extracted 70.0002% (CPU Time= 0:00:08.8  MEM= 2895.5M)
Extracted 80.0003% (CPU Time= 0:00:09.4  MEM= 2895.5M)
Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 2895.5M)
Extracted 100% (CPU Time= 0:00:12.8  MEM= 2895.5M)
Number of Extracted Resistors     : 1138795
Number of Extracted Ground Cap.   : 1130587
Number of Extracted Coupling Cap. : 1988908
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2864.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.5  Real Time: 0:00:16.0  MEM: 2864.203M)
**optDesign ... cpu = 0:02:43, real = 0:02:40, mem = 2224.5M, totSessionCpu=2:17:25 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2805.26)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2864.55 CPU=0:00:18.6 REAL=0:00:18.0)
End delay calculation (fullDC). (MEM=2864.55 CPU=0:00:21.1 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2864.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2864.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2823.67)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2829.82 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2829.82 CPU=0:00:07.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:41.9 real=0:00:42.0 totSessionCpu=2:18:07 mem=2829.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2829.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=2829.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2829.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2845.1M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.387 |-352.268 |-123.119 |
|    Violating Paths:|  3066   |  2906   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2845.1M
**optDesign ... cpu = 0:03:28, real = 0:03:24, mem = 2345.5M, totSessionCpu=2:18:10 **
**optDesign ... cpu = 0:03:28, real = 0:03:24, mem = 2345.5M, totSessionCpu=2:18:10 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:32, real = 0:03:28, mem = 2332.6M, totSessionCpu=2:18:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=2807.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2807.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2817.1M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2809.1M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2807.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.387 |-352.268 |-123.119 |
|    Violating Paths:|  3066   |  2906   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2807.1M
**optDesign ... cpu = 0:03:36, real = 0:03:34, mem = 2327.0M, totSessionCpu=2:18:18 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2245.6M, totSessionCpu=2:18:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-12 23:35:13 (2023-Mar-13 06:35:13 GMT)
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 10%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 20%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 30%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 40%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 50%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 60%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 70%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 80%
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT): 90%

Finished Levelizing
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT)

Starting Activity Propagation
2023-Mar-12 23:35:14 (2023-Mar-13 06:35:14 GMT)
2023-Mar-12 23:35:15 (2023-Mar-13 06:35:15 GMT): 10%
2023-Mar-12 23:35:15 (2023-Mar-13 06:35:15 GMT): 20%

Finished Activity Propagation
2023-Mar-12 23:35:16 (2023-Mar-13 06:35:16 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 2320.9M, totSessionCpu=2:18:37 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2805.7M, init mem=2805.7M)
*info: Placed = 60509          (Fixed = 196)
*info: Unplaced = 0           
Placement Density:64.47%(290875/451151)
Placement Density (including fixed std cells):64.47%(290875/451151)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2800.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 60509

Instance distribution across the VT partitions:

 LVT : inst = 30580 (50.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 30580 (50.5%)

 HVT : inst = 29929 (49.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 29929 (49.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60509 and nets=64511 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2793.7M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2865.8M)
Extracted 20.0003% (CPU Time= 0:00:03.2  MEM= 2865.8M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 2865.8M)
Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 2865.8M)
Extracted 50.0002% (CPU Time= 0:00:05.5  MEM= 2869.8M)
Extracted 60.0003% (CPU Time= 0:00:08.4  MEM= 2869.8M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2869.8M)
Extracted 80.0003% (CPU Time= 0:00:09.6  MEM= 2869.8M)
Extracted 90.0002% (CPU Time= 0:00:10.4  MEM= 2869.8M)
Extracted 100% (CPU Time= 0:00:12.8  MEM= 2869.8M)
Number of Extracted Resistors     : 1138795
Number of Extracted Ground Cap.   : 1130587
Number of Extracted Coupling Cap. : 1988908
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2838.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.5  Real Time: 0:00:16.0  MEM: 2838.477M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=7.99219)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
End delay calculation. (MEM=0 CPU=0:00:10.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:12.6 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:16.0 totSessionCpu=0:03:04 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:19.0 real=0:00:19.0 totSessionCpu=0:03:04 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:21.1/0:00:21.0 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2827.99)
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2887.29 CPU=0:00:18.8 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2887.29 CPU=0:00:20.5 REAL=0:00:21.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2887.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2887.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2798.4)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64304. 
Total number of fetched objects 64304
AAE_INFO-618: Total number of nets in the design is 64511,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2804.55 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=2804.55 CPU=0:00:08.0 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:39.1 real=0:00:39.0 totSessionCpu=2:19:59 mem=2804.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2804.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2804.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2804.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2819.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.814  | -0.265  | -0.814  |
|           TNS (ns):|-475.387 |-352.268 |-123.119 |
|    Violating Paths:|  3066   |  2906   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.528%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:43, real = 0:01:42, mem = 2319.3M, totSessionCpu=2:20:01 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.814
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 347 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:07.1/2:36:27.9 (0.9), mem = 2781.8M
(I,S,L,T): WC_VIEW: 179.76, 71.8674, 2.81347, 254.441
*info: 347 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -475.391 Density 64.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.119|
|reg2reg   |-0.265|-352.272|
|HEPG      |-0.265|-352.272|
|All Paths |-0.814|-475.391|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.265|   -0.814|-352.272| -475.391|    64.53%|   0:00:00.0| 2923.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.266|   -0.814|-351.894| -475.013|    64.53%|   0:00:02.0| 2927.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.262|   -0.814|-351.624| -474.743|    64.53%|   0:00:00.0| 2927.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.259|   -0.814|-351.340| -474.460|    64.53%|   0:00:01.0| 2928.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.260|   -0.814|-354.578| -477.698|    64.55%|   0:00:20.0| 2978.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/Q                             |
|  -0.260|   -0.814|-354.368| -477.487|    64.55%|   0:00:00.0| 2978.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_83_/Q                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.246|   -0.814|-387.343| -510.904|    64.55%|   0:00:15.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_84_/E                             |
|  -0.247|   -0.814|-386.439| -510.000|    64.55%|   0:00:01.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.246|   -0.814|-386.987| -510.548|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.247|   -0.814|-386.819| -510.380|    64.55%|   0:00:01.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.246|   -0.814|-386.967| -510.528|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.247|   -0.814|-386.419| -509.980|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.246|   -0.814|-387.638| -511.199|    64.55%|   0:00:02.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.245|   -0.814|-387.402| -510.964|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.245|   -0.814|-387.227| -510.788|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.245|   -0.814|-387.225| -510.786|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.245|   -0.814|-387.077| -510.638|    64.55%|   0:00:01.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.245|   -0.814|-387.068| -510.629|    64.55%|   0:00:00.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.245|   -0.814|-386.959| -510.520|    64.55%|   0:00:01.0| 3033.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.247|   -0.814|-387.489| -511.050|    64.55%|   0:00:07.0| 3054.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:50.8 real=0:00:51.0 mem=3054.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:50.9 real=0:00:51.0 mem=3054.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.561|
|reg2reg   |-0.247|-387.489|
|HEPG      |-0.247|-387.489|
|All Paths |-0.814|-511.050|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -511.050 Density 64.55
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 34 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.561|
|reg2reg   |-0.247|-387.491|
|HEPG      |-0.247|-387.491|
|All Paths |-0.814|-511.052|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 356 constrained nets 
Layer 7 has 167 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:52.3 real=0:00:52.0 mem=3054.0M) ***
(I,S,L,T): WC_VIEW: 179.788, 71.9186, 2.81462, 254.521
*** SetupOpt [finish] : cpu/real = 0:01:08.3/0:01:08.2 (1.0), totSession cpu/real = 2:21:15.5/2:37:36.1 (0.9), mem = 3034.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:21:16 mem=3034.9M) ***
Move report: Detail placement moves 29 insts, mean move: 4.46 um, max move: 16.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSC6744_q_temp_662): (291.00, 510.40) --> (291.20, 494.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3034.9MB
Summary Report:
Instances move: 29 (out of 60451 movable)
Instances flipped: 0
Mean displacement: 4.46 um
Max displacement: 16.40 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSC6744_q_temp_662) (291, 510.4) -> (291.2, 494.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3034.9MB
*** Finished refinePlace (2:21:17 mem=3034.9M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 356 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:18.3/2:37:38.9 (0.9), mem = 2945.9M
(I,S,L,T): WC_VIEW: 179.788, 71.9186, 2.81462, 254.521
*info: 356 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.814 TNS Slack -511.052 Density 64.56
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.814|-123.561|
|reg2reg   |-0.247|-387.491|
|HEPG      |-0.247|-387.491|
|All Paths |-0.814|-511.052|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.247|   -0.814|-387.491| -511.052|    64.56%|   0:00:00.0| 2968.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.247|   -0.814|-388.038| -511.599|    64.54%|   0:00:10.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.247|   -0.814|-387.490| -511.051|    64.54%|   0:00:02.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_13_/E                             |
|  -0.247|   -0.814|-387.309| -510.870|    64.54%|   0:00:03.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
|  -0.247|   -0.814|-387.272| -510.833|    64.54%|   0:00:01.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_35_/E                             |
|  -0.247|   -0.814|-403.489| -527.050|    64.54%|   0:00:03.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.247|   -0.814|-403.142| -526.703|    64.54%|   0:00:01.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/E                             |
|  -0.247|   -0.814|-403.128| -526.689|    64.54%|   0:00:00.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/E                             |
|  -0.247|   -0.814|-403.082| -526.643|    64.53%|   0:00:01.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.247|   -0.814|-402.937| -526.498|    64.53%|   0:00:00.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.247|   -0.814|-402.284| -525.845|    64.53%|   0:00:02.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_90_/E                             |
|  -0.247|   -0.814|-402.242| -525.803|    64.53%|   0:00:00.0| 3047.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_90_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.249|   -0.804|-388.223| -510.232|    64.53%|   0:00:13.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.249|   -0.804|-388.129| -510.138|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.249|   -0.804|-385.139| -507.148|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.249|   -0.804|-382.232| -504.241|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.249|   -0.804|-381.357| -503.366|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.249|   -0.804|-381.109| -503.118|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.249|   -0.804|-380.955| -502.964|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.249|   -0.804|-380.163| -502.172|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_34_/E                             |
|  -0.249|   -0.804|-380.455| -502.464|    64.53%|   0:00:02.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/E                           |
|  -0.249|   -0.804|-379.883| -501.892|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/E                           |
|  -0.249|   -0.804|-379.862| -501.871|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/E                           |
|  -0.249|   -0.804|-379.397| -501.406|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.249|   -0.804|-379.143| -501.152|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.249|   -0.804|-379.122| -501.132|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.249|   -0.804|-378.852| -500.861|    64.53%|   0:00:02.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
|  -0.249|   -0.804|-378.834| -500.843|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
|  -0.249|   -0.804|-377.692| -499.701|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.249|   -0.804|-377.321| -499.330|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_73_/E                             |
|  -0.249|   -0.804|-375.982| -497.991|    64.53%|   0:00:01.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/E                             |
|  -0.249|   -0.804|-375.909| -497.918|    64.53%|   0:00:00.0| 3087.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_12_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.249|   -0.804|-374.550| -496.559|    64.53%|   0:00:09.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.249|   -0.804|-374.090| -496.099|    64.53%|   0:00:00.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
|  -0.249|   -0.804|-372.976| -494.985|    64.53%|   0:00:01.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_95_/E                             |
|  -0.249|   -0.804|-372.568| -494.577|    64.53%|   0:00:01.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.249|   -0.804|-371.232| -493.241|    64.53%|   0:00:01.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.249|   -0.804|-371.190| -493.200|    64.53%|   0:00:00.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.249|   -0.804|-370.943| -492.952|    64.53%|   0:00:01.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.249|   -0.804|-370.943| -492.952|    64.53%|   0:00:00.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.249|   -0.804|-370.897| -492.906|    64.53%|   0:00:01.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.249|   -0.804|-370.747| -492.756|    64.53%|   0:00:00.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.249|   -0.804|-370.747| -492.756|    64.53%|   0:00:00.0| 3109.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:00.0 real=0:01:00.0 mem=3109.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:00.0 mem=3109.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.804|-122.009|
|reg2reg   |-0.249|-370.747|
|HEPG      |-0.249|-370.747|
|All Paths |-0.804|-492.756|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.804 TNS Slack -492.756 Density 64.53
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 42 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.804|-122.009|
|reg2reg   |-0.249|-370.747|
|HEPG      |-0.249|-370.747|
|All Paths |-0.804|-492.756|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 368 constrained nets 
Layer 7 has 165 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:01 real=0:01:02 mem=3109.6M) ***
(I,S,L,T): WC_VIEW: 179.604, 71.9332, 2.81099, 254.349
*** SetupOpt [finish] : cpu/real = 0:01:14.4/0:01:14.4 (1.0), totSession cpu/real = 2:22:32.7/2:38:53.4 (0.9), mem = 3090.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:22:33 mem=3090.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3090.5MB
Summary Report:
Instances move: 0 (out of 60445 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3090.5MB
*** Finished refinePlace (2:22:35 mem=3090.5M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.249 ns

Start Layer Assignment ...
WNS(-0.249ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 56 cadidates out of 64561.
Total Assign Layers on 0 Nets (cpu 0:00:01.0).
GigaOpt: setting up router preferences
        design wns: -0.2490
        slack threshold: 1.2010
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1925 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.804 ns

Start Layer Assignment ...
WNS(-0.804ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 56 cadidates out of 64561.
Total Assign Layers on 0 Nets (cpu 0:00:01.0).
GigaOpt: setting up router preferences
        design wns: -0.8041
        slack threshold: 0.6459
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1925 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=3088.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=3088.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=3088.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3088.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.804  | -0.249  | -0.804  |
|           TNS (ns):|-492.752 |-370.743 |-122.009 |
|    Violating Paths:|  2913   |  2753   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3088.3M
**optDesign ... cpu = 0:04:24, real = 0:04:23, mem = 2513.2M, totSessionCpu=2:22:43 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 157
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 157

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 12 23:39:27 2023
#
#num needed restored net=0
#need_extraction net=0 (total=64561)
#Processed 570 dirty instances, 702 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(478 insts marked dirty, reset pre-exisiting dirty flag on 516 insts, 1136 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 12 23:39:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 64559 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2319.12 (MB), peak = 2739.52 (MB)
#Merging special wires: starts on Sun Mar 12 23:39:36 2023 with memory = 2319.36 (MB), peak = 2739.52 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 412.92000 358.30000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 428.92000 340.30000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 418.92000 329.50000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 424.92000 320.50000 ) on M1 for NET core_instance/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 376.72000 30.70000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 366.12000 21.70000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 377.52000 18.10000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 341.52000 16.30000 ) on M1 for NET core_instance/CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 434.43500 295.30000 ) on M1 for NET core_instance/ofifo_inst/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 474.63500 131.50000 ) on M1 for NET core_instance/psum_mem_instance/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 596.63500 228.70000 ) on M1 for NET core_instance/CTS_47. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 617.39500 468.20000 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.72000 259.49000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 257.12000 253.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 233.92000 253.71000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 249.12000 248.69000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 237.52000 248.69000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 277.72000 237.89000 ) on M1 for NET core_instance/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 252.60000 210.60000 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 301.52000 273.89000 ) on M1 for NET core_instance/mac_array_instance/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1112 routed nets are extracted.
#    594 (0.92%) extracted nets are partially routed.
#63198 routed net(s) are imported.
#22 (0.03%) nets are without wires.
#229 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 64561.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 12 23:39:37 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.72 (MB)
#Total memory = 2319.36 (MB)
#Peak memory = 2739.52 (MB)
#
#
#Start global routing on Sun Mar 12 23:39:37 2023
#
#
#Start global routing initialization on Sun Mar 12 23:39:37 2023
#
#Number of eco nets is 615
#
#Start global routing data preparation on Sun Mar 12 23:39:37 2023
#
#Start routing resource analysis on Sun Mar 12 23:39:38 2023
#
#Routing resource analysis is done on Sun Mar 12 23:39:41 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3367          80       53130    68.45%
#  M2             V        3382          84       53130     0.86%
#  M3             H        3447           0       53130     0.01%
#  M4             V        3402          64       53130     0.00%
#  M5             H        3447           0       53130     0.00%
#  M6             V        3466           0       53130     0.00%
#  M7             H         862           0       53130     0.00%
#  M8             V         866           0       53130     0.00%
#  --------------------------------------------------------------
#  Total                  22240       0.82%      425040     8.66%
#
#  399 nets (0.62%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 12 23:39:41 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2326.30 (MB), peak = 2739.52 (MB)
#
#
#Global routing initialization is done on Sun Mar 12 23:39:41 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2327.83 (MB), peak = 2739.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2339.61 (MB), peak = 2739.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2342.03 (MB), peak = 2739.52 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2343.57 (MB), peak = 2739.52 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2349.73 (MB), peak = 2739.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 229 (skipped).
#Total number of routable nets = 64332.
#Total number of nets in the design = 64561.
#
#637 routable nets have only global wires.
#63695 routable nets have only detail routed wires.
#70 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#494 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 49           21                20             567  
#-------------------------------------------------------------------------------
#        Total                 49           21                20             567  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                399          165               116           63768  
#-------------------------------------------------------------------------------
#        Total                399          165               116           63768  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            1(0.00%)      1(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 399
#Total wire length = 1345074 um.
#Total half perimeter of net bounding box = 1224913 um.
#Total wire length on LAYER M1 = 10535 um.
#Total wire length on LAYER M2 = 382835 um.
#Total wire length on LAYER M3 = 476725 um.
#Total wire length on LAYER M4 = 350950 um.
#Total wire length on LAYER M5 = 96759 um.
#Total wire length on LAYER M6 = 13760 um.
#Total wire length on LAYER M7 = 6630 um.
#Total wire length on LAYER M8 = 6879 um.
#Total number of vias = 429992
#Total number of multi-cut vias = 254353 ( 59.2%)
#Total number of single cut vias = 175639 ( 40.8%)
#Up-Via Summary (total 429992):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148749 ( 69.8%)     64252 ( 30.2%)     213001
# M2             21931 ( 13.2%)    144843 ( 86.8%)     166774
# M3              4204 ( 10.1%)     37516 ( 89.9%)      41720
# M4               487 (  7.8%)      5781 ( 92.2%)       6268
# M5                68 (  4.9%)      1312 ( 95.1%)       1380
# M6               122 ( 27.7%)       319 ( 72.3%)        441
# M7                78 ( 19.1%)       330 ( 80.9%)        408
#-----------------------------------------------------------
#               175639 ( 40.8%)    254353 ( 59.2%)     429992 
#
#Total number of involved priority nets 46
#Maximum src to sink distance for priority net 147.0
#Average of max src_to_sink distance for priority net 34.3
#Average of ave src_to_sink distance for priority net 20.9
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 30.95 (MB)
#Total memory = 2350.31 (MB)
#Peak memory = 2739.52 (MB)
#
#Finished global routing on Sun Mar 12 23:39:48 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2334.82 (MB), peak = 2739.52 (MB)
#Start Track Assignment.
#Done with 126 horizontal wires in 2 hboxes and 135 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 399
#Total wire length = 1345614 um.
#Total half perimeter of net bounding box = 1224913 um.
#Total wire length on LAYER M1 = 10589 um.
#Total wire length on LAYER M2 = 383056 um.
#Total wire length on LAYER M3 = 476965 um.
#Total wire length on LAYER M4 = 350966 um.
#Total wire length on LAYER M5 = 96763 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6633 um.
#Total wire length on LAYER M8 = 6881 um.
#Total number of vias = 429992
#Total number of multi-cut vias = 254353 ( 59.2%)
#Total number of single cut vias = 175639 ( 40.8%)
#Up-Via Summary (total 429992):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            148749 ( 69.8%)     64252 ( 30.2%)     213001
# M2             21931 ( 13.2%)    144843 ( 86.8%)     166774
# M3              4204 ( 10.1%)     37516 ( 89.9%)      41720
# M4               487 (  7.8%)      5781 ( 92.2%)       6268
# M5                68 (  4.9%)      1312 ( 95.1%)       1380
# M6               122 ( 27.7%)       319 ( 72.3%)        441
# M7                78 ( 19.1%)       330 ( 80.9%)        408
#-----------------------------------------------------------
#               175639 ( 40.8%)    254353 ( 59.2%)     429992 
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2443.53 (MB), peak = 2739.52 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	17        12        4         1         34        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 131.41 (MB)
#Total memory = 2445.04 (MB)
#Peak memory = 2739.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 15.7% required routing.
#   number of violations = 123
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1           42        5       10        2        3        0       62
#	M2            8        5       42        0        0        4       59
#	M3            0        0        1        0        0        0        1
#	M4            0        0        1        0        0        0        1
#	Totals       50       10       54        2        3        4      123
#478 out of 60559 instances (0.8%) need to be verified(marked ipoed), dirty area = 0.6%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 123
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut      Mar   Totals
#	M1           42        5       10        2        3        0       62
#	M2            8        5       42        0        0        4       59
#	M3            0        0        1        0        0        0        1
#	M4            0        0        1        0        0        0        1
#	Totals       50       10       54        2        3        4      123
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 2518.81 (MB), peak = 2739.52 (MB)
#start 1st optimization iteration ...
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1           33        1        2        0       36
#	M2            3        2        4        2       11
#	M3            0        0        1        0        1
#	M4            0        0        1        0        1
#	Totals       36        3        8        2       49
#    number of process antenna violations = 6
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2575.18 (MB), peak = 2739.52 (MB)
#start 2nd optimization iteration ...
#   number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1           33        1        2        0       36
#	M2            3        2        4        2       11
#	M3            0        0        1        0        1
#	M4            0        0        1        0        1
#	Totals       36        3        8        2       49
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2575.79 (MB), peak = 2739.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2581.80 (MB), peak = 2739.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 399
#Total wire length = 1345121 um.
#Total half perimeter of net bounding box = 1224913 um.
#Total wire length on LAYER M1 = 10487 um.
#Total wire length on LAYER M2 = 382569 um.
#Total wire length on LAYER M3 = 476861 um.
#Total wire length on LAYER M4 = 351168 um.
#Total wire length on LAYER M5 = 96787 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6609 um.
#Total wire length on LAYER M8 = 6877 um.
#Total number of vias = 430559
#Total number of multi-cut vias = 253684 ( 58.9%)
#Total number of single cut vias = 176875 ( 41.1%)
#Up-Via Summary (total 430559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            149063 ( 70.0%)     64008 ( 30.0%)     213071
# M2             22636 ( 13.5%)    144477 ( 86.5%)     167113
# M3              4430 ( 10.6%)     37468 ( 89.4%)      41898
# M4               490 (  7.8%)      5772 ( 92.2%)       6262
# M5                58 (  4.2%)      1315 ( 95.8%)       1373
# M6               117 ( 27.0%)       317 ( 73.0%)        434
# M7                81 ( 19.9%)       327 ( 80.1%)        408
#-----------------------------------------------------------
#               176875 ( 41.1%)    253684 ( 58.9%)     430559 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -102.08 (MB)
#Total memory = 2343.16 (MB)
#Peak memory = 2739.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2344.70 (MB), peak = 2739.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 399
#Total wire length = 1345121 um.
#Total half perimeter of net bounding box = 1224913 um.
#Total wire length on LAYER M1 = 10487 um.
#Total wire length on LAYER M2 = 382569 um.
#Total wire length on LAYER M3 = 476861 um.
#Total wire length on LAYER M4 = 351168 um.
#Total wire length on LAYER M5 = 96787 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6609 um.
#Total wire length on LAYER M8 = 6877 um.
#Total number of vias = 430559
#Total number of multi-cut vias = 253684 ( 58.9%)
#Total number of single cut vias = 176875 ( 41.1%)
#Up-Via Summary (total 430559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            149063 ( 70.0%)     64008 ( 30.0%)     213071
# M2             22636 ( 13.5%)    144477 ( 86.5%)     167113
# M3              4430 ( 10.6%)     37468 ( 89.4%)      41898
# M4               490 (  7.8%)      5772 ( 92.2%)       6262
# M5                58 (  4.2%)      1315 ( 95.8%)       1373
# M6               117 ( 27.0%)       317 ( 73.0%)        434
# M7                81 ( 19.9%)       327 ( 80.1%)        408
#-----------------------------------------------------------
#               176875 ( 41.1%)    253684 ( 58.9%)     430559 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 5
#
#
#Total number of nets with non-default rule or having extra spacing = 399
#Total wire length = 1345121 um.
#Total half perimeter of net bounding box = 1224913 um.
#Total wire length on LAYER M1 = 10487 um.
#Total wire length on LAYER M2 = 382569 um.
#Total wire length on LAYER M3 = 476861 um.
#Total wire length on LAYER M4 = 351168 um.
#Total wire length on LAYER M5 = 96787 um.
#Total wire length on LAYER M6 = 13762 um.
#Total wire length on LAYER M7 = 6609 um.
#Total wire length on LAYER M8 = 6877 um.
#Total number of vias = 430559
#Total number of multi-cut vias = 253684 ( 58.9%)
#Total number of single cut vias = 176875 ( 41.1%)
#Up-Via Summary (total 430559):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            149063 ( 70.0%)     64008 ( 30.0%)     213071
# M2             22636 ( 13.5%)    144477 ( 86.5%)     167113
# M3              4430 ( 10.6%)     37468 ( 89.4%)      41898
# M4               490 (  7.8%)      5772 ( 92.2%)       6262
# M5                58 (  4.2%)      1315 ( 95.8%)       1373
# M6               117 ( 27.0%)       317 ( 73.0%)        434
# M7                81 ( 19.9%)       327 ( 80.1%)        408
#-----------------------------------------------------------
#               176875 ( 41.1%)    253684 ( 58.9%)     430559 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#
#detailRoute Statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = -100.09 (MB)
#Total memory = 2345.15 (MB)
#Peak memory = 2739.52 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:34
#Increased memory = -215.51 (MB)
#Total memory = 2297.70 (MB)
#Peak memory = 2739.52 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 12 23:41:02 2023
#
**optDesign ... cpu = 0:05:58, real = 0:05:58, mem = 2255.8M, totSessionCpu=2:24:17 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=60559 and nets=64561 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26655_ieng6-ece-16.ucsd.edu_s1ding_s7VMp7/fullchip_26655_DP22JT.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2895.0M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2967.0M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2967.0M)
Extracted 30.0002% (CPU Time= 0:00:03.8  MEM= 2967.0M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2967.0M)
Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 2971.0M)
Extracted 60.0002% (CPU Time= 0:00:08.4  MEM= 2971.0M)
Extracted 70.0002% (CPU Time= 0:00:09.0  MEM= 2971.0M)
Extracted 80.0002% (CPU Time= 0:00:09.7  MEM= 2971.0M)
Extracted 90.0003% (CPU Time= 0:00:10.5  MEM= 2971.0M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 2971.0M)
Number of Extracted Resistors     : 1139962
Number of Extracted Ground Cap.   : 1131547
Number of Extracted Coupling Cap. : 1991284
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2939.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.8  Real Time: 0:00:16.0  MEM: 2939.734M)
**optDesign ... cpu = 0:06:16, real = 0:06:14, mem = 2250.6M, totSessionCpu=2:24:35 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2912.52)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 64354
AAE_INFO-618: Total number of nets in the design is 64561,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2971.82 CPU=0:00:18.7 REAL=0:00:19.0)
End delay calculation (fullDC). (MEM=2971.82 CPU=0:00:21.3 REAL=0:00:22.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2971.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 2971.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2930.93)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 64354. 
Total number of fetched objects 64354
AAE_INFO-618: Total number of nets in the design is 64561,  14.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2937.09 CPU=0:00:07.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2937.09 CPU=0:00:07.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:42.3 real=0:00:42.0 totSessionCpu=2:25:17 mem=2937.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2937.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2937.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2920.1M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2935.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.805  | -0.249  | -0.805  |
|           TNS (ns):|-494.494 |-372.428 |-122.066 |
|    Violating Paths:|  2917   |  2757   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2935.4M
**optDesign ... cpu = 0:07:01, real = 0:06:59, mem = 2351.8M, totSessionCpu=2:25:20 **
**optDesign ... cpu = 0:07:01, real = 0:06:59, mem = 2351.8M, totSessionCpu=2:25:20 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.805
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 368 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:20.4/2:41:39.2 (0.9), mem = 2914.4M
(I,S,L,T): WC_VIEW: 179.603, 71.9266, 2.81099, 254.341
*info: 368 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.805 TNS Slack -494.497 Density 64.54
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.805|-122.066|
|reg2reg   |-0.249|-372.431|
|HEPG      |-0.249|-372.431|
|All Paths |-0.805|-494.497|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.249|   -0.805|-372.431| -494.497|    64.54%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.250|   -0.805|-372.431| -494.497|    64.54%|   0:00:03.0| 3069.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_46_/E                           |
|  -0.250|   -0.805|-372.431| -494.497|    64.54%|   0:00:01.0| 3069.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.249|   -0.805|-372.431| -494.497|    64.54%|   0:00:00.0| 3069.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=3069.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.9 real=0:00:05.0 mem=3069.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.805|-122.066|
|reg2reg   |-0.249|-372.431|
|HEPG      |-0.249|-372.431|
|All Paths |-0.805|-494.497|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.805|-122.066|
|reg2reg   |-0.249|-372.431|
|HEPG      |-0.249|-372.431|
|All Paths |-0.805|-494.497|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 368 constrained nets 
Layer 7 has 165 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.8 real=0:00:06.0 mem=3069.7M) ***
(I,S,L,T): WC_VIEW: 179.603, 71.9266, 2.81099, 254.341
*** SetupOpt [finish] : cpu/real = 0:00:19.1/0:00:19.1 (1.0), totSession cpu/real = 2:25:39.5/2:41:58.3 (0.9), mem = 3050.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:07:21, real = 0:07:18, mem = 2565.4M, totSessionCpu=2:25:40 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2979.67M, totSessionCpu=2:25:41).
**optDesign ... cpu = 0:07:23, real = 0:07:20, mem = 2565.4M, totSessionCpu=2:25:41 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:07:26, real = 0:07:24, mem = 2550.6M, totSessionCpu=2:25:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=2979.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2979.7M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2989.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=2981.7M
** Profile ** DRVs :  cpu=0:00:02.9, mem=2979.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.805  | -0.249  | -0.805  |
|           TNS (ns):|-494.494 |-372.428 |-122.066 |
|    Violating Paths:|  2917   |  2757   |   160   |
|          All Paths:|  22408  |  11054  |  16754  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 64.542%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2979.7M
**optDesign ... cpu = 0:07:31, real = 0:07:30, mem = 2537.7M, totSessionCpu=2:25:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/12 23:42:34, mem=2449.5M)
% Begin Save ccopt configuration ... (date=03/12 23:42:34, mem=2449.5M)
% End Save ccopt configuration ... (date=03/12 23:42:35, total cpu=0:00:00.6, real=0:00:01.0, peak res=2449.8M, current mem=2449.8M)
% Begin Save netlist data ... (date=03/12 23:42:35, mem=2449.8M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/12 23:42:35, total cpu=0:00:00.2, real=0:00:00.0, peak res=2449.8M, current mem=2449.8M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/12 23:42:36, mem=2451.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/12 23:42:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2451.0M, current mem=2451.0M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/260b_proj_step1/pnr/placement.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/12 23:42:37, mem=2455.4M)
% End Save clock tree data ... (date=03/12 23:42:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2455.4M, current mem=2455.4M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/12 23:42:37, mem=2455.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/12 23:42:37, total cpu=0:00:00.3, real=0:00:00.0, peak res=2455.5M, current mem=2455.5M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2919.6M) ***
Saving Drc markers ...
... 7 markers are saved ...
... 0 geometry drc markers are saved ...
... 7 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/12 23:42:38, mem=2455.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/12 23:42:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2455.5M, current mem=2455.5M)
% Begin Save routing data ... (date=03/12 23:42:38, mem=2455.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=2919.6M) ***
% End Save routing data ... (date=03/12 23:42:39, total cpu=0:00:00.9, real=0:00:01.0, peak res=2455.8M, current mem=2455.8M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2922.6M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/12 23:42:40, mem=2455.8M)
% End Save power constraints data ... (date=03/12 23:42:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=2455.8M, current mem=2455.8M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/12 23:42:42, total cpu=0:00:06.4, real=0:00:08.0, peak res=2456.0M, current mem=2456.0M)
*** Message Summary: 0 warning(s), 0 error(s)

