--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml LCD_20X4_4BIT_HIENTHI_80KITU.twx
LCD_20X4_4BIT_HIENTHI_80KITU.ncd -o LCD_20X4_4BIT_HIENTHI_80KITU.twr
LCD_20X4_4BIT_HIENTHI_80KITU.pcf

Design file:              LCD_20X4_4BIT_HIENTHI_80KITU.ncd
Physical constraint file: LCD_20X4_4BIT_HIENTHI_80KITU.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN0        |    5.307(F)|      SLOW  |   -1.298(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_DB<4>   |         8.290(F)|      SLOW  |         4.393(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<5>   |         8.122(F)|      SLOW  |         4.296(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<6>   |         8.165(F)|      SLOW  |         4.258(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_DB<7>   |         8.413(F)|      SLOW  |         4.478(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_E       |         8.360(F)|      SLOW  |         4.391(F)|      FAST  |CKHT_BUFGP        |   0.000|
LCD_RS      |         8.146(F)|      SLOW  |         4.274(F)|      FAST  |CKHT_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |    6.021|
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 05 15:44:28 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



