Hi there! ðŸ‘‹ Iâ€™m Zubair

Welcome to my GitHub profile!

Iâ€™m a passionate learner and aspiring VLSI & Embedded Systems enthusiast with strong programming knowledge and a solid foundation in digital design and verification.

ðŸ’¼ About Me

* Recently completed a 45-day training at MSME CITD on Digital Design and Verification  
* Gained hands-on experience in Cadence EDA tools for simulation, synthesis, and physical design  
* Worked on combinational and sequential circuits and explored physical design concepts like:
  â€¢ Floorplanning  
  â€¢ Placement  
  â€¢ Routing  
  â€¢ Timing analysis  
* Focused on Verilog design for digital systems  
* Also interested in Software Development and Core Electronics

ðŸ”§ Technical Skills

* Programming: Python, C, Java, SQL  
* Core: Verilog, Digital Logic Design, EDA Tools  
* Tools Used: Cadence, ModelSim, Linux

ðŸ“œ I have completed Entrepreneurship-Cum-Skill Development Program on Digital Design and Verification â€“ Verilog Programming.

ðŸ“« Connect with Me

* Email: yourname@email.com  
* LinkedIn: [zubair-shaik](https://linkedin.com/in/zubair-shaik-84b3222b9)  
* GitHub: [zubairshaik12](https://github.com/zubairshaik12)

Thank you for visiting! ðŸ˜Š
