{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 19:23:44 2018 " "Info: Processing started: Mon Dec 10 19:23:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IRS -c IRS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IRS -c IRS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wa\[1\] " "Info: Assuming node \"wa\[1\]\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "wa\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "wa\[0\] " "Info: Assuming node \"wa\[0\]\" is an undefined clock" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "wa\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux1 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux1\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux2 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux2\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_2_3:dec1\|Mux0 " "Info: Detected gated clock \"decoder_2_3:dec1\|Mux0\" as buffer" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_2_3:dec1\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register IR:reg2\|x\[6\] register mux_3:mux1\|y\[6\] 440.14 MHz 2.272 ns Internal " "Info: Clock \"clk\" has Internal fmax of 440.14 MHz between source register \"IR:reg2\|x\[6\]\" and destination register \"mux_3:mux1\|y\[6\]\" (period= 2.272 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.952 ns + Longest register register " "Info: + Longest register to register delay is 0.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:reg2\|x\[6\] 1 REG LCFF_X17_Y16_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N9; Fanout = 2; REG Node = 'IR:reg2\|x\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:reg2|x[6] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.272 ns) 0.797 ns mux_3:mux1\|ty\[6\]~6 2 COMB LCCOMB_X17_Y16_N0 1 " "Info: 2: + IC(0.525 ns) + CELL(0.272 ns) = 0.797 ns; Loc. = LCCOMB_X17_Y16_N0; Fanout = 1; COMB Node = 'mux_3:mux1\|ty\[6\]~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { IR:reg2|x[6] mux_3:mux1|ty[6]~6 } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.952 ns mux_3:mux1\|y\[6\] 3 REG LCFF_X17_Y16_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.952 ns; Loc. = LCFF_X17_Y16_N1; Fanout = 1; REG Node = 'mux_3:mux1\|y\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux_3:mux1|ty[6]~6 mux_3:mux1|y[6] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 44.85 % ) " "Info: Total cell delay = 0.427 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.525 ns ( 55.15 % ) " "Info: Total interconnect delay = 0.525 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { IR:reg2|x[6] mux_3:mux1|ty[6]~6 mux_3:mux1|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { IR:reg2|x[6] {} mux_3:mux1|ty[6]~6 {} mux_3:mux1|y[6] {} } { 0.000ns 0.525ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns mux_3:mux1\|y\[6\] 3 REG LCFF_X17_Y16_N1 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X17_Y16_N1; Fanout = 1; REG Node = 'mux_3:mux1\|y\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl mux_3:mux1|y[6] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux1|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux1|y[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns IR:reg2\|x\[6\] 3 REG LCFF_X17_Y16_N9 2 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X17_Y16_N9; Fanout = 2; REG Node = 'IR:reg2\|x\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl IR:reg2|x[6] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl IR:reg2|x[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} IR:reg2|x[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux1|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux1|y[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl IR:reg2|x[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} IR:reg2|x[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 26 -1 0 } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { IR:reg2|x[6] mux_3:mux1|ty[6]~6 mux_3:mux1|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.952 ns" { IR:reg2|x[6] {} mux_3:mux1|ty[6]~6 {} mux_3:mux1|y[6] {} } { 0.000ns 0.525ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux1|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux1|y[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl IR:reg2|x[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} IR:reg2|x[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "wa\[1\] " "Info: No valid register-to-register data paths exist for clock \"wa\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "wa\[0\] " "Info: No valid register-to-register data paths exist for clock \"wa\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mux_3:mux0\|y\[4\] we clk 4.953 ns register " "Info: tsu for register \"mux_3:mux0\|y\[4\]\" (data pin = \"we\", clock pin = \"clk\") is 4.953 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.322 ns + Longest pin register " "Info: + Longest pin to register delay is 7.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns we 1 PIN PIN_AA7 54 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 54; PIN Node = 'we'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.679 ns) + CELL(0.357 ns) 5.893 ns mux_3:mux0\|three_state_gate:g2\|out0~8 2 COMB LCCOMB_X21_Y15_N10 4 " "Info: 2: + IC(4.679 ns) + CELL(0.357 ns) = 5.893 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 4; COMB Node = 'mux_3:mux0\|three_state_gate:g2\|out0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { we mux_3:mux0|three_state_gate:g2|out0~8 } "NODE_NAME" } } { "three_state_gate.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/three_state_gate.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.378 ns) 7.167 ns mux_3:mux0\|ty\[4\]~4 3 COMB LCCOMB_X18_Y16_N20 1 " "Info: 3: + IC(0.896 ns) + CELL(0.378 ns) = 7.167 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 1; COMB Node = 'mux_3:mux0\|ty\[4\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[4]~4 } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.322 ns mux_3:mux0\|y\[4\] 4 REG LCFF_X18_Y16_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 7.322 ns; Loc. = LCFF_X18_Y16_N21; Fanout = 1; REG Node = 'mux_3:mux0\|y\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mux_3:mux0|ty[4]~4 mux_3:mux0|y[4] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.747 ns ( 23.86 % ) " "Info: Total cell delay = 1.747 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 76.14 % ) " "Info: Total interconnect delay = 5.575 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.322 ns" { we mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[4]~4 mux_3:mux0|y[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.322 ns" { we {} we~combout {} mux_3:mux0|three_state_gate:g2|out0~8 {} mux_3:mux0|ty[4]~4 {} mux_3:mux0|y[4] {} } { 0.000ns 0.000ns 4.679ns 0.896ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns mux_3:mux0\|y\[4\] 3 REG LCFF_X18_Y16_N21 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N21; Fanout = 1; REG Node = 'mux_3:mux0\|y\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl mux_3:mux0|y[4] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux0|y[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[4] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.322 ns" { we mux_3:mux0|three_state_gate:g2|out0~8 mux_3:mux0|ty[4]~4 mux_3:mux0|y[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.322 ns" { we {} we~combout {} mux_3:mux0|three_state_gate:g2|out0~8 {} mux_3:mux0|ty[4]~4 {} mux_3:mux0|y[4] {} } { 0.000ns 0.000ns 4.679ns 0.896ns 0.000ns } { 0.000ns 0.857ns 0.357ns 0.378ns 0.155ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux0|y[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[4] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ao\[6\] mux_3:mux0\|y\[6\] 6.878 ns register " "Info: tco from clock \"clk\" to destination pin \"ao\[6\]\" through register \"mux_3:mux0\|y\[6\]\" is 6.878 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.459 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns mux_3:mux0\|y\[6\] 3 REG LCFF_X18_Y16_N13 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N13; Fanout = 1; REG Node = 'mux_3:mux0\|y\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl mux_3:mux0|y[6] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux0|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.325 ns + Longest register pin " "Info: + Longest register to pin delay is 4.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_3:mux0\|y\[6\] 1 REG LCFF_X18_Y16_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N13; Fanout = 1; REG Node = 'mux_3:mux0\|y\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_3:mux0|y[6] } "NODE_NAME" } } { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.191 ns) + CELL(2.134 ns) 4.325 ns ao\[6\] 2 PIN PIN_R18 0 " "Info: 2: + IC(2.191 ns) + CELL(2.134 ns) = 4.325 ns; Loc. = PIN_R18; Fanout = 0; PIN Node = 'ao\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { mux_3:mux0|y[6] ao[6] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 49.34 % ) " "Info: Total cell delay = 2.134 ns ( 49.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.191 ns ( 50.66 % ) " "Info: Total interconnect delay = 2.191 ns ( 50.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { mux_3:mux0|y[6] ao[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { mux_3:mux0|y[6] {} ao[6] {} } { 0.000ns 2.191ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl mux_3:mux0|y[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} mux_3:mux0|y[6] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { mux_3:mux0|y[6] ao[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.325 ns" { mux_3:mux0|y[6] {} ao[6] {} } { 0.000ns 2.191ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:reg1\|mydff:\\ge:6:gi\|q i\[6\] wa\[0\] 0.301 ns register " "Info: th for register \"IR:reg1\|mydff:\\ge:6:gi\|q\" (data pin = \"i\[6\]\", clock pin = \"wa\[0\]\") is 0.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wa\[0\] destination 5.470 ns + Longest register " "Info: + Longest clock path from clock \"wa\[0\]\" to destination register is 5.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns wa\[0\] 1 CLK PIN_AA13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 3; CLK Node = 'wa\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wa[0] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.154 ns) 2.295 ns decoder_2_3:dec1\|Mux1 2 COMB LCCOMB_X17_Y16_N6 9 " "Info: 2: + IC(1.332 ns) + CELL(0.154 ns) = 2.295 ns; Loc. = LCCOMB_X17_Y16_N6; Fanout = 9; COMB Node = 'decoder_2_3:dec1\|Mux1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { wa[0] decoder_2_3:dec1|Mux1 } "NODE_NAME" } } { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.000 ns) 4.189 ns decoder_2_3:dec1\|Mux1~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(1.894 ns) + CELL(0.000 ns) = 4.189 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'decoder_2_3:dec1\|Mux1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl } "NODE_NAME" } } { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 5.470 ns IR:reg1\|mydff:\\ge:6:gi\|q 4 REG LCFF_X22_Y15_N29 1 " "Info: 4: + IC(0.663 ns) + CELL(0.618 ns) = 5.470 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 1; REG Node = 'IR:reg1\|mydff:\\ge:6:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.581 ns ( 28.90 % ) " "Info: Total cell delay = 1.581 ns ( 28.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.889 ns ( 71.10 % ) " "Info: Total interconnect delay = 3.889 ns ( 71.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { wa[0] decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { wa[0] {} wa[0]~combout {} decoder_2_3:dec1|Mux1 {} decoder_2_3:dec1|Mux1~clkctrl {} IR:reg1|mydff:\ge:6:gi|q {} } { 0.000ns 0.000ns 1.332ns 1.894ns 0.663ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.318 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns i\[6\] 1 PIN PIN_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 3; PIN Node = 'i\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[6] } "NODE_NAME" } } { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.338 ns) + CELL(0.053 ns) 5.163 ns IR:reg1\|mydff:\\ge:6:gi\|q~feeder 2 COMB LCCOMB_X22_Y15_N28 1 " "Info: 2: + IC(4.338 ns) + CELL(0.053 ns) = 5.163 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 1; COMB Node = 'IR:reg1\|mydff:\\ge:6:gi\|q~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.391 ns" { i[6] IR:reg1|mydff:\ge:6:gi|q~feeder } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.318 ns IR:reg1\|mydff:\\ge:6:gi\|q 3 REG LCFF_X22_Y15_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.318 ns; Loc. = LCFF_X22_Y15_N29; Fanout = 1; REG Node = 'IR:reg1\|mydff:\\ge:6:gi\|q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { IR:reg1|mydff:\ge:6:gi|q~feeder IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 18.43 % ) " "Info: Total cell delay = 0.980 ns ( 18.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.338 ns ( 81.57 % ) " "Info: Total interconnect delay = 4.338 ns ( 81.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.318 ns" { i[6] IR:reg1|mydff:\ge:6:gi|q~feeder IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.318 ns" { i[6] {} i[6]~combout {} IR:reg1|mydff:\ge:6:gi|q~feeder {} IR:reg1|mydff:\ge:6:gi|q {} } { 0.000ns 0.000ns 4.338ns 0.000ns } { 0.000ns 0.772ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.470 ns" { wa[0] decoder_2_3:dec1|Mux1 decoder_2_3:dec1|Mux1~clkctrl IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.470 ns" { wa[0] {} wa[0]~combout {} decoder_2_3:dec1|Mux1 {} decoder_2_3:dec1|Mux1~clkctrl {} IR:reg1|mydff:\ge:6:gi|q {} } { 0.000ns 0.000ns 1.332ns 1.894ns 0.663ns } { 0.000ns 0.809ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.318 ns" { i[6] IR:reg1|mydff:\ge:6:gi|q~feeder IR:reg1|mydff:\ge:6:gi|q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.318 ns" { i[6] {} i[6]~combout {} IR:reg1|mydff:\ge:6:gi|q~feeder {} IR:reg1|mydff:\ge:6:gi|q {} } { 0.000ns 0.000ns 4.338ns 0.000ns } { 0.000ns 0.772ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 19:23:44 2018 " "Info: Processing ended: Mon Dec 10 19:23:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
