|fpga1
sortie0 <= sel4:inst1.S[0]
poussoir0 => sel4:inst1.C
clavier3 => sel4:inst1.X[3]
clavier3 => add4group:inst.X[3]
clavier2 => sel4:inst1.X[2]
clavier2 => add4group:inst.X[2]
clavier1 => sel4:inst1.X[1]
clavier1 => add4group:inst.X[1]
clavier0 => sel4:inst1.X[0]
clavier0 => add4group:inst.X[0]
cle3 => add4group:inst.Y[3]
cle2 => add4group:inst.Y[2]
cle1 => add4group:inst.Y[1]
cle0 => add4group:inst.Y[0]
sortie1 <= sel4:inst1.S[1]
sortie2 <= sel4:inst1.S[2]
sortie3 <= sel4:inst1.S[3]
sortie4 <= <GND>
sortie5 <= <GND>
sortie6 <= <GND>
sortie7 <= <GND>
sortie8 <= <GND>
sortie9 <= <GND>
sortie10 <= <GND>
sortie11 <= <GND>
sortie12 <= <GND>
sortie13 <= <GND>
sortie14 <= <GND>
sortie15 <= <GND>
poussoir1 => ~NO_FANOUT~
poussoir2 => ~NO_FANOUT~
cle4 => ~NO_FANOUT~
cle5 => ~NO_FANOUT~
cle6 => ~NO_FANOUT~
cle7 => ~NO_FANOUT~


|fpga1|sel4:inst1
S[0] <= S~3.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S~2.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S~1.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S~0.DB_MAX_OUTPUT_PORT_TYPE
X[0] => inst[0].DATAIN
X[1] => inst[1].DATAIN
X[2] => inst[2].DATAIN
X[3] => inst[3].DATAIN
C => inst[3].OE
C => inst[2].OE
C => inst[1].OE
C => inst[0].OE
C => inst5.IN0
Y[0] => inst3[0].DATAIN
Y[1] => inst3[1].DATAIN
Y[2] => inst3[2].DATAIN
Y[3] => inst3[3].DATAIN


|fpga1|add4group:inst
Rs <= Add4:inst.C4
Re => Add4:inst.C0
X[0] => Add4:inst.A0
X[1] => Add4:inst.A1
X[2] => Add4:inst.A2
X[3] => Add4:inst.A3
Y[0] => Add4:inst.B0
Y[1] => Add4:inst.B1
Y[2] => Add4:inst.B2
Y[3] => Add4:inst.B3
S[0] <= Add4:inst.S0
S[1] <= Add4:inst.S1
S[2] <= Add4:inst.S2
S[3] <= Add4:inst.S3


|fpga1|add4group:inst|Add4:inst
C4 <= 83.DB_MAX_OUTPUT_PORT_TYPE
B3 => 22.IN0
B3 => 26.IN0
A3 => 22.IN1
A3 => 26.IN1
B2 => 21.IN0
B2 => 25.IN0
A2 => 21.IN1
A2 => 25.IN1
B1 => 20.IN0
B1 => 24.IN0
A1 => 20.IN1
A1 => 24.IN1
B0 => 19.IN0
B0 => 23.IN0
A0 => 19.IN1
A0 => 23.IN1
C0 => 17.IN0
S3 <= 45.DB_MAX_OUTPUT_PORT_TYPE
S2 <= 44.DB_MAX_OUTPUT_PORT_TYPE
S1 <= 43.DB_MAX_OUTPUT_PORT_TYPE
S0 <= 42.DB_MAX_OUTPUT_PORT_TYPE


|fpga1|zero:inst2
0 <= <GND>


