// Seed: 1525430650
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  generate
    assign id_1 = 1'd0;
  endgenerate
endmodule
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input supply0 id_15
);
  tri0 module_1 = id_12;
  wire id_17 = 1;
  wire id_18;
  module_0(
      id_18, id_17
  );
  wire id_19;
  tri  id_20 = id_6;
endmodule
