// and_beh_before.v
module and_beh_before (
  input  a,
  input  b,
  output reg y
);
  always @(a or b)
    y <= #5 (a & b);
endmodule