A bunch of verilog files derived from the chips and testbenches, probably most of them wrong, but proven useful for the reverse engineering process.
