{
  "Top": "assign_array_complete",
  "RtlTop": "assign_array_complete",
  "RtlPrefix": "",
  "RtlSubPrefix": "assign_array_complete_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p",
    "Package": "-fsvb3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ap_core": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_core",
          "name": "ap_core",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_part": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_part",
          "name": "ap_part",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_parent": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_parent",
          "name": "ap_parent",
          "usage": "data",
          "direction": "in"
        }]
    },
    "arr_complete": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "arr_complete_0",
          "name": "arr_complete_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_0_ap_vld",
          "name": "arr_complete_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_1",
          "name": "arr_complete_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_1_ap_vld",
          "name": "arr_complete_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_2",
          "name": "arr_complete_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_2_ap_vld",
          "name": "arr_complete_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_3",
          "name": "arr_complete_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_3_ap_vld",
          "name": "arr_complete_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_4",
          "name": "arr_complete_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "arr_complete_4_ap_vld",
          "name": "arr_complete_4_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "base": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "base_r",
          "name": "base_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -clock_enable=1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "assign_array_complete"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "5",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "assign_array_complete",
    "Version": "1.0",
    "DisplayName": "Assign_array_complete",
    "Revision": "2113973572",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_assign_array_complete_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/tutorial_example\/source\/hls.cpp"],
    "TestBench": ["..\/..\/..\/tutorial_example\/source\/hls_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/assign_array_complete_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/assign_array_complete.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/assign_array_complete_flow_control_loop_pipe.v",
      "impl\/verilog\/assign_array_complete.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/assign_array_complete.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_RESET": "ap_rst",
        "ASSOCIATED_CLKEN": "ap_ce"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_ce": {
      "type": "clockenable",
      "busTypeName": "clockenable",
      "mode": "slave",
      "portMap": {"ap_ce": "CE"},
      "ports": ["ap_ce"]
    },
    "ap_core": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_core": "DATA"},
      "ports": ["ap_core"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_core"
        }]
    },
    "ap_part": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_part": "DATA"},
      "ports": ["ap_part"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_part"
        }]
    },
    "ap_parent": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_parent": "DATA"},
      "ports": ["ap_parent"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_parent"
        }]
    },
    "arr_complete_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"arr_complete_0": "DATA"},
      "ports": ["arr_complete_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "arr_complete"
        }]
    },
    "arr_complete_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"arr_complete_1": "DATA"},
      "ports": ["arr_complete_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "arr_complete"
        }]
    },
    "arr_complete_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"arr_complete_2": "DATA"},
      "ports": ["arr_complete_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "arr_complete"
        }]
    },
    "arr_complete_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"arr_complete_3": "DATA"},
      "ports": ["arr_complete_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "arr_complete"
        }]
    },
    "arr_complete_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"arr_complete_4": "DATA"},
      "ports": ["arr_complete_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "arr_complete"
        }]
    },
    "base_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"base_r": "DATA"},
      "ports": ["base_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "base"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_ce": {
      "dir": "in",
      "width": "1"
    },
    "ap_core": {
      "dir": "in",
      "width": "8"
    },
    "ap_part": {
      "dir": "in",
      "width": "8"
    },
    "ap_parent": {
      "dir": "in",
      "width": "8"
    },
    "arr_complete_0": {
      "dir": "out",
      "width": "32"
    },
    "arr_complete_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "arr_complete_1": {
      "dir": "out",
      "width": "32"
    },
    "arr_complete_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "arr_complete_2": {
      "dir": "out",
      "width": "32"
    },
    "arr_complete_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "arr_complete_3": {
      "dir": "out",
      "width": "32"
    },
    "arr_complete_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "arr_complete_4": {
      "dir": "out",
      "width": "32"
    },
    "arr_complete_4_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "base_r": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "assign_array_complete",
      "BindInstances": "add_ln20_fu_117_p2 i_fu_128_p2 icmp_ln18_fu_134_p2"
    },
    "Info": {"assign_array_complete": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"assign_array_complete": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "1.346"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "5",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "90",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-27 14:52:04 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
