// Seed: 1687064821
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    output tri0 id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wor id_12,
    input wor id_13,
    output uwire module_0,
    output tri1 id_15,
    input supply1 id_16,
    output wor id_17,
    output wire id_18,
    input tri1 id_19,
    output tri id_20,
    output wor id_21,
    input tri1 id_22,
    input tri0 id_23
);
  wire id_25;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply1 id_7
    , id_11,
    input tri0 id_8,
    input wor id_9
);
  wire id_12;
  module_0(
      id_5,
      id_3,
      id_3,
      id_5,
      id_1,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_0,
      id_1,
      id_3,
      id_7,
      id_3,
      id_3,
      id_5,
      id_6,
      id_6,
      id_0,
      id_6,
      id_6,
      id_2,
      id_1
  );
  logic [7:0] id_13;
  assign id_3 = 1 == id_13[1];
endmodule
